

================================================================
== Vitis HLS Report for 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'
================================================================
* Date:           Mon Apr 17 18:12:17 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.366 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   500003|   500003|  5.000 ms|  5.000 ms|  500003|  500003|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- input_bucket  |   500001|   500001|         3|          1|          1|  500000|       yes|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      334|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      263|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      263|      406|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_170_p2        |         +|   0|  0|  26|          19|           1|
    |add_ln43_fu_258_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln46_fu_280_p2        |         +|   0|  0|  39|          32|           1|
    |shifted_fu_186_p2         |      ashr|   0|  0|  92|          32|          32|
    |addr_cmp9_fu_203_p2       |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_232_p2        |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln39_fu_164_p2       |      icmp|   0|  0|  14|          19|          16|
    |reuse_select10_fu_246_p3  |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_273_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 334|         265|         245|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   19|         38|
    |j_fu_62                  |   9|          2|   19|         38|
    |reuse_addr_reg6_fu_46    |   9|          2|   64|        128|
    |reuse_addr_reg_fu_54     |   9|          2|   64|        128|
    |reuse_reg5_fu_50         |   9|          2|   32|         64|
    |reuse_reg_fu_58          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  232|        464|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp9_reg_352                 |   1|   0|    1|          0|
    |addr_cmp_reg_363                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bucket_pointer_addr_reg_346       |   4|   0|    4|          0|
    |bucket_sizes_addr_reg_357         |   4|   0|    4|          0|
    |j_fu_62                           |  19|   0|   19|          0|
    |reuse_addr_reg6_fu_46             |  64|   0|   64|          0|
    |reuse_addr_reg_fu_54              |  64|   0|   64|          0|
    |reuse_reg5_fu_50                  |  32|   0|   32|          0|
    |reuse_reg_fu_58                   |  32|   0|   32|          0|
    |sorted_data_load_reg_341          |  32|   0|   32|          0|
    |zext_ln39_cast_reg_327            |   5|   0|   32|         27|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 263|   0|  290|         27|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_input_bucket|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_input_bucket|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_input_bucket|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_input_bucket|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_input_bucket|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_input_bucket|  return value|
|sorted_data_address0     |  out|   19|   ap_memory|                                          sorted_data|         array|
|sorted_data_ce0          |  out|    1|   ap_memory|                                          sorted_data|         array|
|sorted_data_q0           |   in|   32|   ap_memory|                                          sorted_data|         array|
|zext_ln39                |   in|    5|     ap_none|                                            zext_ln39|        scalar|
|bucket_pointer_address0  |  out|    4|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_ce0       |  out|    1|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_we0       |  out|    1|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_d0        |  out|   32|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_address1  |  out|    4|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_ce1       |  out|    1|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_q1        |   in|   32|   ap_memory|                                       bucket_pointer|         array|
|bucket_address0          |  out|   19|   ap_memory|                                               bucket|         array|
|bucket_ce0               |  out|    1|   ap_memory|                                               bucket|         array|
|bucket_we0               |  out|    1|   ap_memory|                                               bucket|         array|
|bucket_d0                |  out|   32|   ap_memory|                                               bucket|         array|
|bucket_sizes_address0    |  out|    4|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_ce0         |  out|    1|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_we0         |  out|    1|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_d0          |  out|   32|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_address1    |  out|    4|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_ce1         |  out|    1|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_q1          |   in|   32|   ap_memory|                                         bucket_sizes|         array|
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg6 = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg5 = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln39_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln39"   --->   Operation 11 'read' 'zext_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln39_cast = zext i5 %zext_ln39_read"   --->   Operation 12 'zext' 'zext_ln39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg5"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg6"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_1 = load i19 %j" [sort_seperate_bucket/radix_sort.c:39]   --->   Operation 19 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%icmp_ln39 = icmp_eq  i19 %j_1, i19 500000" [sort_seperate_bucket/radix_sort.c:39]   --->   Operation 21 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 500000, i64 500000, i64 500000"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%add_ln39 = add i19 %j_1, i19 1" [sort_seperate_bucket/radix_sort.c:39]   --->   Operation 23 'add' 'add_ln39' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc48.split, void %for.inc59.preheader.exitStub" [sort_seperate_bucket/radix_sort.c:39]   --->   Operation 24 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_1_cast = zext i19 %j_1" [sort_seperate_bucket/radix_sort.c:39]   --->   Operation 25 'zext' 'j_1_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %j_1_cast" [sort_seperate_bucket/radix_sort.c:40]   --->   Operation 26 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.24ns)   --->   "%sorted_data_load = load i19 %sorted_data_addr" [sort_seperate_bucket/radix_sort.c:40]   --->   Operation 27 'load' 'sorted_data_load' <Predicate = (!icmp_ln39)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln39 = store i19 %add_ln39, i19 %j" [sort_seperate_bucket/radix_sort.c:39]   --->   Operation 28 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 29 [1/2] (1.24ns)   --->   "%sorted_data_load = load i19 %sorted_data_addr" [sort_seperate_bucket/radix_sort.c:40]   --->   Operation 29 'load' 'sorted_data_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_2 : Operation 30 [1/1] (1.05ns)   --->   "%shifted = ashr i32 %sorted_data_load, i32 %zext_ln39_cast" [sort_seperate_bucket/radix_sort.c:40]   --->   Operation 30 'ashr' 'shifted' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ith_radix = trunc i32 %shifted" [sort_seperate_bucket/radix_sort.c:40]   --->   Operation 31 'trunc' 'ith_radix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i4 %ith_radix" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 32 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bucket_pointer_addr = getelementptr i32 %bucket_pointer, i64 0, i64 %zext_ln42" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 33 'getelementptr' 'bucket_pointer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%reuse_addr_reg6_load = load i64 %reuse_addr_reg6"   --->   Operation 34 'load' 'reuse_addr_reg6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.69ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 35 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (1.06ns)   --->   "%addr_cmp9 = icmp_eq  i64 %reuse_addr_reg6_load, i64 %zext_ln42" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 36 'icmp' 'addr_cmp9' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln42 = store i64 %zext_ln42, i64 %reuse_addr_reg6" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 37 'store' 'store_ln42' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%next_ith_radix_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %shifted, i32 4, i32 7" [sort_seperate_bucket/radix_sort.c:45]   --->   Operation 38 'partselect' 'next_ith_radix_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %next_ith_radix_1" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 39 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bucket_sizes_addr = getelementptr i32 %bucket_sizes, i64 0, i64 %zext_ln46" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 40 'getelementptr' 'bucket_sizes_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 41 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.69ns)   --->   "%bucket_sizes_load = load i4 %bucket_sizes_addr" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 42 'load' 'bucket_sizes_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 43 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln46" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 43 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln46 = store i64 %zext_ln46, i64 %reuse_addr_reg" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 44 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.50>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort_seperate_bucket/radix_sort.c:39]   --->   Operation 45 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%reuse_reg5_load = load i32 %reuse_reg5"   --->   Operation 46 'load' 'reuse_reg5_load' <Predicate = (addr_cmp9)> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (0.69ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 47 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (0.22ns)   --->   "%reuse_select10 = select i1 %addr_cmp9, i32 %reuse_reg5_load, i32 %bucket_pointer_load" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 48 'select' 'reuse_select10' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i32 %reuse_select10" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 49 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln42_1" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 50 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.24ns)   --->   "%store_ln42 = store i32 %sorted_data_load, i19 %bucket_addr" [sort_seperate_bucket/radix_sort.c:42]   --->   Operation 51 'store' 'store_ln42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_3 : Operation 52 [1/1] (0.88ns)   --->   "%add_ln43 = add i32 %reuse_select10, i32 1" [sort_seperate_bucket/radix_sort.c:43]   --->   Operation 52 'add' 'add_ln43' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.69ns)   --->   "%store_ln43 = store i32 %add_ln43, i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort.c:43]   --->   Operation 53 'store' 'store_ln43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %add_ln43, i32 %reuse_reg5" [sort_seperate_bucket/radix_sort.c:43]   --->   Operation 54 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 55 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.69ns)   --->   "%bucket_sizes_load = load i4 %bucket_sizes_addr" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 56 'load' 'bucket_sizes_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_sizes_load" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 57 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln46 = add i32 %reuse_select, i32 1" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 58 'add' 'add_ln46' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.69ns)   --->   "%store_ln46 = store i32 %add_ln46, i4 %bucket_sizes_addr" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 59 'store' 'store_ln46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln46 = store i32 %add_ln46, i32 %reuse_reg" [sort_seperate_bucket/radix_sort.c:46]   --->   Operation 60 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc48" [sort_seperate_bucket/radix_sort.c:39]   --->   Operation 61 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_pointer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ bucket]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bucket_sizes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg6      (alloca           ) [ 0110]
reuse_reg5           (alloca           ) [ 0111]
reuse_addr_reg       (alloca           ) [ 0110]
reuse_reg            (alloca           ) [ 0111]
j                    (alloca           ) [ 0100]
zext_ln39_read       (read             ) [ 0000]
zext_ln39_cast       (zext             ) [ 0110]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
br_ln0               (br               ) [ 0000]
j_1                  (load             ) [ 0000]
specpipeline_ln0     (specpipeline     ) [ 0000]
icmp_ln39            (icmp             ) [ 0110]
empty                (speclooptripcount) [ 0000]
add_ln39             (add              ) [ 0000]
br_ln39              (br               ) [ 0000]
j_1_cast             (zext             ) [ 0000]
sorted_data_addr     (getelementptr    ) [ 0110]
store_ln39           (store            ) [ 0000]
sorted_data_load     (load             ) [ 0101]
shifted              (ashr             ) [ 0000]
ith_radix            (trunc            ) [ 0000]
zext_ln42            (zext             ) [ 0000]
bucket_pointer_addr  (getelementptr    ) [ 0101]
reuse_addr_reg6_load (load             ) [ 0000]
addr_cmp9            (icmp             ) [ 0101]
store_ln42           (store            ) [ 0000]
next_ith_radix_1     (partselect       ) [ 0000]
zext_ln46            (zext             ) [ 0000]
bucket_sizes_addr    (getelementptr    ) [ 0101]
reuse_addr_reg_load  (load             ) [ 0000]
addr_cmp             (icmp             ) [ 0101]
store_ln46           (store            ) [ 0000]
specloopname_ln39    (specloopname     ) [ 0000]
reuse_reg5_load      (load             ) [ 0000]
bucket_pointer_load  (load             ) [ 0000]
reuse_select10       (select           ) [ 0000]
zext_ln42_1          (zext             ) [ 0000]
bucket_addr          (getelementptr    ) [ 0000]
store_ln42           (store            ) [ 0000]
add_ln43             (add              ) [ 0000]
store_ln43           (store            ) [ 0000]
store_ln43           (store            ) [ 0000]
reuse_reg_load       (load             ) [ 0000]
bucket_sizes_load    (load             ) [ 0000]
reuse_select         (select           ) [ 0000]
add_ln46             (add              ) [ 0000]
store_ln46           (store            ) [ 0000]
store_ln46           (store            ) [ 0000]
br_ln39              (br               ) [ 0000]
ret_ln0              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sorted_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln39">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket_pointer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_pointer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bucket_sizes">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="reuse_addr_reg6_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg6/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="reuse_reg5_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg5/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="reuse_addr_reg_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="reuse_reg_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln39_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln39_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sorted_data_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="19" slack="0"/>
<pin id="76" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="19" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sorted_data_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="bucket_pointer_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_pointer_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="1"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="100" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_pointer_load/2 store_ln43/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="bucket_sizes_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_sizes_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="117" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_sizes_load/2 store_ln46/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="bucket_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln42_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="19" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln39_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="19" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="19" slack="0"/>
<pin id="163" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln39_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="19" slack="0"/>
<pin id="166" dir="0" index="1" bw="19" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln39_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="19" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="j_1_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="19" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln39_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="19" slack="0"/>
<pin id="183" dir="0" index="1" bw="19" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shifted_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="shifted/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ith_radix_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ith_radix/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln42_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="reuse_addr_reg6_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg6_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="addr_cmp9_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp9/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln42_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="1"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="next_ith_radix_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="0" index="3" bw="4" slack="0"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="next_ith_radix_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln46_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="reuse_addr_reg_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="addr_cmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln46_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="1"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="reuse_reg5_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg5_load/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="reuse_select10_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select10/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln42_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln43_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln43_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="reuse_reg_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="reuse_select_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln46_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln46_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="2"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="reuse_addr_reg6_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reuse_reg5_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg5 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reuse_addr_reg_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="313" class="1005" name="reuse_reg_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="320" class="1005" name="j_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="19" slack="0"/>
<pin id="322" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="327" class="1005" name="zext_ln39_cast_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln39_cast "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln39_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="336" class="1005" name="sorted_data_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="19" slack="1"/>
<pin id="338" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sorted_data_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="sorted_data_load_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sorted_data_load "/>
</bind>
</comp>

<comp id="346" class="1005" name="bucket_pointer_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="addr_cmp9_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp9 "/>
</bind>
</comp>

<comp id="357" class="1005" name="bucket_sizes_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_sizes_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="addr_cmp_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="101"><net_src comp="85" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="66" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="185"><net_src comp="170" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="79" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="195" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="186" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="214" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="224" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="92" pin="7"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="262"><net_src comp="246" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="109" pin="7"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="10" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="280" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="46" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="302"><net_src comp="50" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="309"><net_src comp="54" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="316"><net_src comp="58" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="323"><net_src comp="62" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="330"><net_src comp="132" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="335"><net_src comp="164" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="72" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="344"><net_src comp="79" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="349"><net_src comp="85" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="355"><net_src comp="203" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="360"><net_src comp="102" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="366"><net_src comp="232" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="273" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {}
	Port: bucket_pointer | {3 }
	Port: bucket | {3 }
	Port: bucket_sizes | {3 }
 - Input state : 
	Port: radix_sort_unified_bucket.1.2_Pipeline_input_bucket : sorted_data | {1 2 }
	Port: radix_sort_unified_bucket.1.2_Pipeline_input_bucket : zext_ln39 | {1 }
	Port: radix_sort_unified_bucket.1.2_Pipeline_input_bucket : bucket_pointer | {2 3 }
	Port: radix_sort_unified_bucket.1.2_Pipeline_input_bucket : bucket_sizes | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		j_1_cast : 2
		sorted_data_addr : 3
		sorted_data_load : 4
		store_ln39 : 3
	State 2
		shifted : 1
		ith_radix : 2
		zext_ln42 : 3
		bucket_pointer_addr : 4
		bucket_pointer_load : 5
		addr_cmp9 : 4
		store_ln42 : 4
		next_ith_radix_1 : 2
		zext_ln46 : 3
		bucket_sizes_addr : 4
		bucket_sizes_load : 5
		addr_cmp : 4
		store_ln46 : 4
	State 3
		reuse_select10 : 1
		zext_ln42_1 : 2
		bucket_addr : 3
		store_ln42 : 4
		add_ln43 : 2
		store_ln43 : 3
		store_ln43 : 3
		reuse_select : 1
		add_ln46 : 2
		store_ln46 : 3
		store_ln46 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln39_fu_170      |    0    |    26   |
|    add   |      add_ln43_fu_258      |    0    |    39   |
|          |      add_ln46_fu_280      |    0    |    39   |
|----------|---------------------------|---------|---------|
|   ashr   |       shifted_fu_186      |    0    |    92   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln39_fu_164     |    0    |    14   |
|   icmp   |      addr_cmp9_fu_203     |    0    |    29   |
|          |      addr_cmp_fu_232      |    0    |    29   |
|----------|---------------------------|---------|---------|
|  select  |   reuse_select10_fu_246   |    0    |    32   |
|          |    reuse_select_fu_273    |    0    |    32   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln39_read_read_fu_66 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   zext_ln39_cast_fu_132   |    0    |    0    |
|          |      j_1_cast_fu_176      |    0    |    0    |
|   zext   |      zext_ln42_fu_195     |    0    |    0    |
|          |      zext_ln46_fu_224     |    0    |    0    |
|          |     zext_ln42_1_fu_253    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      ith_radix_fu_191     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|  next_ith_radix_1_fu_214  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   332   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     addr_cmp9_reg_352     |    1   |
|      addr_cmp_reg_363     |    1   |
|bucket_pointer_addr_reg_346|    4   |
| bucket_sizes_addr_reg_357 |    4   |
|     icmp_ln39_reg_332     |    1   |
|         j_reg_320         |   19   |
|  reuse_addr_reg6_reg_292  |   64   |
|   reuse_addr_reg_reg_306  |   64   |
|     reuse_reg5_reg_299    |   32   |
|     reuse_reg_reg_313     |   32   |
|  sorted_data_addr_reg_336 |   19   |
|  sorted_data_load_reg_341 |   32   |
|   zext_ln39_cast_reg_327  |   32   |
+---------------------------+--------+
|           Total           |   305  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_92 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   38   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   332  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   305  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   305  |   359  |
+-----------+--------+--------+--------+
