# ðŸ§  RV32I 32-bit Multi-Cycle CPU Design RAM(SystemVerilog)

ë³¸ í”„ë¡œì íŠ¸ëŠ” ì˜¤í”ˆì†ŒìŠ¤ ëª…ë ¹ì–´ ì§‘í•© êµ¬ì¡°ì¸ **RISC-V RV32I**ë¥¼ ê¸°ë°˜ìœ¼ë¡œ,  
ë©€í‹° ì‚¬ì´í´(Multi-Cycle) ì•„í‚¤í…ì²˜ë¡œ ë™ìž‘í•˜ëŠ” **32ë¹„íŠ¸ CPU**ë¥¼ SystemVerilogë¡œ êµ¬í˜„í•œ ê²°ê³¼ë¬¼ìž…ë‹ˆë‹¤.  

ëª…ë ¹ì–´ ì‹œí€€ìŠ¤ë¥¼ **ROM**ì— ì €ìž¥í•˜ê³ , **Vivado 2020.2** í™˜ê²½ì—ì„œ RTL ì‹œë®¬ë ˆì´ì…˜ì„ í†µí•´  
ëª…ë ¹ì–´ íë¦„ ë° ì—°ì‚° ê²°ê³¼ë¥¼ ê²€ì¦í–ˆìŠµë‹ˆë‹¤.  

---

## ðŸ“Œ í”„ë¡œì íŠ¸ ê°œìš”
- **ì„¤ê³„ êµ¬ì¡°**: Multi-Cycle ê¸°ë°˜ 32ë¹„íŠ¸ RV32I CPU  
- **ëª…ë ¹ì–´ ì„¸íŠ¸**: RV32I (RISC-V Integer Base ISA)  
- **ì„¤ê³„ ì–¸ì–´**: SystemVerilog  
- **ì„¤ê³„ íˆ´**: Xilinx Vivado 2020.2  
- **í…ŒìŠ¤íŠ¸**: ROM ê¸°ë°˜ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ í†µí•œ ì‹œë®¬ë ˆì´ì…˜  

---

## ðŸ› ï¸ ê°œë°œ í™˜ê²½

| í•­ëª©        | ë‚´ìš©                    |
|-------------|-------------------------|
| ì„¤ê³„ ì–¸ì–´   | SystemVerilog           |
| ê°œë°œ íˆ´     | Xilinx Vivado 2020.2    |
| ì‹œë®¬ë ˆì´ì…˜ íˆ´ | Vivado Simulator        |
| í•©ì„± ë„êµ¬   | Vivado Synthesis        |
| í…ŒìŠ¤íŠ¸ í™˜ê²½ | ROM ê¸°ë°˜ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì‚¬ìš© |

---

## í”„ë¡œì íŠ¸ íŠ¹ì§•
S ì™€ L íƒ€ìž…ì˜ Half Byte ê¸°ëŠ¥ì„ RAM ë‚´ë¶€ì— êµ¬í˜„í•¨

## ðŸ“‚ ë””ë ‰í† ë¦¬ êµ¬ì¡°
```
â”œâ”€â”€ code.mem
â”œâ”€â”€ ControlUnit.sv
â”œâ”€â”€ DataPath.sv
â”œâ”€â”€ defines.sv
â”œâ”€â”€ MCU.sv
â”œâ”€â”€ RAM.sv
â”œâ”€â”€ ROM.sv
â””â”€â”€ CPU_RV32I.sv
â””â”€â”€ README.md
```

## Vcs Verdië¥¼ í†µí•œ ê²€ì¦

### DataPath.sv -> RegisterFile ìˆ˜ì •
```verilog
module RegisterFile (
    input  logic        clk,
    input  logic        reset,
    input  logic        we,
    input  logic [ 4:0] RA1,
    input  logic [ 4:0] RA2,
    input  logic [ 4:0] WA,
    input  logic [31:0] WD,
    output logic [31:0] RD1,
    output logic [31:0] RD2
);
    logic [31:0] mem[0:2**5-1];

    integer i;
   // initial begin  // for simulation test
   //     for (i = 0; i < 32; i++) begin
   //         mem[i] = 10 + i;
   //     end
   // end


    always_ff @(posedge clk) begin
   if(reset) begin
      for(int i=0; i<32; i++) begin
         mem[i] = 10 + i;
      end   
       end else if (we) mem[WA] <= WD;
    end

    assign RD1 = (RA1 != 0) ? mem[RA1] : 32'b0;
    assign RD2 = (RA2 != 0) ? mem[RA2] : 32'b0;
endmodule
```

**R-Type**
![alt text](immage/R-Type.png)

**S, L-Type**
![alt text](immage/SL-Type.png)

**I-Type**
![alt text](immage/I-Type.png)

**B-Type**
![alt text](immage/B-Type.png)

**LU, AU, J, JL-Type**
![alt text](immage/LU,AU,J,JL-Type.png)

ë™ì¼í•œ ê²°ê³¼ê°€ ì¶œë ¥ë˜ëŠ” ê²ƒì„ í™•ì¸í•  ìˆ˜ ìžˆë‹¤.