# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../computer_assignment_3.srcs/sources_1/imports/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/Task3.vhd" \
"../../../../computer_assignment_3.srcs/sources_1/imports/ddrew/Downloads/ssd_muxer.vhd" \
"../../../../computer_assignment_3.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
