Time resolution is 1 ps
Stopped at time : 80 ns : File "C:/Users/first/Projects/Verilog/Verilog_Adder_Designs/half_adder.srcs/sources_1/new/full_adder.v" Line 64
$finish called at time : 80 ns : File "C:/Users/first/Projects/Verilog/Verilog_Adder_Designs/half_adder.srcs/sources_1/new/full_adder.v" Line 64
