/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [5:0] _04_;
  wire [13:0] _05_;
  wire [22:0] _06_;
  wire [4:0] _07_;
  wire [3:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_8z = ~((celloutsig_1_6z[5] | celloutsig_1_1z[13]) & in_data[156]);
  assign celloutsig_1_11z = celloutsig_1_10z ^ celloutsig_1_8z;
  assign celloutsig_1_14z = celloutsig_1_12z[3] ^ _02_;
  assign celloutsig_1_19z = celloutsig_1_7z[2] ^ celloutsig_1_15z;
  assign celloutsig_0_25z = celloutsig_0_18z ^ celloutsig_0_0z;
  assign celloutsig_0_21z = { celloutsig_0_14z[6:5], celloutsig_0_13z, celloutsig_0_2z } + { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_17z };
  reg [22:0] _16_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _16_ <= 23'h000000;
    else _16_ <= { celloutsig_1_1z[9:6], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign { _06_[22:8], _02_, _06_[6:0] } = _16_;
  reg [4:0] _17_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _17_ <= 5'h00;
    else _17_ <= { _06_[15:12], celloutsig_1_10z };
  assign { _07_[4:2], _03_, _07_[0] } = _17_;
  reg [3:0] _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_2z[4], celloutsig_0_3z };
  assign { _08_[3:2], _04_[5], _00_ } = _18_;
  reg [13:0] _19_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 14'h0000;
    else _19_ <= { celloutsig_0_5z[3:1], celloutsig_0_24z, celloutsig_0_28z, _08_[3:2], _04_[5], _00_, celloutsig_0_6z, celloutsig_0_25z };
  assign { _05_[13:5], _01_, _05_[3:0] } = _19_;
  assign celloutsig_1_5z = celloutsig_1_1z[13:9] & { in_data[99:96], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_12z & celloutsig_1_12z;
  assign celloutsig_0_9z = { celloutsig_0_2z[3], _08_[3:2], _04_[5], _00_ } & { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_2z = { celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_0z } & { in_data[82:81], celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_9z[4:2], celloutsig_0_6z } == celloutsig_0_2z[5:2];
  assign celloutsig_1_15z = { _06_[14:8], _02_, _06_[6:5], _07_[4:2], _03_, _07_[0], celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_1z } >= { _07_[2], _03_, _07_[0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, _07_[4:2], _03_, _07_[0], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_14z } >= { celloutsig_0_9z[1:0], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_5z[1], _08_[3:2], _04_[5], _00_ } > { celloutsig_0_9z[0], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[54:15] <= in_data[75:36];
  assign celloutsig_0_4z = celloutsig_0_2z[4:0] <= { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_2z[4:2] <= in_data[84:82];
  assign celloutsig_0_18z = { in_data[7:5], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_17z } <= { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_41z = { celloutsig_0_37z[5:4], celloutsig_0_0z, _08_[3:2], _04_[5], _00_ } && { celloutsig_0_37z[4:1], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_10z = { celloutsig_1_6z[2:0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z } && { celloutsig_1_1z[6:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_2z[5:1] || { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_34z = celloutsig_0_2z[4] & ~(_00_);
  assign celloutsig_1_2z = in_data[188] & ~(celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_1z[11:5] % { 1'h1, celloutsig_1_1z[8:7], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_37z = { celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_0z } % { 1'h1, _05_[11:7] };
  assign celloutsig_1_7z = { celloutsig_1_6z[6:5], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_14z = - { celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_22z = ~ celloutsig_0_21z[4:1];
  assign celloutsig_0_5z = { in_data[94], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z } | in_data[18:15];
  assign celloutsig_0_1z = in_data[51:48] | { in_data[29:27], celloutsig_0_0z };
  assign celloutsig_0_54z = celloutsig_0_10z & celloutsig_0_28z[0];
  assign celloutsig_1_9z = ^ in_data[121:108];
  assign celloutsig_0_24z = ^ { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_9z } >> { celloutsig_0_2z[3:0], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_3z = in_data[43:41] - celloutsig_0_1z[2:0];
  assign celloutsig_1_1z = in_data[123:110] - in_data[166:153];
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_10z } - _06_[4:0];
  assign celloutsig_0_28z = celloutsig_0_22z - { celloutsig_0_2z[3], celloutsig_0_3z };
  assign celloutsig_1_0z = ~((in_data[161] & in_data[98]) | in_data[99]);
  assign celloutsig_0_53z = ~((celloutsig_0_22z[0] & _00_) | (celloutsig_0_14z[2] & celloutsig_0_41z));
  assign celloutsig_0_6z = ~((in_data[81] & celloutsig_0_3z[2]) | (celloutsig_0_1z[3] & celloutsig_0_2z[5]));
  assign celloutsig_0_13z = ~((celloutsig_0_6z & celloutsig_0_8z) | (_08_[3] & _08_[3]));
  assign _05_[4] = _01_;
  assign _06_[7] = _02_;
  assign _07_[1] = _03_;
  assign _08_[1:0] = { _04_[5], _00_ };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
