ncsim(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm tb_sequence_Detector_Moore_FSM_verilog.clock tb_sequence_Detector_Moore_FSM_verilog.detector_out tb_sequence_Detector_Moore_FSM_verilog.reset tb_sequence_Detector_Moore_FSM_verilog.sequence_in
Created probe 1
ncsim> run
Simulation interrupted at 1076619875 NS + 1
ncsim> ^C
ncsim> exit
ncsim: Memory Usage - 38.6M program + 232.2M data = 270.8M total (3628.9M Peak)
ncsim: CPU Usage - 10.3s system + 50.9s user = 61.1s total (98.7s, 61.9% cpu)
