{
  "Top": "lz4CompressEngineRun",
  "RtlTop": "lz4CompressEngineRun",
  "RtlPrefix": "",
  "RtlSubPrefix": "lz4CompressEngineRun_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inStream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "inStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lz4Out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "lz4Out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lz4Out_eos": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "lz4Out_eos",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lz4OutSize": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "lz4OutSize",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "max_lit_limit": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "max_lit_limit_address0",
          "name": "max_lit_limit_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_ce0",
          "name": "max_lit_limit_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_d0",
          "name": "max_lit_limit_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_q0",
          "name": "max_lit_limit_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_we0",
          "name": "max_lit_limit_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_address1",
          "name": "max_lit_limit_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_ce1",
          "name": "max_lit_limit_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_d1",
          "name": "max_lit_limit_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_q1",
          "name": "max_lit_limit_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_we1",
          "name": "max_lit_limit_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "input_size": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "input_size",
          "name": "input_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "core_idx": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "core_idx",
          "name": "core_idx",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -argv {D:\/Xillinx_Project\/PROJECT\/data_compression\/L1\/tests\/lz4_compress\/..\/..\/..\/L1\/tests\/lz4_compress\/sample.txt D:\/Xillinx_Project\/PROJECT\/data_compression\/L1\/tests\/lz4_compress\/..\/..\/..\/L1\/tests\/lz4_compress\/sample.txt.encoded}",
      "config_csim -argv {D:\/Xillinx_Project\/PROJECT\/data_compression\/L1\/tests\/lz4_compress\/..\/..\/..\/L1\/tests\/lz4_compress\/sample.txt D:\/Xillinx_Project\/PROJECT\/data_compression\/L1\/tests\/lz4_compress\/..\/..\/..\/L1\/tests\/lz4_compress\/sample.txt.encoded}",
      "config_compile -complex-mul-dsp=0",
      "config_compile -pragma_strict_mode=1",
      "config_export -flow=syn",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lz4CompressEngineRun"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7",
    "Uncertainty": "0.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lz4CompressEngineRun",
    "Version": "1.0",
    "DisplayName": "Lz4compressenginerun",
    "Revision": "2114327811",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lz4CompressEngineRun_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/data_compression\/L1\/tests\/lz4_compress\/lz4_compress_test.cpp"],
    "TestBench": ["..\/..\/..\/data_compression\/L1\/tests\/lz4_compress\/lz4_compress_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lz4CompressEngineRun_entry_proc.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w8_d65536_B.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d5_S.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d8_S.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w64_d512_B.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4Compress_4096_8_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart1_4096_8_Pipeline_lz4_divide.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart1_4096_8_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart2.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBooster_255_16384_64_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_sparsemux_9_2_408_1_1.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_sparsemux_11_3_8_1_1.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lz4CompressPart2_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lz4CompressEngineRun_entry_proc.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w8_d65536_B.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d2_S.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d2_S_x.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d5_S.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d8_S.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w64_d512_B.v",
      "impl\/verilog\/lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lz4CompressEngineRun_hls_deadlock_detection_unit.v",
      "impl\/verilog\/lz4CompressEngineRun_hls_deadlock_detector.vh",
      "impl\/verilog\/lz4CompressEngineRun_hls_deadlock_report_unit.vh",
      "impl\/verilog\/lz4CompressEngineRun_lz4Compress_4096_8_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart1_4096_8_Pipeline_lz4_divide.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart1_4096_8_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart2.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBooster_255_16384_64_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/lz4CompressEngineRun_sparsemux_9_2_408_1_1.v",
      "impl\/verilog\/lz4CompressEngineRun_sparsemux_11_3_8_1_1.v",
      "impl\/verilog\/lz4CompressEngineRun_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lz4CompressPart2_U0.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0.v",
      "impl\/verilog\/lz4CompressEngineRun.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lz4CompressEngineRun.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "inStream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "inStream_",
      "portMap": {
        "inStream_dout": "RD_DATA",
        "inStream_empty_n": "EMPTY_N",
        "inStream_read": "RD_EN"
      },
      "ports": [
        "inStream_dout",
        "inStream_empty_n",
        "inStream_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "inStream"
        }]
    },
    "lz4Out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "lz4Out_",
      "portMap": {
        "lz4Out_din": "WR_DATA",
        "lz4Out_full_n": "FULL_N",
        "lz4Out_write": "WR_EN"
      },
      "ports": [
        "lz4Out_din",
        "lz4Out_full_n",
        "lz4Out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "lz4Out"
        }]
    },
    "lz4Out_eos": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "1",
      "portPrefix": "lz4Out_eos_",
      "portMap": {
        "lz4Out_eos_din": "WR_DATA",
        "lz4Out_eos_full_n": "FULL_N",
        "lz4Out_eos_write": "WR_EN"
      },
      "ports": [
        "lz4Out_eos_din",
        "lz4Out_eos_full_n",
        "lz4Out_eos_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "lz4Out_eos"
        }]
    },
    "lz4OutSize": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "lz4OutSize_",
      "portMap": {
        "lz4OutSize_din": "WR_DATA",
        "lz4OutSize_full_n": "FULL_N",
        "lz4OutSize_write": "WR_EN"
      },
      "ports": [
        "lz4OutSize_din",
        "lz4OutSize_full_n",
        "lz4OutSize_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "lz4OutSize"
        }]
    },
    "max_lit_limit_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"max_lit_limit_address0": "DATA"},
      "ports": ["max_lit_limit_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "max_lit_limit"
        }]
    },
    "max_lit_limit_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"max_lit_limit_d0": "DATA"},
      "ports": ["max_lit_limit_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "max_lit_limit"
        }]
    },
    "max_lit_limit_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"max_lit_limit_q0": "DATA"},
      "ports": ["max_lit_limit_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "max_lit_limit"
        }]
    },
    "max_lit_limit_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"max_lit_limit_address1": "DATA"},
      "ports": ["max_lit_limit_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "max_lit_limit"
        }]
    },
    "max_lit_limit_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"max_lit_limit_d1": "DATA"},
      "ports": ["max_lit_limit_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "max_lit_limit"
        }]
    },
    "max_lit_limit_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"max_lit_limit_q1": "DATA"},
      "ports": ["max_lit_limit_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "max_lit_limit"
        }]
    },
    "input_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_size": "DATA"},
      "ports": ["input_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input_size"
        }]
    },
    "core_idx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"core_idx": "DATA"},
      "ports": ["core_idx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "core_idx"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "inStream_dout": {
      "dir": "in",
      "width": "8"
    },
    "inStream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "inStream_read": {
      "dir": "out",
      "width": "1"
    },
    "lz4Out_din": {
      "dir": "out",
      "width": "8"
    },
    "lz4Out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "lz4Out_write": {
      "dir": "out",
      "width": "1"
    },
    "lz4Out_eos_din": {
      "dir": "out",
      "width": "1"
    },
    "lz4Out_eos_full_n": {
      "dir": "in",
      "width": "1"
    },
    "lz4Out_eos_write": {
      "dir": "out",
      "width": "1"
    },
    "lz4OutSize_din": {
      "dir": "out",
      "width": "32"
    },
    "lz4OutSize_full_n": {
      "dir": "in",
      "width": "1"
    },
    "lz4OutSize_write": {
      "dir": "out",
      "width": "1"
    },
    "max_lit_limit_address0": {
      "dir": "out",
      "width": "3"
    },
    "max_lit_limit_ce0": {
      "dir": "out",
      "width": "1"
    },
    "max_lit_limit_d0": {
      "dir": "out",
      "width": "32"
    },
    "max_lit_limit_q0": {
      "dir": "in",
      "width": "32"
    },
    "max_lit_limit_we0": {
      "dir": "out",
      "width": "1"
    },
    "max_lit_limit_address1": {
      "dir": "out",
      "width": "3"
    },
    "max_lit_limit_ce1": {
      "dir": "out",
      "width": "1"
    },
    "max_lit_limit_d1": {
      "dir": "out",
      "width": "32"
    },
    "max_lit_limit_q1": {
      "dir": "in",
      "width": "32"
    },
    "max_lit_limit_we1": {
      "dir": "out",
      "width": "1"
    },
    "input_size": {
      "dir": "in",
      "width": "32"
    },
    "core_idx": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lz4CompressEngineRun",
      "BindInstances": "core_idx_c_U compressdStream_U input_size_c2_U bestMatchStream_U input_size_c1_U boosterStream_U input_size_c_U",
      "Instances": [
        {
          "ModuleName": "lzCompress_6_4_65536_6_1_1024_64_s",
          "InstanceName": "lzCompress_6_4_65536_6_1_1024_64_U0",
          "BindInstances": "dict_U dict_1_U dict_2_U dict_3_U icmp_ln64_fu_216_p2 sub27_fu_276_p2 icmp_ln93_fu_282_p2 select_ln82_fu_332_p3 select_ln82_1_fu_340_p3 select_ln82_2_fu_348_p3 select_ln82_3_fu_356_p3 select_ln82_4_fu_364_p3",
          "Instances": [
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150",
              "BindInstances": "add_ln75_fu_160_p2"
            },
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_fu_158",
              "BindInstances": "icmp_ln84_fu_186_p2 add_ln84_fu_242_p2"
            },
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174",
              "BindInstances": "icmp_ln93_fu_519_p2 currIdx_reg_fu_704_p2 tmp1_fu_592_p2 add_ln123_fu_548_p2 add_ln123_1_fu_604_p2 sparsemux_9_2_408_1_1_U18 len_fu_742_p2 done_fu_751_p2 icmp_ln168_fu_766_p2 done_1_fu_771_p2 len_1_fu_777_p3 len_2_fu_785_p3 icmp_ln168_1_fu_802_p2 done_2_fu_807_p2 len_3_fu_813_p2 len_4_fu_1385_p3 icmp_ln168_2_fu_828_p2 done_3_fu_1394_p2 len_5_fu_1398_p2 len_6_fu_1404_p3 icmp_ln168_3_fu_842_p2 done_4_fu_1412_p2 len_7_fu_1417_p2 len_8_fu_1423_p3 icmp_ln168_4_fu_856_p2 or_ln168_fu_1757_p2 len_9_fu_1761_p2 len_66_fu_1766_p3 icmp_ln178_fu_1431_p2 sub_ln179_fu_1436_p2 icmp_ln179_fu_1451_p2 match_offset_fu_1457_p2 icmp_ln180_fu_1773_p2 icmp_ln185_fu_1778_p2 icmp_ln185_1_fu_1784_p2 or_ln185_fu_1789_p2 len_11_fu_879_p2 done_5_fu_888_p2 icmp_ln168_6_fu_903_p2 done_6_fu_908_p2 len_12_fu_914_p3 len_13_fu_922_p3 icmp_ln168_7_fu_939_p2 done_7_fu_944_p2 len_14_fu_950_p2 len_15_fu_1466_p3 icmp_ln168_8_fu_965_p2 done_8_fu_1475_p2 len_16_fu_1479_p2 len_17_fu_1485_p3 icmp_ln168_9_fu_979_p2 done_9_fu_1493_p2 len_18_fu_1498_p2 len_19_fu_1504_p3 icmp_ln168_10_fu_993_p2 or_ln168_5_fu_1795_p2 len_20_fu_1799_p2 len_67_fu_1804_p3 icmp_ln178_1_fu_1512_p2 sub_ln179_1_fu_1517_p2 icmp_ln179_1_fu_1532_p2 match_offset_1_fu_1811_p2 icmp_ln180_1_fu_1816_p2 icmp_ln185_2_fu_1822_p2 icmp_ln185_3_fu_1828_p2 or_ln185_1_fu_1834_p2 len_22_fu_1016_p2 done_10_fu_1541_p2 icmp_ln168_12_fu_1030_p2 done_11_fu_1546_p2 len_23_fu_1551_p3 len_24_fu_1558_p3 icmp_ln168_13_fu_1044_p2 done_12_fu_1566_p2 len_25_fu_1571_p2 len_26_fu_1577_p3 icmp_ln168_14_fu_1058_p2 done_13_fu_1585_p2 len_27_fu_1846_p2 len_28_fu_1852_p3 icmp_ln168_15_fu_1072_p2 done_14_fu_1859_p2 len_29_fu_1863_p2 len_30_fu_1869_p3 icmp_ln168_16_fu_1086_p2 or_ln168_10_fu_2014_p2 len_31_fu_2018_p2 len_68_fu_2023_p3 icmp_ln178_2_fu_1877_p2 sub_ln179_2_fu_1882_p2 icmp_ln179_2_fu_1897_p2 match_offset_2_fu_1903_p2 icmp_ln180_2_fu_2038_p2 icmp_ln185_4_fu_2043_p2 icmp_ln185_5_fu_2049_p2 or_ln185_2_fu_2054_p2 len_33_fu_1109_p2 done_15_fu_1593_p2 icmp_ln168_18_fu_1123_p2 done_16_fu_1598_p2 len_34_fu_1603_p3 len_35_fu_1610_p3 icmp_ln168_19_fu_1137_p2 done_17_fu_1618_p2 len_36_fu_1623_p2 len_37_fu_1629_p3 icmp_ln168_20_fu_1151_p2 done_18_fu_1637_p2 len_38_fu_1912_p2 len_39_fu_1918_p3 icmp_ln168_21_fu_1165_p2 done_19_fu_1925_p2 len_40_fu_2063_p2 len_41_fu_2068_p3 icmp_ln168_22_fu_1179_p2 or_ln168_15_fu_2257_p2 len_42_fu_2074_p2 len_69_fu_2261_p3 icmp_ln178_3_fu_2080_p2 sub_ln179_3_fu_2085_p2 icmp_ln179_3_fu_2100_p2 match_offset_3_fu_2106_p2 icmp_ln180_3_fu_2275_p2 icmp_ln185_6_fu_2280_p2 icmp_ln185_7_fu_2286_p2 or_ln185_3_fu_2291_p2 len_44_fu_1202_p2 done_20_fu_1207_p2 icmp_ln168_24_fu_1222_p2 done_21_fu_1227_p2 len_45_fu_1645_p3 len_46_fu_1652_p3 icmp_ln168_25_fu_1242_p2 done_22_fu_1659_p2 len_47_fu_1663_p2 len_48_fu_1669_p3 icmp_ln168_26_fu_1256_p2 done_23_fu_1681_p2 len_49_fu_1686_p2 len_50_fu_1692_p3 icmp_ln168_27_fu_1270_p2 done_24_fu_1700_p2 len_51_fu_1929_p2 len_52_fu_1934_p3 icmp_ln168_28_fu_1284_p2 or_ln168_20_fu_1940_p2 len_53_fu_1944_p2 len_70_fu_1950_p3 icmp_ln178_4_fu_2115_p2 sub_ln179_4_fu_2120_p2 icmp_ln179_4_fu_2135_p2 match_offset_4_fu_2297_p2 icmp_ln180_4_fu_2302_p2 icmp_ln185_8_fu_2308_p2 icmp_ln185_9_fu_2313_p2 or_ln185_4_fu_2319_p2 len_55_fu_1307_p2 done_25_fu_1708_p2 icmp_ln168_30_fu_1321_p2 done_26_fu_1713_p2 len_56_fu_1718_p3 len_57_fu_1725_p3 icmp_ln168_31_fu_1335_p2 done_27_fu_1733_p2 len_58_fu_1738_p2 len_59_fu_1744_p3 icmp_ln168_32_fu_1349_p2 done_28_fu_1752_p2 len_60_fu_2328_p2 len_61_fu_2334_p3 icmp_ln168_33_fu_1363_p2 done_29_fu_2341_p2 len_62_fu_2345_p2 len_63_fu_2351_p3 icmp_ln168_34_fu_1377_p2 or_ln168_25_fu_2443_p2 len_64_fu_2447_p2 len_71_fu_2452_p3 icmp_ln178_5_fu_2144_p2 sub_ln179_5_fu_2149_p2 icmp_ln179_5_fu_2164_p2 match_offset_5_fu_2359_p2 icmp_ln180_5_fu_2467_p2 icmp_ln185_10_fu_2472_p2 icmp_ln185_11_fu_2478_p2 or_ln185_5_fu_2483_p2 and_ln191_6_fu_1958_p2 and_ln191_7_fu_1963_p2 and_ln191_8_fu_1977_p2 and_ln191_fu_1982_p2 match_length_1_fu_1988_p3 icmp_ln191_fu_2170_p2 and_ln191_9_fu_1996_p2 and_ln191_10_fu_2001_p2 and_ln191_11_fu_2174_p2 and_ln191_12_fu_2180_p2 and_ln191_1_fu_2185_p2 match_length_3_fu_2190_p3 icmp_ln191_1_fu_2196_p2 and_ln191_13_fu_2202_p2 and_ln191_14_fu_2207_p2 and_ln191_15_fu_2213_p2 and_ln191_16_fu_2219_p2 and_ln191_2_fu_2224_p2 match_length_5_fu_2364_p3 icmp_ln191_2_fu_2369_p2 and_ln191_17_fu_2375_p2 and_ln191_18_fu_2380_p2 and_ln191_19_fu_2386_p2 and_ln191_20_fu_2392_p2 and_ln191_3_fu_2397_p2 match_length_7_fu_2403_p3 icmp_ln191_3_fu_2489_p2 and_ln191_21_fu_2411_p2 and_ln191_22_fu_2416_p2 and_ln191_23_fu_2493_p2 and_ln191_24_fu_2499_p2 and_ln191_4_fu_2504_p2 match_length_9_fu_2509_p3 icmp_ln191_4_fu_2515_p2 and_ln191_25_fu_2521_p2 and_ln191_26_fu_2526_p2 and_ln191_27_fu_2532_p2 and_ln191_28_fu_2538_p2 and_ln191_5_fu_2543_p2 or_ln191_fu_2549_p2 or_ln191_1_fu_2553_p2 select_ln191_fu_2236_p3 or_ln191_2_fu_2244_p2 select_ln191_1_fu_2563_p3 select_ln191_2_fu_2428_p3 select_ln191_3_fu_2570_p3 or_ln191_3_fu_2577_p2 select_ln191_4_fu_2249_p3 select_ln191_5_fu_2583_p3 match_length_11_fu_2590_p3 i_2_fu_645_p2"
            },
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197",
              "BindInstances": "icmp_ln205_fu_111_p2 sparsemux_11_3_8_1_1_U37 add_ln205_fu_145_p2"
            },
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208",
              "BindInstances": "icmp_ln212_fu_69_p2 l_2_fu_75_p2"
            }
          ]
        },
        {
          "ModuleName": "lzBestMatchFilter_6_65536_s",
          "InstanceName": "lzBestMatchFilter_6_65536_U0",
          "BindInstances": "icmp_ln327_fu_156_p2 icmp_ln388_fu_216_p2 add_ln388_fu_222_p2 sparsemux_13_3_32_1_1_U67",
          "Instances": [{
              "ModuleName": "lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter",
              "InstanceName": "grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135",
              "BindInstances": "icmp_ln339_fu_273_p2 add_ln368_fu_338_p2 add_ln368_1_fu_355_p2 add_ln368_2_fu_372_p2 add_ln368_3_fu_389_p2 add_ln368_4_fu_407_p2 icmp_ln374_fu_417_p2 best_match_fu_423_p2 icmp_ln374_1_fu_429_p2 xor_ln374_fu_435_p2 icmp_ln374_2_fu_441_p2 xor_ln374_1_fu_447_p2 icmp_ln374_3_fu_453_p2 xor_ln374_2_fu_459_p2 icmp_ln374_4_fu_465_p2 xor_ln374_3_fu_471_p2 icmp_ln374_5_fu_477_p2 xor_ln374_4_fu_483_p2 and_ln374_fu_489_p2 and_ln374_1_fu_495_p2 and_ln374_2_fu_501_p2 and_ln374_3_fu_507_p2 best_match_1_fu_513_p2 bestMatchStream_din i_9_fu_278_p2"
            }]
        },
        {
          "ModuleName": "lzBooster_255_16384_64_s",
          "InstanceName": "lzBooster_255_16384_64_U0",
          "BindInstances": "local_mem_U icmp_ln601_fu_191_p2 sub_fu_238_p2 icmp_ln617_fu_244_p2 xor_ln617_fu_257_p2 or_ln617_fu_262_p2 select_ln617_fu_268_p3 icmp_ln669_fu_289_p2 i_6_fu_295_p2",
          "Instances": [{
              "ModuleName": "lzBooster_255_16384_64_Pipeline_lz_booster",
              "InstanceName": "grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169",
              "BindInstances": "icmp_ln617_fu_237_p2 i_5_fu_279_p2 boostFlag_fu_273_p2 skip_condition_fu_308_p2 icmp_ln635_fu_322_p2 icmp_ln635_1_fu_328_p2 and_ln635_fu_333_p2 match_condition_fu_339_p2 add_ln639_fu_345_p2 sub_ln646_fu_375_p2 outFlag_fu_390_p2 icmp_ln652_fu_395_p2 add_ln654_fu_405_p2 select_ln654_fu_410_p3 add_ln643_fu_432_p2 add_ln642_fu_444_p2"
            }]
        },
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "lz4Compress_4096_8_s",
          "InstanceName": "lz4Compress_4096_8_U0",
          "BindInstances": "lit_outStream_U lenOffset_Stream_U input_size_c_U",
          "Instances": [
            {
              "ModuleName": "lz4CompressPart1_4096_8_s",
              "InstanceName": "lz4CompressPart1_4096_8_U0",
              "BindInstances": "icmp_ln51_fu_177_p2 sub_i_fu_183_p2",
              "Instances": [{
                  "ModuleName": "lz4CompressPart1_4096_8_Pipeline_lz4_divide",
                  "InstanceName": "grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158",
                  "BindInstances": "icmp_ln68_fu_206_p2 has_match_fu_231_p2 lit_overflow_fu_247_p2 icmp_ln82_fu_253_p2 xor_ln82_1_fu_258_p2 xor_ln82_fu_264_p2 or_ln82_fu_270_p2 lit_count_3_fu_286_p2 add_ln95_fu_299_p2 select_ln106_fu_323_p3 i_11_fu_333_p2"
                }]
            },
            {
              "ModuleName": "lz4CompressPart2",
              "InstanceName": "lz4CompressPart2_U0",
              "Instances": [{
                  "ModuleName": "lz4CompressPart2_Pipeline_lz4_compress",
                  "InstanceName": "grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91",
                  "BindInstances": "icmp_ln173_fu_333_p2 xor_ln173_fu_338_p2 or_ln173_fu_344_p2 should_write_fu_350_p2 icmp_ln192_fu_375_p2 icmp_ln192_1_fu_431_p2 is_special_end_1_fu_436_p2 or_ln193_fu_381_p2 is_normal_end_1_fu_387_p2 lit_len_ge_15_1_fu_393_p2 lit_len_gt_0_1_fu_399_p2 match_len_ge_15_1_fu_405_p2 match_offset_plus_one_1_fu_441_p2 match_len_ge_255_fu_545_p2 outValue_10_fu_555_p3 match_length_15_fu_563_p2 xor_ln329_fu_569_p2 readOffsetFlag_8_fu_575_p2 match_length_16_fu_580_p3 select_ln144_fu_588_p3 select_ln321_fu_622_p3 readOffsetFlag_7_fu_630_p2 write_lit_length_2_fu_484_p2 icmp_ln301_fu_490_p2 next_state_2_fu_660_p3 readOffsetFlag_6_fu_668_p2 next_state_3_fu_673_p3 lit_len_ge_255_fu_697_p2 outValue_6_fu_707_p3 lit_length_5_fu_715_p2 lit_length_6_fu_721_p3 select_ln143_fu_729_p3 inIdx_3_fu_755_p2 inIdx_4_fu_760_p3 or_ln237_fu_767_p2 lit_ending_fu_773_p2 lit_token_fu_782_p3 lit_token_1_fu_790_p3 match_token_1_fu_801_p3 lit_length_2_fu_817_p2 lit_length_3_fu_822_p3 lit_length_4_fu_829_p3 select_ln261_1_fu_837_p3 or_ln261_fu_845_p2 next_state_tmp_fu_851_p3 match_length_13_fu_863_p2 match_length_14_fu_868_p3 compressedSize_2_fu_421_p2"
                }]
            }
          ]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_1024_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBestMatchFilter_6_65536_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBooster_255_16384_64_Pipeline_lz_booster": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBooster_255_16384_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart1_4096_8_Pipeline_lz4_divide": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart1_4096_8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart2_Pipeline_lz4_compress": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4Compress_4096_8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressEngineRun": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "3.150"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "4.842"
        },
        "Loops": [{
            "Name": "dict_flush",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "39",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "4.800"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_84_2",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "85",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.238"
        },
        "Loops": [{
            "Name": "lz_compress",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "1922",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "3117",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "4.826"
        },
        "Loops": [{
            "Name": "lz_compress_leftover",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "96",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.300"
        },
        "Loops": [{
            "Name": "lz_left_bytes",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "89",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_1024_64_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.300"
        },
        "Area": {
          "BRAM_18K": "48",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "17",
          "FF": "2246",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "3954",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "5.951"
        },
        "Loops": [{
            "Name": "lz_bestMatchFilter",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "425",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "421",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBestMatchFilter_6_65536_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.300"
        },
        "Loops": [{
            "Name": "lz_bestMatchFilter_left_over",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "667",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "684",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBooster_255_16384_64_Pipeline_lz_booster": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "lz_booster",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "257",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "580",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBooster_255_16384_64_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.300"
        },
        "Loops": [{
            "Name": "lz_booster_left_bytes",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "390",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "927",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart1_4096_8_Pipeline_lz4_divide": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "5.065"
        },
        "Loops": [{
            "Name": "lz4_divide",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "206",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "370",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart1_4096_8_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.300"
        },
        "Area": {
          "FF": "451",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "627",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart2_Pipeline_lz4_compress": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "5.702"
        },
        "Loops": [{
            "Name": "lz4_compress",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "378",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1151",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "5.702"
        },
        "Area": {
          "FF": "416",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1271",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4Compress_4096_8_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.300"
        },
        "Area": {
          "BRAM_18K": "36",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "FF": "1290",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2133",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressEngineRun": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.300"
        },
        "Area": {
          "BRAM_18K": "92",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "32",
          "FF": "5291",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "8229",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-31 14:51:26 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
