
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//654.roms_s-294B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 3208762 heartbeat IPC: 3.11647 cumulative IPC: 3.11647 (Simulation time: 0 hr 7 min 3 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6417578 heartbeat IPC: 3.11641 cumulative IPC: 3.11644 (Simulation time: 0 hr 13 min 18 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9626282 heartbeat IPC: 3.11652 cumulative IPC: 3.11647 (Simulation time: 0 hr 19 min 25 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 12834786 heartbeat IPC: 3.11672 cumulative IPC: 3.11653 (Simulation time: 0 hr 25 min 5 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16043187 heartbeat IPC: 3.11682 cumulative IPC: 3.11659 (Simulation time: 0 hr 30 min 19 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16043187 (Simulation time: 0 hr 30 min 19 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 29596331 heartbeat IPC: 0.737836 cumulative IPC: 0.737836 (Simulation time: 0 hr 36 min 0 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 42670686 heartbeat IPC: 0.764856 cumulative IPC: 0.751103 (Simulation time: 0 hr 41 min 28 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 55530021 heartbeat IPC: 0.777645 cumulative IPC: 0.759747 (Simulation time: 0 hr 46 min 52 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 67805410 heartbeat IPC: 0.814638 cumulative IPC: 0.772764 (Simulation time: 0 hr 51 min 23 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 79400293 heartbeat IPC: 0.862449 cumulative IPC: 0.789177 (Simulation time: 0 hr 55 min 47 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 90943150 heartbeat IPC: 0.866337 cumulative IPC: 0.801068 (Simulation time: 1 hr 0 min 9 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 102388784 heartbeat IPC: 0.873696 cumulative IPC: 0.810696 (Simulation time: 1 hr 4 min 23 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 113958408 heartbeat IPC: 0.864332 cumulative IPC: 0.817033 (Simulation time: 1 hr 8 min 17 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 125530909 heartbeat IPC: 0.864117 cumulative IPC: 0.82201 (Simulation time: 1 hr 11 min 18 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 137075902 heartbeat IPC: 0.866176 cumulative IPC: 0.826223 (Simulation time: 1 hr 13 min 25 sec) 
Finished CPU 0 instructions: 100000003 cycles: 121032716 cumulative IPC: 0.826223 (Simulation time: 1 hr 13 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.826223 instructions: 100000003 cycles: 121032716

CPU 0 Average Load ROB stall cycles: 3.27305e+07
CPU 0 Fraction of times ROB stalled by Loads: 42.186
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.78081e+08
Issued all: 81826744
Issued LT all: 70800449
rob_not_full_when_issued_lt_all: 30556732
Issued LT one: 60208287
rob_not_full_when_issued_lt_one: 25743828
 Total stall cycles: 96686586
 Total load stall cycles: 268867100841868
Unique Load IPs: 93
CPU 0 NUM of IPS identified critical: 5
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 2
gt_90_percent_before_Mac: 1
gt_75_percent_before_Mac: 1
gt_50_percent_before_Mac: 1
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0184737
average_stall_proportion_after: 0.0148942
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 0
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 1567114
stat_90_percent_non_critical_ip_stalls_freq: 18446744073707984502
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 311.962
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 3.26206e-11
Critical_IP_ROB_Stalls_Bucket_0: 537
Non-critical_IP_ROB_Stalls_Bucket_0: 17453
Critical_IP_ROB_Stalls_Bucket_1: 504
Non-critical_IP_ROB_Stalls_Bucket_1: 6108
Critical_IP_ROB_Stalls_Bucket_2: 213
Non-critical_IP_ROB_Stalls_Bucket_2: 2927
Critical_IP_ROB_Stalls_Bucket_3: 767
Non-critical_IP_ROB_Stalls_Bucket_3: 7295
Critical_IP_ROB_Stalls_Bucket_4: 8075
Non-critical_IP_ROB_Stalls_Bucket_4: 115113
Critical_IP_ROB_Stalls_Bucket_5: 54160
Non-critical_IP_ROB_Stalls_Bucket_5: 991177
Critical_IP_ROB_Stalls_Bucket_6: 210756
Non-critical_IP_ROB_Stalls_Bucket_6: 2050320
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 3082
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 14908
Critical_ROB_Stalls_Percent_0_Bucket_1: 3168
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 3444
Critical_ROB_Stalls_Percent_0_Bucket_2: 31
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 3109
Critical_ROB_Stalls_Percent_0_Bucket_3: 3167
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 4895
Critical_ROB_Stalls_Percent_0_Bucket_4: 45002
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 78186
Critical_ROB_Stalls_Percent_0_Bucket_5: 579429
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 465908
Critical_ROB_Stalls_Percent_0_Bucket_6: 933235
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 1327841
Critical_ROB_Stalls_Percent_1_Bucket_0: 3082
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 14908
Critical_ROB_Stalls_Percent_1_Bucket_1: 3168
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 3444
Critical_ROB_Stalls_Percent_1_Bucket_2: 31
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 3109
Critical_ROB_Stalls_Percent_1_Bucket_3: 3167
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 4895
Critical_ROB_Stalls_Percent_1_Bucket_4: 45002
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 78186
Critical_ROB_Stalls_Percent_1_Bucket_5: 579429
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 465908
Critical_ROB_Stalls_Percent_1_Bucket_6: 933235
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 1327841
Critical_ROB_Stalls_Percent_2_Bucket_0: 3082
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 14908
Critical_ROB_Stalls_Percent_2_Bucket_1: 3168
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 3444
Critical_ROB_Stalls_Percent_2_Bucket_2: 31
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 3109
Critical_ROB_Stalls_Percent_2_Bucket_3: 3167
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 4895
Critical_ROB_Stalls_Percent_2_Bucket_4: 45002
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 78186
Critical_ROB_Stalls_Percent_2_Bucket_5: 579429
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 465908
Critical_ROB_Stalls_Percent_2_Bucket_6: 933235
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 1327841
Critical_ROB_Stalls_Percent_3_Bucket_0: 3082
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 14908
Critical_ROB_Stalls_Percent_3_Bucket_1: 3168
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 3444
Critical_ROB_Stalls_Percent_3_Bucket_2: 31
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 3109
Critical_ROB_Stalls_Percent_3_Bucket_3: 3167
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 4895
Critical_ROB_Stalls_Percent_3_Bucket_4: 45002
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 78186
Critical_ROB_Stalls_Percent_3_Bucket_5: 579429
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 465908
Critical_ROB_Stalls_Percent_3_Bucket_6: 933235
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 1327841
Critical_ROB_Stalls_Percent_4_Bucket_0: 3082
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 14908
Critical_ROB_Stalls_Percent_4_Bucket_1: 3168
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 3444
Critical_ROB_Stalls_Percent_4_Bucket_2: 31
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 3109
Critical_ROB_Stalls_Percent_4_Bucket_3: 3167
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 4895
Critical_ROB_Stalls_Percent_4_Bucket_4: 45002
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 78186
Critical_ROB_Stalls_Percent_4_Bucket_5: 579429
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 465908
Critical_ROB_Stalls_Percent_4_Bucket_6: 933235
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 1327841
Critical_ROB_Stalls_Percent_5_Bucket_0: 3082
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 14908
Critical_ROB_Stalls_Percent_5_Bucket_1: 3168
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 3444
Critical_ROB_Stalls_Percent_5_Bucket_2: 31
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 3109
Critical_ROB_Stalls_Percent_5_Bucket_3: 3167
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 4895
Critical_ROB_Stalls_Percent_5_Bucket_4: 45002
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 78186
Critical_ROB_Stalls_Percent_5_Bucket_5: 579429
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 465908
Critical_ROB_Stalls_Percent_5_Bucket_6: 933235
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 1327841
Critical_ROB_Stalls_Percent_6_Bucket_0: 3082
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 14908
Critical_ROB_Stalls_Percent_6_Bucket_1: 3168
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 3444
Critical_ROB_Stalls_Percent_6_Bucket_2: 31
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 3109
Critical_ROB_Stalls_Percent_6_Bucket_3: 3167
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 4895
Critical_ROB_Stalls_Percent_6_Bucket_4: 45002
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 78186
Critical_ROB_Stalls_Percent_6_Bucket_5: 579429
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 465908
Critical_ROB_Stalls_Percent_6_Bucket_6: 933235
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 1327841
Critical_ROB_Stalls_Percent_7_Bucket_0: 3082
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 14908
Critical_ROB_Stalls_Percent_7_Bucket_1: 3168
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 3444
Critical_ROB_Stalls_Percent_7_Bucket_2: 31
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 3109
Critical_ROB_Stalls_Percent_7_Bucket_3: 3167
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 4895
Critical_ROB_Stalls_Percent_7_Bucket_4: 45002
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 78186
Critical_ROB_Stalls_Percent_7_Bucket_5: 579429
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 465908
Critical_ROB_Stalls_Percent_7_Bucket_6: 933235
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 1327841
Critical_ROB_Stalls_Percent_8_Bucket_0: 3082
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 14908
Critical_ROB_Stalls_Percent_8_Bucket_1: 3168
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 3444
Critical_ROB_Stalls_Percent_8_Bucket_2: 31
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 3109
Critical_ROB_Stalls_Percent_8_Bucket_3: 3167
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 4895
Critical_ROB_Stalls_Percent_8_Bucket_4: 45002
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 78186
Critical_ROB_Stalls_Percent_8_Bucket_5: 579429
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 465908
Critical_ROB_Stalls_Percent_8_Bucket_6: 933235
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 1327841
Average ROB occupancy Load Stall Begin: 300.247
Average ROB occupancy Load Stall End: 314.717
Min ROB occupancy Load Stall Begin: 3
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 5
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 298.336
Average ROB occupancy Critical Load Stall End: 307.252
Min ROB occupancy Critical Load Stall Begin: 10
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 10
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 21958
 ROB Load Stall End Bucket Count 0: 17990
 ROB Critical Load Stall Begin Bucket Count 0: 189
 ROB Critical Load Stall End Bucket Count 0: 168
 ROB Load Stall Begin Bucket Count 1: 6168
 ROB Load Stall End Bucket Count 1: 6612
 ROB Critical Load Stall Begin Bucket Count 1: 168
 ROB Critical Load Stall End Bucket Count 1: 182
 ROB Load Stall Begin Bucket Count 2: 3094
 ROB Load Stall End Bucket Count 2: 3140
 ROB Critical Load Stall Begin Bucket Count 2: 159
 ROB Critical Load Stall End Bucket Count 2: 142
 ROB Load Stall Begin Bucket Count 3: 11279
 ROB Load Stall End Bucket Count 3: 8062
 ROB Critical Load Stall Begin Bucket Count 3: 260
 ROB Critical Load Stall End Bucket Count 3: 194
 ROB Load Stall Begin Bucket Count 4: 353519
 ROB Load Stall End Bucket Count 4: 123188
 ROB Critical Load Stall Begin Bucket Count 4: 14383
 ROB Critical Load Stall End Bucket Count 4: 5310
 ROB Load Stall Begin Bucket Count 5: 1191436
 ROB Load Stall End Bucket Count 5: 1045337
 ROB Critical Load Stall Begin Bucket Count 5: 33624
 ROB Critical Load Stall End Bucket Count 5: 35514
 ROB Load Stall Begin Bucket Count 6: 1877951
 ROB Load Stall End Bucket Count 6: 2261076
 ROB Critical Load Stall Begin Bucket Count 6: 49964
 ROB Critical Load Stall End Bucket Count 6: 57237
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 22
CIC Tag Read Accesses: 354529280
CIC Read Accesses: 0
CIC Tag Write Accesses: 15347581
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   14160883  HIT:   14160883  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   14160883  HIT:   14160883  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   17485746	FORWARD:          0	MERGED:    3324864	TO_CACHE:   14160882

DTLB TOTAL     ACCESS:   24817471  HIT:   24776518  MISS:      40953  HIT %:     99.835  MISS %:   0.165017   MPKI: 0.40953
DTLB LOAD TRANSLATION ACCESS:   24817471  HIT:   24776518  MISS:      40953  HIT %:     99.835  MISS %:   0.165017   MPKI: 0.40953
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 364.216 cycles
DTLB RQ	ACCESS:   27365419	FORWARD:          0	MERGED:    2543057	TO_CACHE:   24822362

STLB TOTAL     ACCESS:     346085  HIT:     313209  MISS:      32876  HIT %:    90.5006  MISS %:     9.4994   MPKI: 0.32876
STLB LOAD TRANSLATION ACCESS:      40953  HIT:       8077  MISS:      32876  HIT %:    19.7226  MISS %:    80.2774   MPKI: 0.32876
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     305132  HIT:     305132  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 441.316 cycles
STLB RQ	ACCESS:     399420	FORWARD:          0	MERGED:      53336	TO_CACHE:     346084

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   26552013  HIT:   25225620  MISS:    1326393  HIT %:    95.0045  MISS %:    4.99545   MPKI: 13.2639
L1D LOAD      ACCESS:   22840922  HIT:   21859864  MISS:     981058  HIT %:    95.7048  MISS %:    4.29518   MPKI: 9.81058
L1D RFO       ACCESS:    3353734  HIT:    3343184  MISS:      10550  HIT %:    99.6854  MISS %:   0.314575   MPKI: 0.1055
L1D PREFETCH  ACCESS:     357357  HIT:      22572  MISS:     334785  HIT %:    6.31637  MISS %:    93.6836   MPKI: 3.34785
L1D PREFETCH  REQUESTED:     716934  ISSUED:     716934  USEFUL:     305359  USELESS:      29490
L1D USEFUL LOAD PREFETCHES:     305359 PREFETCH ISSUED TO LOWER LEVEL:     334878  ACCURACY: 91.1851
L1D TIMELY PREFETCHES:     305359 LATE PREFETCHES: 93 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 334878 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 5566.38 cycles
L1D RQ	ACCESS:   38223671	FORWARD:          0	MERGED:   14258583	TO_CACHE:   23965070
L1D WQ	ACCESS:    3400349	FORWARD:         18	MERGED:          0	TO_CACHE:    3400349
L1D PQ	ACCESS:     358467	FORWARD:          0	MERGED:          0	TO_CACHE:     358467

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 5019540
L1D ROI Sum of L1D PQ occupancy: 4726189
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   17485747  HIT:   17485747  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:   17485747  HIT:   17485747  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   27984313	FORWARD:          0	MERGED:   10498567	TO_CACHE:   17485746

BTB TOTAL     ACCESS:    5002852  HIT:    5002841  MISS:         11  HIT %:    99.9998  MISS %: 0.000219875   MPKI: 0.00011
BTB BRANCH_DIRECT_JUMP	ACCESS:         81  HIT:         80  MISS:          1
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    5002609  HIT:    5002601  MISS:          8
BTB BRANCH_DIRECT_CALL	ACCESS:         81  HIT:         80  MISS:          1
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:         81  HIT:         80  MISS:          1
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    2955141  HIT:    1600198  MISS:    1354943  HIT %:    54.1496  MISS %:    45.8504   MPKI: 13.5494
L2C LOAD      ACCESS:     980946  HIT:      26192  MISS:     954754  HIT %:    2.67008  MISS %:    97.3299   MPKI: 9.54754
L2C DATA LOAD MPKI: 9.54754
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:      10550  HIT:         47  MISS:      10503  HIT %:   0.445498  MISS %:    99.5545   MPKI: 0.10503
L2C PREFETCH  ACCESS:    1894824  HIT:    1534388  MISS:     360436  HIT %:    80.9779  MISS %:    19.0221   MPKI: 3.60436
L2C DATA PREFETCH MPKI: 3.60436
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:      19487  HIT:      10522  MISS:       8965  HIT %:     53.995  MISS %:     46.005   MPKI: 0.08965
L2C LOAD TRANSLATION ACCESS:      49334  HIT:      29049  MISS:      20285  HIT %:    58.8823  MISS %:    41.1177   MPKI: 0.20285
L2C PREFETCH  REQUESTED:    1638837  ISSUED:    1638837  USEFUL:      14258  USELESS:     349632
L2C USEFUL LOAD PREFETCHES:      14258 PREFETCH ISSUED TO LOWER LEVEL:     360436  ACCURACY: 3.95576
L2C TIMELY PREFETCHES:      14258 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 294702 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 123.354 cycles
L2C RQ	ACCESS:    1040849	FORWARD:          0	MERGED:          0	TO_CACHE:    1040830
L2C WQ	ACCESS:      19487	FORWARD:         19	MERGED:          0	TO_CACHE:      19487
L2C PQ	ACCESS:    1973715	FORWARD:          0	MERGED:      77882	TO_CACHE:    1895833

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 19923
L2C Data Evicting Data 1306009
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 362
L2C Data Evicting Translations 19684
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      32876  HIT:      32849  MISS:         27  HIT %:    99.9179  MISS %:  0.0821268   MPKI: 0.00027
PSCL3 LOAD TRANSLATION ACCESS:      32876  HIT:      32849  MISS:         27  HIT %:    99.9179  MISS %:  0.0821268   MPKI: 0.00027
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      32876  HIT:      16315  MISS:      16561  HIT %:    49.6259  MISS %:    50.3741   MPKI: 0.16561
PSCL2 LOAD TRANSLATION ACCESS:      32876  HIT:      16315  MISS:      16561  HIT %:    49.6259  MISS %:    50.3741   MPKI: 0.16561
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1356895  HIT:     202931  MISS:    1153964  HIT %:    14.9555  MISS %:    85.0445   MPKI: 11.5396
LLC LOAD      ACCESS:     954754  HIT:     185222  MISS:     769532  HIT %:       19.4  MISS %:       80.6   MPKI: 7.69532
LLC RFO       ACCESS:      10503  HIT:         58  MISS:      10445  HIT %:   0.552223  MISS %:    99.4478   MPKI: 0.10445
LLC PREFETCH  ACCESS:     360436  HIT:         87  MISS:     360349  HIT %:  0.0241374  MISS %:    99.9759   MPKI: 3.60349
LLC WRITEBACK ACCESS:      10917  HIT:       6400  MISS:       4517  HIT %:    58.6242  MISS %:    41.3758   MPKI: 0.04517
LLC LOAD TRANSLATION ACCESS:      20285  HIT:      11164  MISS:       9121  HIT %:    55.0357  MISS %:    44.9643   MPKI: 0.09121
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     109487  USELESS:     272887
LLC USEFUL LOAD PREFETCHES:     109487 PREFETCH ISSUED TO LOWER LEVEL:     360349  ACCURACY: 30.3836
LLC TIMELY PREFETCHES:     109487 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 108.869 cycles
LLC RQ	ACCESS:     985542	FORWARD:          0	MERGED:          0	TO_CACHE:     985542
LLC WQ	ACCESS:      10917	FORWARD:          0	MERGED:          0	TO_CACHE:      10917
LLC PQ	ACCESS:     360436	FORWARD:          0	MERGED:          0	TO_CACHE:     360436

LLC Dense regions hint to LLC: 0

RAW hits: 210
Loads Generated: 38223890
Loads sent to L1D: 38223671
Stores Generated: 3400349
Stores sent to L1D: 3400349
Major fault: 0 Minor fault: 49795
Allocated PAGES: 49795

stream: 
stream:times selected: 1269626
stream:pref_filled: 1032049
stream:pref_useful: 940755
stream:pref_late: 634
stream:misses: 7
stream:misses_by_poll: 0

CS: 
CS:times selected: 1209571
CS:pref_filled: 2606
CS:pref_useful: 2551
CS:pref_late: 13
CS:misses: 33250
CS:misses_by_poll: 2

CPLX: 
CPLX:times selected: 60006
CPLX:pref_filled: 107
CPLX:pref_useful: 45
CPLX:pref_late: 0
CPLX:misses: 665
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 2
NL:pref_filled: 2
NL:pref_useful: 2
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 2539205
total_filled: 334785
total_useful: 305359
total_late: 657
total_polluted: 2
total_misses_after_warmup: 15510
conflicts: 1
Degree Incremented Times: 73759
Degree Decremented Times: 0

L1 IP Table Write Accesses: 3804850
L1 IP Table Read Accesses: 3804849
L1 RST Write Accesses: 337831
L1 RST Read Accesses: 675662
L1 CSPT Write Accesses: 337831
L1 CSPT Read Accesses: 339670
L1 RR Filter Tag Write Accesses: 358467
L1 RR Filter Tag Read Accesses: 76961163
L1 IP Table Tag Write Accesses: 3804851
L1 IP Table Tag Read Accesses: 3804851
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 3133320
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 2895023
test: 34847
L2 IP Table Read Accesses: 581458
L2 IP Table Write Accesses: 570686
L2 IP Table Tag Read Accesses: 290729
L2 IP Table Tag Write Accesses: 290729

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     915063  ROW_BUFFER_MISS:     234384
 DBUS_CONGESTED:        192
 WQ ROW_BUFFER_HIT:       2641  ROW_BUFFER_MISS:       7973  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 67933522
0banks busy for write cycles: 9683
1banks busy for read cycles: 31516926
1banks busy for write cycles: 1672129
2banks busy for read cycles: 14555062
2banks busy for write cycles: 95186
3banks busy for read cycles: 3763973
3banks busy for write cycles: 30407
4banks busy for read cycles: 235348
4banks busy for write cycles: 12130
5banks busy for read cycles: 112657
5banks busy for write cycles: 6755
6banks busy for read cycles: 220742
6banks busy for write cycles: 4554
7banks busy for read cycles: 712475
7banks busy for write cycles: 2544
8banks busy for read cycles: 147056
8banks busy for write cycles: 1568

CPU 0 Branch Prediction Accuracy: 99.9308% MPKI: 0.03474 Average ROB Occupancy at Mispredict: 293.363
Branch types
NOT_BRANCH: 94977669 94.9777%
BRANCH_DIRECT_JUMP: 81 8.1e-05%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5022061 5.02206%
BRANCH_DIRECT_CALL: 81 8.1e-05%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 81 8.1e-05%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 49795
