#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e24760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1df0320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1df8630 .functor NOT 1, L_0x1e4f440, C4<0>, C4<0>, C4<0>;
L_0x1e4f220 .functor XOR 2, L_0x1e4f0c0, L_0x1e4f180, C4<00>, C4<00>;
L_0x1e4f330 .functor XOR 2, L_0x1e4f220, L_0x1e4f290, C4<00>, C4<00>;
v0x1e4bc80_0 .net *"_ivl_10", 1 0, L_0x1e4f290;  1 drivers
v0x1e4bd80_0 .net *"_ivl_12", 1 0, L_0x1e4f330;  1 drivers
v0x1e4be60_0 .net *"_ivl_2", 1 0, L_0x1e4f000;  1 drivers
v0x1e4bf20_0 .net *"_ivl_4", 1 0, L_0x1e4f0c0;  1 drivers
v0x1e4c000_0 .net *"_ivl_6", 1 0, L_0x1e4f180;  1 drivers
v0x1e4c130_0 .net *"_ivl_8", 1 0, L_0x1e4f220;  1 drivers
v0x1e4c210_0 .net "a", 0 0, v0x1e49c80_0;  1 drivers
v0x1e4c2b0_0 .net "b", 0 0, v0x1e49d20_0;  1 drivers
v0x1e4c350_0 .net "c", 0 0, v0x1e49dc0_0;  1 drivers
v0x1e4c3f0_0 .var "clk", 0 0;
v0x1e4c490_0 .net "d", 0 0, v0x1e49f00_0;  1 drivers
v0x1e4c530_0 .net "out_pos_dut", 0 0, L_0x1e4ee70;  1 drivers
v0x1e4c5d0_0 .net "out_pos_ref", 0 0, L_0x1e4dc10;  1 drivers
v0x1e4c670_0 .net "out_sop_dut", 0 0, L_0x1e4e5d0;  1 drivers
v0x1e4c710_0 .net "out_sop_ref", 0 0, L_0x1e25c70;  1 drivers
v0x1e4c7b0_0 .var/2u "stats1", 223 0;
v0x1e4c850_0 .var/2u "strobe", 0 0;
v0x1e4ca00_0 .net "tb_match", 0 0, L_0x1e4f440;  1 drivers
v0x1e4cad0_0 .net "tb_mismatch", 0 0, L_0x1df8630;  1 drivers
v0x1e4cb70_0 .net "wavedrom_enable", 0 0, v0x1e4a1d0_0;  1 drivers
v0x1e4cc40_0 .net "wavedrom_title", 511 0, v0x1e4a270_0;  1 drivers
L_0x1e4f000 .concat [ 1 1 0 0], L_0x1e4dc10, L_0x1e25c70;
L_0x1e4f0c0 .concat [ 1 1 0 0], L_0x1e4dc10, L_0x1e25c70;
L_0x1e4f180 .concat [ 1 1 0 0], L_0x1e4ee70, L_0x1e4e5d0;
L_0x1e4f290 .concat [ 1 1 0 0], L_0x1e4dc10, L_0x1e25c70;
L_0x1e4f440 .cmp/eeq 2, L_0x1e4f000, L_0x1e4f330;
S_0x1df5360 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1df0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1df8a10 .functor AND 1, v0x1e49dc0_0, v0x1e49f00_0, C4<1>, C4<1>;
L_0x1df8df0 .functor NOT 1, v0x1e49c80_0, C4<0>, C4<0>, C4<0>;
L_0x1df91d0 .functor NOT 1, v0x1e49d20_0, C4<0>, C4<0>, C4<0>;
L_0x1df9450 .functor AND 1, L_0x1df8df0, L_0x1df91d0, C4<1>, C4<1>;
L_0x1e114b0 .functor AND 1, L_0x1df9450, v0x1e49dc0_0, C4<1>, C4<1>;
L_0x1e25c70 .functor OR 1, L_0x1df8a10, L_0x1e114b0, C4<0>, C4<0>;
L_0x1e4d090 .functor NOT 1, v0x1e49d20_0, C4<0>, C4<0>, C4<0>;
L_0x1e4d100 .functor OR 1, L_0x1e4d090, v0x1e49f00_0, C4<0>, C4<0>;
L_0x1e4d210 .functor AND 1, v0x1e49dc0_0, L_0x1e4d100, C4<1>, C4<1>;
L_0x1e4d2d0 .functor NOT 1, v0x1e49c80_0, C4<0>, C4<0>, C4<0>;
L_0x1e4d3a0 .functor OR 1, L_0x1e4d2d0, v0x1e49d20_0, C4<0>, C4<0>;
L_0x1e4d410 .functor AND 1, L_0x1e4d210, L_0x1e4d3a0, C4<1>, C4<1>;
L_0x1e4d590 .functor NOT 1, v0x1e49d20_0, C4<0>, C4<0>, C4<0>;
L_0x1e4d600 .functor OR 1, L_0x1e4d590, v0x1e49f00_0, C4<0>, C4<0>;
L_0x1e4d520 .functor AND 1, v0x1e49dc0_0, L_0x1e4d600, C4<1>, C4<1>;
L_0x1e4d790 .functor NOT 1, v0x1e49c80_0, C4<0>, C4<0>, C4<0>;
L_0x1e4d890 .functor OR 1, L_0x1e4d790, v0x1e49f00_0, C4<0>, C4<0>;
L_0x1e4d950 .functor AND 1, L_0x1e4d520, L_0x1e4d890, C4<1>, C4<1>;
L_0x1e4db00 .functor XNOR 1, L_0x1e4d410, L_0x1e4d950, C4<0>, C4<0>;
v0x1df7f60_0 .net *"_ivl_0", 0 0, L_0x1df8a10;  1 drivers
v0x1df8360_0 .net *"_ivl_12", 0 0, L_0x1e4d090;  1 drivers
v0x1df8740_0 .net *"_ivl_14", 0 0, L_0x1e4d100;  1 drivers
v0x1df8b20_0 .net *"_ivl_16", 0 0, L_0x1e4d210;  1 drivers
v0x1df8f00_0 .net *"_ivl_18", 0 0, L_0x1e4d2d0;  1 drivers
v0x1df92e0_0 .net *"_ivl_2", 0 0, L_0x1df8df0;  1 drivers
v0x1df9560_0 .net *"_ivl_20", 0 0, L_0x1e4d3a0;  1 drivers
v0x1e481f0_0 .net *"_ivl_24", 0 0, L_0x1e4d590;  1 drivers
v0x1e482d0_0 .net *"_ivl_26", 0 0, L_0x1e4d600;  1 drivers
v0x1e483b0_0 .net *"_ivl_28", 0 0, L_0x1e4d520;  1 drivers
v0x1e48490_0 .net *"_ivl_30", 0 0, L_0x1e4d790;  1 drivers
v0x1e48570_0 .net *"_ivl_32", 0 0, L_0x1e4d890;  1 drivers
v0x1e48650_0 .net *"_ivl_36", 0 0, L_0x1e4db00;  1 drivers
L_0x7f01061a6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e48710_0 .net *"_ivl_38", 0 0, L_0x7f01061a6018;  1 drivers
v0x1e487f0_0 .net *"_ivl_4", 0 0, L_0x1df91d0;  1 drivers
v0x1e488d0_0 .net *"_ivl_6", 0 0, L_0x1df9450;  1 drivers
v0x1e489b0_0 .net *"_ivl_8", 0 0, L_0x1e114b0;  1 drivers
v0x1e48a90_0 .net "a", 0 0, v0x1e49c80_0;  alias, 1 drivers
v0x1e48b50_0 .net "b", 0 0, v0x1e49d20_0;  alias, 1 drivers
v0x1e48c10_0 .net "c", 0 0, v0x1e49dc0_0;  alias, 1 drivers
v0x1e48cd0_0 .net "d", 0 0, v0x1e49f00_0;  alias, 1 drivers
v0x1e48d90_0 .net "out_pos", 0 0, L_0x1e4dc10;  alias, 1 drivers
v0x1e48e50_0 .net "out_sop", 0 0, L_0x1e25c70;  alias, 1 drivers
v0x1e48f10_0 .net "pos0", 0 0, L_0x1e4d410;  1 drivers
v0x1e48fd0_0 .net "pos1", 0 0, L_0x1e4d950;  1 drivers
L_0x1e4dc10 .functor MUXZ 1, L_0x7f01061a6018, L_0x1e4d410, L_0x1e4db00, C4<>;
S_0x1e49150 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1df0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e49c80_0 .var "a", 0 0;
v0x1e49d20_0 .var "b", 0 0;
v0x1e49dc0_0 .var "c", 0 0;
v0x1e49e60_0 .net "clk", 0 0, v0x1e4c3f0_0;  1 drivers
v0x1e49f00_0 .var "d", 0 0;
v0x1e49ff0_0 .var/2u "fail", 0 0;
v0x1e4a090_0 .var/2u "fail1", 0 0;
v0x1e4a130_0 .net "tb_match", 0 0, L_0x1e4f440;  alias, 1 drivers
v0x1e4a1d0_0 .var "wavedrom_enable", 0 0;
v0x1e4a270_0 .var "wavedrom_title", 511 0;
E_0x1e04d70/0 .event negedge, v0x1e49e60_0;
E_0x1e04d70/1 .event posedge, v0x1e49e60_0;
E_0x1e04d70 .event/or E_0x1e04d70/0, E_0x1e04d70/1;
S_0x1e49480 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e49150;
 .timescale -12 -12;
v0x1e496c0_0 .var/2s "i", 31 0;
E_0x1e04c10 .event posedge, v0x1e49e60_0;
S_0x1e497c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e49150;
 .timescale -12 -12;
v0x1e499c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e49aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e49150;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e4a450 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1df0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e4ddc0 .functor NOT 1, v0x1e49c80_0, C4<0>, C4<0>, C4<0>;
L_0x1e4de50 .functor NOT 1, v0x1e49d20_0, C4<0>, C4<0>, C4<0>;
L_0x1e4dff0 .functor AND 1, v0x1e49dc0_0, v0x1e49f00_0, C4<1>, C4<1>;
L_0x1e4e280 .functor AND 1, L_0x1e4ddc0, L_0x1e4de50, C4<1>, C4<1>;
L_0x1e4e3c0 .functor AND 1, L_0x1e4e280, v0x1e49dc0_0, C4<1>, C4<1>;
L_0x1e4e480 .functor OR 1, L_0x1e4dff0, L_0x1e4e3c0, C4<0>, C4<0>;
L_0x1e4e5d0 .functor BUFZ 1, L_0x1e4e480, C4<0>, C4<0>, C4<0>;
L_0x1e4e6e0 .functor OR 1, L_0x1e4de50, v0x1e49f00_0, C4<0>, C4<0>;
L_0x1e4e7a0 .functor AND 1, v0x1e49dc0_0, L_0x1e4e6e0, C4<1>, C4<1>;
L_0x1e4e860 .functor OR 1, L_0x1e4ddc0, v0x1e49d20_0, C4<0>, C4<0>;
L_0x1e4e930 .functor AND 1, v0x1e49dc0_0, L_0x1e4e860, C4<1>, C4<1>;
L_0x1e4e9a0 .functor AND 1, L_0x1e4e7a0, L_0x1e4e930, C4<1>, C4<1>;
L_0x1e4eb20 .functor OR 1, L_0x1e4ddc0, v0x1e49f00_0, C4<0>, C4<0>;
L_0x1e4eb90 .functor AND 1, v0x1e49dc0_0, L_0x1e4eb20, C4<1>, C4<1>;
L_0x1e4eab0 .functor AND 1, L_0x1e4e7a0, L_0x1e4eb90, C4<1>, C4<1>;
L_0x1e4ecd0 .functor XNOR 1, L_0x1e4e9a0, L_0x1e4eab0, C4<0>, C4<0>;
v0x1e4a610_0 .net *"_ivl_14", 0 0, L_0x1e4e6e0;  1 drivers
v0x1e4a6f0_0 .net *"_ivl_18", 0 0, L_0x1e4e860;  1 drivers
v0x1e4a7d0_0 .net *"_ivl_24", 0 0, L_0x1e4eb20;  1 drivers
v0x1e4a8c0_0 .net *"_ivl_30", 0 0, L_0x1e4ecd0;  1 drivers
L_0x7f01061a6060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e4a980_0 .net *"_ivl_32", 0 0, L_0x7f01061a6060;  1 drivers
v0x1e4aab0_0 .net *"_ivl_6", 0 0, L_0x1e4e280;  1 drivers
v0x1e4ab90_0 .net "a", 0 0, v0x1e49c80_0;  alias, 1 drivers
v0x1e4ac80_0 .net "and_c_or_not_a_b", 0 0, L_0x1e4e930;  1 drivers
v0x1e4ad40_0 .net "and_c_or_not_a_d", 0 0, L_0x1e4eb90;  1 drivers
v0x1e4ae90_0 .net "and_c_or_not_b_d", 0 0, L_0x1e4e7a0;  1 drivers
v0x1e4af50_0 .net "and_cd", 0 0, L_0x1e4dff0;  1 drivers
v0x1e4b010_0 .net "and_not_a_not_b_c", 0 0, L_0x1e4e3c0;  1 drivers
v0x1e4b0d0_0 .net "b", 0 0, v0x1e49d20_0;  alias, 1 drivers
v0x1e4b170_0 .net "c", 0 0, v0x1e49dc0_0;  alias, 1 drivers
v0x1e4b260_0 .net "d", 0 0, v0x1e49f00_0;  alias, 1 drivers
v0x1e4b350_0 .net "not_a", 0 0, L_0x1e4ddc0;  1 drivers
v0x1e4b410_0 .net "not_b", 0 0, L_0x1e4de50;  1 drivers
v0x1e4b5e0_0 .net "or_sop", 0 0, L_0x1e4e480;  1 drivers
v0x1e4b6a0_0 .net "out_pos", 0 0, L_0x1e4ee70;  alias, 1 drivers
v0x1e4b760_0 .net "out_sop", 0 0, L_0x1e4e5d0;  alias, 1 drivers
v0x1e4b820_0 .net "pos0", 0 0, L_0x1e4e9a0;  1 drivers
v0x1e4b8e0_0 .net "pos1", 0 0, L_0x1e4eab0;  1 drivers
L_0x1e4ee70 .functor MUXZ 1, L_0x7f01061a6060, L_0x1e4e9a0, L_0x1e4ecd0, C4<>;
S_0x1e4ba60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1df0320;
 .timescale -12 -12;
E_0x1dec9f0 .event anyedge, v0x1e4c850_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e4c850_0;
    %nor/r;
    %assign/vec4 v0x1e4c850_0, 0;
    %wait E_0x1dec9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e49150;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e49ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4a090_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e49150;
T_4 ;
    %wait E_0x1e04d70;
    %load/vec4 v0x1e4a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e49ff0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e49150;
T_5 ;
    %wait E_0x1e04c10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %wait E_0x1e04c10;
    %load/vec4 v0x1e49ff0_0;
    %store/vec4 v0x1e4a090_0, 0, 1;
    %fork t_1, S_0x1e49480;
    %jmp t_0;
    .scope S_0x1e49480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e496c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e496c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e04c10;
    %load/vec4 v0x1e496c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e496c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e496c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e49150;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e04d70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e49d20_0, 0;
    %assign/vec4 v0x1e49c80_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e49ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e4a090_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1df0320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4c850_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1df0320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e4c3f0_0;
    %inv;
    %store/vec4 v0x1e4c3f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1df0320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e49e60_0, v0x1e4cad0_0, v0x1e4c210_0, v0x1e4c2b0_0, v0x1e4c350_0, v0x1e4c490_0, v0x1e4c710_0, v0x1e4c670_0, v0x1e4c5d0_0, v0x1e4c530_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1df0320;
T_9 ;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1df0320;
T_10 ;
    %wait E_0x1e04d70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e4c7b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4c7b0_0, 4, 32;
    %load/vec4 v0x1e4ca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4c7b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e4c7b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4c7b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e4c710_0;
    %load/vec4 v0x1e4c710_0;
    %load/vec4 v0x1e4c670_0;
    %xor;
    %load/vec4 v0x1e4c710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4c7b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4c7b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e4c5d0_0;
    %load/vec4 v0x1e4c5d0_0;
    %load/vec4 v0x1e4c530_0;
    %xor;
    %load/vec4 v0x1e4c5d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4c7b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e4c7b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4c7b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response42/top_module.sv";
