

================================================================
== Synthesis Summary Report of 'kvadd'
================================================================
+ General Information: 
    * Date:           Mon Apr 17 18:44:40 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        prj
    * Solution:       sol (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-------------+------------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |             |            |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|      FF     |     LUT    | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-------------+------------+-----+
    |+ kvadd                            |     -|  0.00|    12440|  1.244e+05|         -|    12441|     -|        no|  96 (1%)|   -|  19276 (~0%)|  28064 (1%)|    -|
    | + kvadd_Pipeline_1                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|        -|   -|   1040 (~0%)|   117 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|            -|           -|    -|
    | + kvadd_Pipeline_4                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|        -|   -|   1040 (~0%)|   117 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|            -|           -|    -|
    | + kvadd_Pipeline_7                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|        -|   -|   1040 (~0%)|   117 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|            -|           -|    -|
    | + kvadd_Pipeline_VITIS_LOOP_56_1  |     -|  3.92|     4098|  4.098e+04|         -|     4098|     -|        no|        -|   -|     29 (~0%)|   109 (~0%)|    -|
    |  o VITIS_LOOP_56_1                |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|        -|   -|            -|           -|    -|
    | + kvadd_Pipeline_VITIS_LOOP_77_2  |     -|  3.92|     4098|  4.098e+04|         -|     4098|     -|        no|        -|   -|     29 (~0%)|   109 (~0%)|    -|
    |  o VITIS_LOOP_77_2                |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|        -|   -|            -|           -|    -|
    | + kvadd_Pipeline_VITIS_LOOP_98_3  |     -|  3.92|     4098|  4.098e+04|         -|     4098|     -|        no|        -|   -|     29 (~0%)|   109 (~0%)|    -|
    |  o VITIS_LOOP_98_3                |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|        -|   -|            -|           -|    -|
    | + kvadd_Pipeline_3                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|        -|   -|    533 (~0%)|   509 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|            -|           -|    -|
    | + kvadd_Pipeline_6                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|        -|   -|    533 (~0%)|   509 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|            -|           -|    -|
    | + kvadd_Pipeline_9                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|        -|   -|    533 (~0%)|   509 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|            -|           -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_m00_axi | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_m01_axi | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_m02_axi | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | res_1    | 0x28   | 32    | W      | Data signal of res               |                                                                      |
| s_axi_control | res_2    | 0x2c   | 32    | W      | Data signal of res               |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | int*     |
| B        | inout     | int*     |
| res      | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| A        | m_axi_m00_axi | interface |          |                                 |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32   |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32   |
| B        | m_axi_m01_axi | interface |          |                                 |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32   |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32   |
| res      | m_axi_m02_axi | interface |          |                                 |
| res      | s_axi_control | register  | offset   | name=res_1 offset=0x28 range=32 |
| res      | s_axi_control | register  | offset   | name=res_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------+-----------+--------+-------+---------------------------+
| HW Interface  | Direction | Length | Width | Location                  |
+---------------+-----------+--------+-------+---------------------------+
| m_axi_m00_axi | read      | 256    | 512   | ../kvadd_cmodel.cpp:53:5  |
| m_axi_m00_axi | write     | 256    | 512   | ../kvadd_cmodel.cpp:61:5  |
| m_axi_m01_axi | read      | 256    | 512   | ../kvadd_cmodel.cpp:74:5  |
| m_axi_m01_axi | write     | 256    | 512   | ../kvadd_cmodel.cpp:82:5  |
| m_axi_m02_axi | read      | 256    | 512   | ../kvadd_cmodel.cpp:95:5  |
| m_axi_m02_axi | write     | 256    | 512   | ../kvadd_cmodel.cpp:103:5 |
+---------------+-----------+--------+-------+---------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+----------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+----------+-----+--------+---------+
| + kvadd                           | 0   |        |          |     |        |         |
|  + kvadd_Pipeline_1               | 0   |        |          |     |        |         |
|    empty_48_fu_122_p2             | -   |        | empty_48 | add | fabric | 0       |
|  + kvadd_Pipeline_4               | 0   |        |          |     |        |         |
|    empty_39_fu_122_p2             | -   |        | empty_39 | add | fabric | 0       |
|  + kvadd_Pipeline_7               | 0   |        |          |     |        |         |
|    empty_30_fu_122_p2             | -   |        | empty_30 | add | fabric | 0       |
|  + kvadd_Pipeline_VITIS_LOOP_56_1 | 0   |        |          |     |        |         |
|    add_ln56_fu_74_p2              | -   |        | add_ln56 | add | fabric | 0       |
|    m00_axi_output_buffer_d0       | -   |        | add_ln57 | add | fabric | 0       |
|  + kvadd_Pipeline_VITIS_LOOP_77_2 | 0   |        |          |     |        |         |
|    add_ln77_fu_74_p2              | -   |        | add_ln77 | add | fabric | 0       |
|    m01_axi_output_buffer_d0       | -   |        | add_ln78 | add | fabric | 0       |
|  + kvadd_Pipeline_VITIS_LOOP_98_3 | 0   |        |          |     |        |         |
|    add_ln98_fu_74_p2              | -   |        | add_ln98 | add | fabric | 0       |
|    m02_axi_output_buffer_d0       | -   |        | add_ln99 | add | fabric | 0       |
|  + kvadd_Pipeline_3               | 0   |        |          |     |        |         |
|    empty_44_fu_122_p2             | -   |        | empty_44 | add | fabric | 0       |
|  + kvadd_Pipeline_6               | 0   |        |          |     |        |         |
|    empty_35_fu_122_p2             | -   |        | empty_35 | add | fabric | 0       |
|  + kvadd_Pipeline_9               | 0   |        |          |     |        |         |
|    empty_26_fu_122_p2             | -   |        | empty_26 | add | fabric | 0       |
+-----------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                      | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+---------------------------+------+------+--------+-----------------------+---------+------+---------+
| + kvadd                   | 96   | 0    |        |                       |         |      |         |
|   m00_axi_input_buffer_U  | 16   | -    |        | m00_axi_input_buffer  | ram_1p  | auto | 1       |
|   m00_axi_output_buffer_U | 16   | -    |        | m00_axi_output_buffer | ram_1p  | auto | 1       |
|   m01_axi_input_buffer_U  | 16   | -    |        | m01_axi_input_buffer  | ram_1p  | auto | 1       |
|   m01_axi_output_buffer_U | 16   | -    |        | m01_axi_output_buffer | ram_1p  | auto | 1       |
|   m02_axi_input_buffer_U  | 16   | -    |        | m02_axi_input_buffer  | ram_1p  | auto | 1       |
|   m02_axi_output_buffer_U | 16   | -    |        | m02_axi_output_buffer | ram_1p  | auto | 1       |
+---------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------+-----------------------------------------+
| Type      | Options                                    | Location                                |
+-----------+--------------------------------------------+-----------------------------------------+
| interface | m_axi port=A offset=slave bundle=m00_axi   | ../kvadd_cmodel.cpp:32 in kvadd, A      |
| interface | m_axi port=B offset=slave bundle=m01_axi   | ../kvadd_cmodel.cpp:33 in kvadd, B      |
| interface | m_axi port=res offset=slave bundle=m02_axi | ../kvadd_cmodel.cpp:34 in kvadd, res    |
| interface | s_axilite port=A bundle=control            | ../kvadd_cmodel.cpp:35 in kvadd, A      |
| interface | s_axilite port=B bundle=control            | ../kvadd_cmodel.cpp:36 in kvadd, B      |
| interface | s_axilite port=res bundle=control          | ../kvadd_cmodel.cpp:37 in kvadd, res    |
| interface | s_axilite port=return bundle=control       | ../kvadd_cmodel.cpp:38 in kvadd, return |
| interface | ap_ctrl_hs port=return                     | ../kvadd_cmodel.cpp:39 in kvadd, return |
+-----------+--------------------------------------------+-----------------------------------------+


