Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr 21 08:56:30 2020
| Host         : threadripper00 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file util_non.rpt
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                                  Instance                                 |                                       Module                                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| design_1_wrapper                                                          |                                                                              (top) |       1112 |       1049 |       0 |   63 | 2342 |      0 |      0 |            0 |
|   (design_1_wrapper)                                                      |                                                                              (top) |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|   design_1_i                                                              |                                                                           design_1 |       1112 |       1049 |       0 |   63 | 2342 |      0 |      0 |            0 |
|     (design_1_i)                                                          |                                                                           design_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     AXI_Exposer_PL_PS_0                                                   |                                                     design_1_AXI_Exposer_PL_PS_0_0 |         68 |         68 |       0 |    0 |   44 |      0 |      0 |            0 |
|       (AXI_Exposer_PL_PS_0)                                               |                                                     design_1_AXI_Exposer_PL_PS_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       U0                                                                  |                              design_1_AXI_Exposer_PL_PS_0_0_AXI_Exposer_PL_PS_v1_0 |         68 |         68 |       0 |    0 |   44 |      0 |      0 |            0 |
|         AXI_Exposer_PL_PS_v1_0_S00_AXI_inst                               |                      design_1_AXI_Exposer_PL_PS_0_0_AXI_Exposer_PL_PS_v1_0_S00_AXI |         68 |         68 |       0 |    0 |   44 |      0 |      0 |            0 |
|     AXI_Exposer_PS_PL_0                                                   |                                                     design_1_AXI_Exposer_PS_PL_0_0 |        426 |        426 |       0 |    0 | 1074 |      0 |      0 |            0 |
|       (AXI_Exposer_PS_PL_0)                                               |                                                     design_1_AXI_Exposer_PS_PL_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       U0                                                                  |                              design_1_AXI_Exposer_PS_PL_0_0_AXI_Exposer_PS_PL_v1_0 |        426 |        426 |       0 |    0 | 1074 |      0 |      0 |            0 |
|         (U0)                                                              |                              design_1_AXI_Exposer_PS_PL_0_0_AXI_Exposer_PS_PL_v1_0 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |            0 |
|         AXI_Exposer_PS_PL_v1_0_S00_AXI_inst                               |                      design_1_AXI_Exposer_PS_PL_0_0_AXI_Exposer_PS_PL_v1_0_S00_AXI |        422 |        422 |       0 |    0 | 1074 |      0 |      0 |            0 |
|     BohSME_export_0                                                       |                                                         design_1_BohSME_export_0_0 |         33 |         33 |       0 |    0 |  124 |      0 |      0 |            0 |
|       U0                                                                  |                                           design_1_BohSME_export_0_0_BohSME_export |         33 |         33 |       0 |    0 |  124 |      0 |      0 |            0 |
|         BohSME                                                            |                                                  design_1_BohSME_export_0_0_BohSME |         33 |         33 |       0 |    0 |  124 |      0 |      0 |            0 |
|           instr0                                                          |                                                  design_1_BohSME_export_0_0_instr0 |          0 |          0 |       0 |    0 |   31 |      0 |      0 |            0 |
|           instr1                                                          |                                                  design_1_BohSME_export_0_0_instr1 |          1 |          1 |       0 |    0 |   31 |      0 |      0 |            0 |
|           instr2                                                          |                                                  design_1_BohSME_export_0_0_instr2 |         32 |         32 |       0 |    0 |   31 |      0 |      0 |            0 |
|           repeatera0l2                                                    |                                            design_1_BohSME_export_0_0_repeatera0l2 |          0 |          0 |       0 |    0 |   31 |      0 |      0 |            0 |
|     clk_wiz                                                               |                                                                 design_1_clk_wiz_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       inst                                                                |                                     design_1_clk_wiz_0__design_1_clk_wiz_0_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     processing_system7_0                                                  |                                                    design_1_processing_system7_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       (processing_system7_0)                                              |                                                    design_1_processing_system7_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       inst                                                                |         design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     ps7_0_axi_periph                                                      |                                                        design_1_ps7_0_axi_periph_0 |        553 |        492 |       0 |   61 | 1034 |      0 |      0 |            0 |
|       m00_couplers                                                        |                                                           m00_couplers_imp_15SPJYW |         35 |         35 |       0 |    0 |  170 |      0 |      0 |            0 |
|         auto_cc                                                           |                                                                 design_1_auto_cc_0 |         35 |         35 |       0 |    0 |  170 |      0 |      0 |            0 |
|           inst                                                            |                design_1_auto_cc_0__axi_clock_converter_v2_1_19_axi_clock_converter |         35 |         35 |       0 |    0 |  170 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar     |                         design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async |          7 |          7 |       0 |    0 |   26 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar) |                         design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|               handshake                                                   |                                              design_1_auto_cc_0__xpm_cdc_handshake |          2 |          2 |       0 |    0 |   18 |      0 |      0 |            0 |
|                 (handshake)                                               |                                              design_1_auto_cc_0__xpm_cdc_handshake |          2 |          2 |       0 |    0 |   12 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                             design_1_auto_cc_0__xpm_cdc_single__13 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_0__xpm_cdc_single__12 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw     |              design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async__xdcDup__1 |          9 |          9 |       0 |    0 |   24 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw) |              design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async__xdcDup__1 |          9 |          9 |       0 |    0 |   16 |      0 |      0 |            0 |
|               handshake                                                   |                                   design_1_auto_cc_0__xpm_cdc_handshake__xdcDup__1 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                 (handshake)                                               |                                   design_1_auto_cc_0__xpm_cdc_handshake__xdcDup__1 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                             design_1_auto_cc_0__xpm_cdc_single__11 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_0__xpm_cdc_single__10 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w      |         design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async__parameterized0 |          5 |          5 |       0 |    0 |   16 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w)  |         design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async__parameterized0 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|               handshake                                                   |                              design_1_auto_cc_0__xpm_cdc_handshake__parameterized0 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                 (handshake)                                               |                              design_1_auto_cc_0__xpm_cdc_handshake__parameterized0 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                             design_1_auto_cc_0__xpm_cdc_single__15 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_0__xpm_cdc_single__14 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b     |         design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async__parameterized1 |          7 |          7 |       0 |    0 |   20 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b) |         design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async__parameterized1 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|               handshake                                                   |                              design_1_auto_cc_0__xpm_cdc_handshake__parameterized1 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |            0 |
|                 (handshake)                                               |                              design_1_auto_cc_0__xpm_cdc_handshake__parameterized1 |          2 |          2 |       0 |    0 |    6 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                             design_1_auto_cc_0__xpm_cdc_single__17 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_0__xpm_cdc_single__16 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r     |         design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async__parameterized2 |          7 |          7 |       0 |    0 |   84 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r) |         design_1_auto_cc_0__axi_clock_converter_v2_1_19_lite_async__parameterized2 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|               handshake                                                   |                              design_1_auto_cc_0__xpm_cdc_handshake__parameterized2 |          2 |          2 |       0 |    0 |   76 |      0 |      0 |            0 |
|                 (handshake)                                               |                              design_1_auto_cc_0__xpm_cdc_handshake__parameterized2 |          2 |          2 |       0 |    0 |   70 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                                 design_1_auto_cc_0__xpm_cdc_single |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_0__xpm_cdc_single__18 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|       m01_couplers                                                        |                                                            m01_couplers_imp_XU9C55 |         39 |         39 |       0 |    0 |  252 |      0 |      0 |            0 |
|         auto_cc                                                           |                                                                 design_1_auto_cc_1 |         39 |         39 |       0 |    0 |  252 |      0 |      0 |            0 |
|           inst                                                            |                design_1_auto_cc_1__axi_clock_converter_v2_1_19_axi_clock_converter |         39 |         39 |       0 |    0 |  252 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar     |                         design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async |          7 |          7 |       0 |    0 |   26 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar) |                         design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|               handshake                                                   |                                              design_1_auto_cc_1__xpm_cdc_handshake |          2 |          2 |       0 |    0 |   18 |      0 |      0 |            0 |
|                 (handshake)                                               |                                              design_1_auto_cc_1__xpm_cdc_handshake |          2 |          2 |       0 |    0 |   12 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                             design_1_auto_cc_1__xpm_cdc_single__13 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_1__xpm_cdc_single__12 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw     |              design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async__xdcDup__1 |         11 |         11 |       0 |    0 |   34 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw) |              design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async__xdcDup__1 |          9 |          9 |       0 |    0 |   16 |      0 |      0 |            0 |
|               handshake                                                   |                                   design_1_auto_cc_1__xpm_cdc_handshake__xdcDup__1 |          2 |          2 |       0 |    0 |   18 |      0 |      0 |            0 |
|                 (handshake)                                               |                                   design_1_auto_cc_1__xpm_cdc_handshake__xdcDup__1 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                             design_1_auto_cc_1__xpm_cdc_single__11 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_1__xpm_cdc_single__10 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w      |         design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async__parameterized0 |          7 |          7 |       0 |    0 |   88 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w)  |         design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async__parameterized0 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|               handshake                                                   |                              design_1_auto_cc_1__xpm_cdc_handshake__parameterized0 |          2 |          2 |       0 |    0 |   80 |      0 |      0 |            0 |
|                 (handshake)                                               |                              design_1_auto_cc_1__xpm_cdc_handshake__parameterized0 |          2 |          2 |       0 |    0 |   74 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                             design_1_auto_cc_1__xpm_cdc_single__15 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_1__xpm_cdc_single__14 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b     |         design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async__parameterized1 |          7 |          7 |       0 |    0 |   20 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b) |         design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async__parameterized1 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|               handshake                                                   |                              design_1_auto_cc_1__xpm_cdc_handshake__parameterized1 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |            0 |
|                 (handshake)                                               |                              design_1_auto_cc_1__xpm_cdc_handshake__parameterized1 |          2 |          2 |       0 |    0 |    6 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                             design_1_auto_cc_1__xpm_cdc_single__17 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_1__xpm_cdc_single__16 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r     |         design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async__parameterized2 |          7 |          7 |       0 |    0 |   84 |      0 |      0 |            0 |
|               (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r) |         design_1_auto_cc_1__axi_clock_converter_v2_1_19_lite_async__parameterized2 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|               handshake                                                   |                              design_1_auto_cc_1__xpm_cdc_handshake__parameterized2 |          2 |          2 |       0 |    0 |   76 |      0 |      0 |            0 |
|                 (handshake)                                               |                              design_1_auto_cc_1__xpm_cdc_handshake__parameterized2 |          2 |          2 |       0 |    0 |   70 |      0 |      0 |            0 |
|                 xpm_cdc_single_dest2src_inst                              |                                                 design_1_auto_cc_1__xpm_cdc_single |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 xpm_cdc_single_src2dest_inst                              |                                             design_1_auto_cc_1__xpm_cdc_single__18 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|       s00_couplers                                                        |                                                            s00_couplers_imp_UYSKKA |        372 |        311 |       0 |   61 |  496 |      0 |      0 |            0 |
|         auto_pc                                                           |                                                                 design_1_auto_pc_0 |        372 |        311 |       0 |   61 |  496 |      0 |      0 |            0 |
|           inst                                                            |          design_1_auto_pc_0__axi_protocol_converter_v2_1_20_axi_protocol_converter |        372 |        311 |       0 |   61 |  496 |      0 |      0 |            0 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                          |                             design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s |        372 |        311 |       0 |   61 |  496 |      0 |      0 |            0 |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                      |                             design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|               RD.ar_channel_0                                             |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel |         68 |         68 |       0 |    0 |   71 |      0 |      0 |            0 |
|                 (RD.ar_channel_0)                                         |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel |          0 |          0 |       0 |    0 |   12 |      0 |      0 |            0 |
|                 ar_cmd_fsm_0                                              |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm |         18 |         18 |       0 |    0 |    2 |      0 |      0 |            0 |
|                 cmd_translator_0                                          |            design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |         50 |         50 |       0 |    0 |   57 |      0 |      0 |            0 |
|                   (cmd_translator_0)                                      |            design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|                   incr_cmd_0                                              |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd_2 |         34 |         34 |       0 |    0 |   19 |      0 |      0 |            0 |
|                   wrap_cmd_0                                              |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3 |         15 |         15 |       0 |    0 |   35 |      0 |      0 |            0 |
|               RD.r_channel_0                                              |                   design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel |         62 |         15 |       0 |   47 |   24 |      0 |      0 |            0 |
|                 (RD.r_channel_0)                                          |                   design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel |          0 |          0 |       0 |    0 |   14 |      0 |      0 |            0 |
|                 rd_data_fifo_0                                            | design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |         41 |          7 |       0 |   34 |    5 |      0 |      0 |            0 |
|                 transaction_fifo_0                                        | design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |         21 |          8 |       0 |   13 |    5 |      0 |      0 |            0 |
|               SI_REG                                                      |                  design_1_auto_pc_0__axi_register_slice_v2_1_20_axi_register_slice |        145 |        145 |       0 |    0 |  308 |      0 |      0 |            0 |
|                 ar.ar_pipe                                                |                 design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice |         51 |         51 |       0 |    0 |   91 |      0 |      0 |            0 |
|                 aw.aw_pipe                                                |               design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice_0 |         57 |         57 |       0 |    0 |   91 |      0 |      0 |            0 |
|                 b.b_pipe                                                  | design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |         10 |         10 |       0 |    0 |   30 |      0 |      0 |            0 |
|                 r.r_pipe                                                  | design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |         27 |         27 |       0 |    0 |   96 |      0 |      0 |            0 |
|               WR.aw_channel_0                                             |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel |         67 |         67 |       0 |    0 |   75 |      0 |      0 |            0 |
|                 (WR.aw_channel_0)                                         |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel |          0 |          0 |       0 |    0 |   16 |      0 |      0 |            0 |
|                 aw_cmd_fsm_0                                              |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm |         11 |         11 |       0 |    0 |    2 |      0 |      0 |            0 |
|                 cmd_translator_0                                          |              design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator |         56 |         56 |       0 |    0 |   57 |      0 |      0 |            0 |
|                   (cmd_translator_0)                                      |              design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|                   incr_cmd_0                                              |                    design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd |         34 |         34 |       0 |    0 |   19 |      0 |      0 |            0 |
|                   wrap_cmd_0                                              |                    design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd |         21 |         21 |       0 |    0 |   35 |      0 |      0 |            0 |
|               WR.b_channel_0                                              |                   design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel |         33 |         19 |       0 |   14 |   17 |      0 |      0 |            0 |
|                 (WR.b_channel_0)                                          |                   design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel |          9 |          9 |       0 |    0 |   13 |      0 |      0 |            0 |
|                 bid_fifo_0                                                |                 design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo |         19 |          7 |       0 |   12 |    2 |      0 |      0 |            0 |
|                 bresp_fifo_0                                              | design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |          5 |          3 |       0 |    2 |    2 |      0 |      0 |            0 |
|       xbar                                                                |                                                                    design_1_xbar_0 |        107 |        107 |       0 |    0 |  116 |      0 |      0 |            0 |
|         inst                                                              |                                  design_1_xbar_0_axi_crossbar_v2_1_21_axi_crossbar |        107 |        107 |       0 |    0 |  116 |      0 |      0 |            0 |
|           gen_sasd.crossbar_sasd_0                                        |                                 design_1_xbar_0_axi_crossbar_v2_1_21_crossbar_sasd |        107 |        107 |       0 |    0 |  116 |      0 |      0 |            0 |
|             (gen_sasd.crossbar_sasd_0)                                    |                                 design_1_xbar_0_axi_crossbar_v2_1_21_crossbar_sasd |          2 |          2 |       0 |    0 |    6 |      0 |      0 |            0 |
|             addr_arbiter_inst                                             |                             design_1_xbar_0_axi_crossbar_v2_1_21_addr_arbiter_sasd |         55 |         55 |       0 |    0 |   27 |      0 |      0 |            0 |
|             gen_decerr.decerr_slave_inst                                  |                                  design_1_xbar_0_axi_crossbar_v2_1_21_decerr_slave |          7 |          7 |       0 |    0 |    4 |      0 |      0 |            0 |
|             reg_slice_r                                                   |                     design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice |         37 |         37 |       0 |    0 |   74 |      0 |      0 |            0 |
|             splitter_ar                                                   |                      design_1_xbar_0_axi_crossbar_v2_1_21_splitter__parameterized0 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|             splitter_aw                                                   |                                      design_1_xbar_0_axi_crossbar_v2_1_21_splitter |          7 |          7 |       0 |    0 |    3 |      0 |      0 |            0 |
|     rst_clk_wiz_100M                                                      |                                                        design_1_rst_clk_wiz_100M_0 |         16 |         15 |       0 |    1 |   33 |      0 |      0 |            0 |
|       U0                                                                  |                                        design_1_rst_clk_wiz_100M_0__proc_sys_reset |         16 |         15 |       0 |    1 |   33 |      0 |      0 |            0 |
|         (U0)                                                              |                                        design_1_rst_clk_wiz_100M_0__proc_sys_reset |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         EXT_LPF                                                           |                                                   design_1_rst_clk_wiz_100M_0__lpf |          5 |          4 |       0 |    1 |   17 |      0 |      0 |            0 |
|           (EXT_LPF)                                                       |                                                   design_1_rst_clk_wiz_100M_0__lpf |          2 |          1 |       0 |    1 |    9 |      0 |      0 |            0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                       |                                              design_1_rst_clk_wiz_100M_0__cdc_sync |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                       |                                            design_1_rst_clk_wiz_100M_0__cdc_sync_0 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |            0 |
|         SEQ                                                               |                                          design_1_rst_clk_wiz_100M_0__sequence_psr |         11 |         11 |       0 |    0 |   15 |      0 |      0 |            0 |
|           (SEQ)                                                           |                                          design_1_rst_clk_wiz_100M_0__sequence_psr |          6 |          6 |       0 |    0 |    9 |      0 |      0 |            0 |
|           SEQ_COUNTER                                                     |                                               design_1_rst_clk_wiz_100M_0__upcnt_n |          5 |          5 |       0 |    0 |    6 |      0 |      0 |            0 |
|     rst_ps7_0_100M                                                        |                                                          design_1_rst_ps7_0_100M_0 |         16 |         15 |       0 |    1 |   33 |      0 |      0 |            0 |
|       U0                                                                  |                                           design_1_rst_ps7_0_100M_0_proc_sys_reset |         16 |         15 |       0 |    1 |   33 |      0 |      0 |            0 |
|         (U0)                                                              |                                           design_1_rst_ps7_0_100M_0_proc_sys_reset |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         EXT_LPF                                                           |                                                      design_1_rst_ps7_0_100M_0_lpf |          5 |          4 |       0 |    1 |   17 |      0 |      0 |            0 |
|           (EXT_LPF)                                                       |                                                      design_1_rst_ps7_0_100M_0_lpf |          2 |          1 |       0 |    1 |    9 |      0 |      0 |            0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                       |                                                 design_1_rst_ps7_0_100M_0_cdc_sync |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                       |                                               design_1_rst_ps7_0_100M_0_cdc_sync_0 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |            0 |
|         SEQ                                                               |                                             design_1_rst_ps7_0_100M_0_sequence_psr |         11 |         11 |       0 |    0 |   15 |      0 |      0 |            0 |
|           (SEQ)                                                           |                                             design_1_rst_ps7_0_100M_0_sequence_psr |          6 |          6 |       0 |    0 |    9 |      0 |      0 |            0 |
|           SEQ_COUNTER                                                     |                                                  design_1_rst_ps7_0_100M_0_upcnt_n |          5 |          5 |       0 |    0 |    6 |      0 |      0 |            0 |
+---------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


