--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen/dcm_sp_inst/CLK0
  Logical resource: clkgen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clkgen/clk0
--------------------------------------------------------------------------------
Slack: 33.980ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.020ns (166.113MHz) (Tdcmper_CLKDV)
  Physical resource: clkgen/dcm_sp_inst/CLKDV
  Logical resource: clkgen/dcm_sp_inst/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen/dcm_sp_inst/CLK0
  Logical resource: clkgen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clkgen/clk0
--------------------------------------------------------------------------------
Slack: 3160.000ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 3200.000ns (0.313MHz) (Tdcmper_CLKDV)
  Physical resource: clkgen/dcm_sp_inst/CLKDV
  Logical resource: clkgen/dcm_sp_inst/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen_clkdv = PERIOD TIMEGRP "clkgen_clkdv" TS_clk / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1233329 paths analyzed, 3278 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.611ns.
--------------------------------------------------------------------------------
Slack:                  21.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_1 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.426ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_1 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   snake/M_ram_write_counter_q[1]
                                                       snake/M_ram_write_counter_q_1
    SLICE_X14Y19.B5      net (fanout=52)       2.290   snake/M_ram_write_counter_q[1]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     18.426ns (6.200ns logic, 12.226ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  21.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_1 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.244ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_1 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   snake/M_ram_write_counter_q[1]
                                                       snake/M_ram_write_counter_q_1
    SLICE_X14Y19.B5      net (fanout=52)       2.290   snake/M_ram_write_counter_q[1]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     18.244ns (6.200ns logic, 12.044ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  21.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.211ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y29.C3      net (fanout=80)       0.906   snake/M_alu_alufn[3]
    SLICE_X16Y29.C       Tilo                  0.255   snake/dividend_4
                                                       snake/M_alu_a<4>LogicTrst
    DSP48_X0Y3.B4        net (fanout=5)        2.556   snake/M_alu_a[4]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     18.211ns (6.403ns logic, 11.808ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  21.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.182ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X13Y19.C1      net (fanout=80)       1.860   snake/M_alu_alufn[3]
    SLICE_X13Y19.C       Tilo                  0.259   snake/N142
                                                       snake/M_alu_a<2>LogicTrst
    DSP48_X0Y3.B2        net (fanout=3)        1.569   snake/M_alu_a[2]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     18.182ns (6.407ns logic, 11.775ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  21.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.161ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y26.B1      net (fanout=80)       0.992   snake/M_alu_alufn[3]
    SLICE_X16Y26.B       Tilo                  0.254   snake/alu/Mmux_alu24
                                                       snake/M_alu_a<6>LogicTrst
    DSP48_X0Y3.B6        net (fanout=7)        2.421   snake/M_alu_a[6]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     18.161ns (6.402ns logic, 11.759ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  21.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.029ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y29.C3      net (fanout=80)       0.906   snake/M_alu_alufn[3]
    SLICE_X16Y29.C       Tilo                  0.255   snake/dividend_4
                                                       snake/M_alu_a<4>LogicTrst
    DSP48_X0Y3.B4        net (fanout=5)        2.556   snake/M_alu_a[4]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     18.029ns (6.403ns logic, 11.626ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  21.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_vram_temp_reg_q_63 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.025ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_vram_temp_reg_q_63 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.DQ      Tcko                  0.430   snake/M_vram_temp_reg_q[63]
                                                       snake/M_vram_temp_reg_q_63
    SLICE_X14Y19.B3      net (fanout=9)        1.889   snake/M_vram_temp_reg_q[63]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     18.025ns (6.200ns logic, 11.825ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  21.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.000ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X13Y19.C1      net (fanout=80)       1.860   snake/M_alu_alufn[3]
    SLICE_X13Y19.C       Tilo                  0.259   snake/N142
                                                       snake/M_alu_a<2>LogicTrst
    DSP48_X0Y3.B2        net (fanout=3)        1.569   snake/M_alu_a[2]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     18.000ns (6.407ns logic, 11.593ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  21.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.997ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y25.A1      net (fanout=80)       1.063   snake/M_alu_alufn[3]
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.997ns (6.402ns logic, 11.595ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  21.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_2 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.998ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.626 - 0.627)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_2 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.476   snake/M_ram_write_counter_q[4]
                                                       snake/M_ram_write_counter_q_2
    SLICE_X14Y19.B2      net (fanout=28)       1.816   snake/M_ram_write_counter_q[2]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.998ns (6.246ns logic, 11.752ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  21.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.979ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y26.B1      net (fanout=80)       0.992   snake/M_alu_alufn[3]
    SLICE_X16Y26.B       Tilo                  0.254   snake/alu/Mmux_alu24
                                                       snake/M_alu_a<6>LogicTrst
    DSP48_X0Y3.B6        net (fanout=7)        2.421   snake/M_alu_a[6]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.979ns (6.402ns logic, 11.577ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  21.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_1 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.926ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_1 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   snake/M_ram_write_counter_q[1]
                                                       snake/M_ram_write_counter_q_1
    SLICE_X14Y19.B5      net (fanout=52)       2.290   snake/M_ram_write_counter_q[1]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A5        net (fanout=1)        1.383   snake/alu/n0023[7]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.926ns (6.200ns logic, 11.726ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  21.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd3 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.881ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd3 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.430   snake/M_state_q_FSM_FFd4
                                                       snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C4      net (fanout=36)       1.094   snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C       Tilo                  0.259   snake/M_state_q_FSM_FFd14
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11
    SLICE_X18Y27.A1      net (fanout=8)        1.093   snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y29.C3      net (fanout=80)       0.906   snake/M_alu_alufn[3]
    SLICE_X16Y29.C       Tilo                  0.255   snake/dividend_4
                                                       snake/M_alu_a<4>LogicTrst
    DSP48_X0Y3.B4        net (fanout=5)        2.556   snake/M_alu_a[4]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.881ns (6.427ns logic, 11.454ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  21.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_1 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.891ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_1 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   snake/M_ram_write_counter_q[1]
                                                       snake/M_ram_write_counter_q_1
    SLICE_X14Y19.B5      net (fanout=52)       2.290   snake/M_ram_write_counter_q[1]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M11       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X17Y19.C1      net (fanout=1)        1.895   snake/alu/add/n0023[11]
    SLICE_X17Y19.C       Tilo                  0.259   snake/M_r1_q[11]
                                                       snake/alu/add/Mmux_sum41
    SLICE_X17Y20.D1      net (fanout=3)        0.726   snake/M_add_out[11]
    SLICE_X17Y20.D       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu311
    SLICE_X17Y20.C5      net (fanout=1)        0.406   snake/alu/Mmux_alu39
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.891ns (6.483ns logic, 11.408ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  21.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd3 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.852ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd3 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.430   snake/M_state_q_FSM_FFd4
                                                       snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C4      net (fanout=36)       1.094   snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C       Tilo                  0.259   snake/M_state_q_FSM_FFd14
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11
    SLICE_X18Y27.A1      net (fanout=8)        1.093   snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X13Y19.C1      net (fanout=80)       1.860   snake/M_alu_alufn[3]
    SLICE_X13Y19.C       Tilo                  0.259   snake/N142
                                                       snake/M_alu_a<2>LogicTrst
    DSP48_X0Y3.B2        net (fanout=3)        1.569   snake/M_alu_a[2]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.852ns (6.431ns logic, 11.421ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  21.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_3 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.872ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.626 - 0.627)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_3 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.CQ      Tcko                  0.476   snake/M_ram_write_counter_q[4]
                                                       snake/M_ram_write_counter_q_3
    SLICE_X14Y19.B6      net (fanout=35)       1.690   snake/M_ram_write_counter_q[3]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.872ns (6.246ns logic, 11.626ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  21.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_1 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.868ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_1 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   snake/M_ram_write_counter_q[1]
                                                       snake/M_ram_write_counter_q_1
    SLICE_X14Y19.B5      net (fanout=52)       2.290   snake/M_ram_write_counter_q[1]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A6        net (fanout=1)        1.325   snake/alu/n0023[4]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.868ns (6.200ns logic, 11.668ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  21.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd3 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.831ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd3 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.430   snake/M_state_q_FSM_FFd4
                                                       snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C4      net (fanout=36)       1.094   snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C       Tilo                  0.259   snake/M_state_q_FSM_FFd14
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11
    SLICE_X18Y27.A1      net (fanout=8)        1.093   snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y26.B1      net (fanout=80)       0.992   snake/M_alu_alufn[3]
    SLICE_X16Y26.B       Tilo                  0.254   snake/alu/Mmux_alu24
                                                       snake/M_alu_a<6>LogicTrst
    DSP48_X0Y3.B6        net (fanout=7)        2.421   snake/M_alu_a[6]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.831ns (6.426ns logic, 11.405ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  21.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_vram_temp_reg_q_63 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.843ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_vram_temp_reg_q_63 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.DQ      Tcko                  0.430   snake/M_vram_temp_reg_q[63]
                                                       snake/M_vram_temp_reg_q_63
    SLICE_X14Y19.B3      net (fanout=9)        1.889   snake/M_vram_temp_reg_q[63]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.843ns (6.200ns logic, 11.643ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  21.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.815ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y25.A1      net (fanout=80)       1.063   snake/M_alu_alufn[3]
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.815ns (6.402ns logic, 11.413ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  21.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_2 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.816ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.626 - 0.627)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_2 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.476   snake/M_ram_write_counter_q[4]
                                                       snake/M_ram_write_counter_q_2
    SLICE_X14Y19.B2      net (fanout=28)       1.816   snake/M_ram_write_counter_q[2]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.816ns (6.246ns logic, 11.570ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  22.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_1 (FF)
  Destination:          snake/M_head_address_q_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.806ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.617 - 0.626)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_1 to snake/M_head_address_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   snake/M_ram_write_counter_q[1]
                                                       snake/M_ram_write_counter_q_1
    SLICE_X14Y19.B5      net (fanout=52)       2.290   snake/M_ram_write_counter_q[1]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.CLK      Tas                   0.373   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
                                                       snake/M_head_address_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.806ns (6.193ns logic, 11.613ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  22.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_1 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.799ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_1 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   snake/M_ram_write_counter_q[1]
                                                       snake/M_ram_write_counter_q_1
    SLICE_X14Y19.B5      net (fanout=52)       2.290   snake/M_ram_write_counter_q[1]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X17Y17.A4      net (fanout=1)        1.882   snake/alu/add/n0023[10]
    SLICE_X17Y17.A       Tilo                  0.259   snake/M_add_out[10]
                                                       snake/alu/add/Mmux_sum31
    SLICE_X17Y20.D5      net (fanout=3)        0.647   snake/M_add_out[10]
    SLICE_X17Y20.D       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu311
    SLICE_X17Y20.C5      net (fanout=1)        0.406   snake/alu/Mmux_alu39
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.799ns (6.483ns logic, 11.316ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  22.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_1 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.730ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_1 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   snake/M_ram_write_counter_q[1]
                                                       snake/M_ram_write_counter_q_1
    SLICE_X14Y19.B5      net (fanout=52)       2.290   snake/M_ram_write_counter_q[1]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M6        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A4        net (fanout=1)        1.187   snake/alu/n0023[6]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.730ns (6.200ns logic, 11.530ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  22.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.711ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y29.C3      net (fanout=80)       0.906   snake/M_alu_alufn[3]
    SLICE_X16Y29.C       Tilo                  0.255   snake/dividend_4
                                                       snake/M_alu_a<4>LogicTrst
    DSP48_X0Y3.B4        net (fanout=5)        2.556   snake/M_alu_a[4]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A5        net (fanout=1)        1.383   snake/alu/n0023[7]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.711ns (6.403ns logic, 11.308ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  22.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd3 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.699ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd3 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.430   snake/M_state_q_FSM_FFd4
                                                       snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C4      net (fanout=36)       1.094   snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C       Tilo                  0.259   snake/M_state_q_FSM_FFd14
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11
    SLICE_X18Y27.A1      net (fanout=8)        1.093   snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y29.C3      net (fanout=80)       0.906   snake/M_alu_alufn[3]
    SLICE_X16Y29.C       Tilo                  0.255   snake/dividend_4
                                                       snake/M_alu_a<4>LogicTrst
    DSP48_X0Y3.B4        net (fanout=5)        2.556   snake/M_alu_a[4]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.699ns (6.427ns logic, 11.272ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  22.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd7 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.682ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd7 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   snake/M_state_q_FSM_FFd8
                                                       snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C3      net (fanout=35)       1.818   snake/M_state_q_FSM_FFd7
    SLICE_X18Y30.C       Tilo                  0.235   snake/N34
                                                       snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41
    SLICE_X18Y27.A4      net (fanout=18)       0.723   snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X13Y19.C1      net (fanout=80)       1.860   snake/M_alu_alufn[3]
    SLICE_X13Y19.C       Tilo                  0.259   snake/N142
                                                       snake/M_alu_a<2>LogicTrst
    DSP48_X0Y3.B2        net (fanout=3)        1.569   snake/M_alu_a[2]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A5        net (fanout=1)        1.383   snake/alu/n0023[7]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.682ns (6.407ns logic, 11.275ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  22.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_ram_write_counter_q_3 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.690ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.626 - 0.627)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_ram_write_counter_q_3 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.CQ      Tcko                  0.476   snake/M_ram_write_counter_q[4]
                                                       snake/M_ram_write_counter_q_3
    SLICE_X14Y19.B6      net (fanout=35)       1.690   snake/M_ram_write_counter_q[3]
    SLICE_X14Y19.B       Tilo                  0.235   snake/mul_a_5
                                                       snake/Sh18722
    SLICE_X16Y25.B2      net (fanout=3)        1.453   snake/Sh18722
    SLICE_X16Y25.B       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst_SW0
    SLICE_X16Y25.A3      net (fanout=3)        0.492   snake/N128
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.690ns (6.246ns logic, 11.444ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  22.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd3 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.670ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd3 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.430   snake/M_state_q_FSM_FFd4
                                                       snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C4      net (fanout=36)       1.094   snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C       Tilo                  0.259   snake/M_state_q_FSM_FFd14
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11
    SLICE_X18Y27.A1      net (fanout=8)        1.093   snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X13Y19.C1      net (fanout=80)       1.860   snake/M_alu_alufn[3]
    SLICE_X13Y19.C       Tilo                  0.259   snake/N142
                                                       snake/M_alu_a<2>LogicTrst
    DSP48_X0Y3.B2        net (fanout=3)        1.569   snake/M_alu_a[2]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A1        net (fanout=1)        1.701   snake/alu/n0023[9]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.670ns (6.431ns logic, 11.239ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  22.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd3 (FF)
  Destination:          snake/Maddsub_n3983 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.667ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd3 to snake/Maddsub_n3983
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.430   snake/M_state_q_FSM_FFd4
                                                       snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C4      net (fanout=36)       1.094   snake/M_state_q_FSM_FFd3
    SLICE_X13Y28.C       Tilo                  0.259   snake/M_state_q_FSM_FFd14
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11
    SLICE_X18Y27.A1      net (fanout=8)        1.093   snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1
    SLICE_X18Y27.AMUX    Topaa                 0.456   snake/M_alu_b[1]
                                                       snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut
                                                       snake/M_alu_b<1>LogicTrst1_cy
    SLICE_X16Y25.A1      net (fanout=80)       1.063   snake/M_alu_alufn[3]
    SLICE_X16Y25.A       Tilo                  0.254   snake/Sh18721
                                                       snake/M_alu_a<3>LogicTrst
    DSP48_X0Y3.B3        net (fanout=5)        2.186   snake/M_alu_a[3]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X6Y7.A2        net (fanout=1)        1.883   snake/alu/n0023[5]
    SLICE_X6Y7.A         Tilo                  0.235   vga/rom/Mmux_row_of_pixels1361
                                                       snake/alu/Mmux_alu312
    SLICE_X17Y20.C3      net (fanout=1)        1.962   snake/alu/Mmux_alu310
    SLICE_X17Y20.C       Tilo                  0.259   snake/alu/Mmux_alu39
                                                       snake/alu/Mmux_alu314
    SLICE_X15Y20.A3      net (fanout=1)        0.563   snake/alu/Mmux_alu312
    SLICE_X15Y20.A       Tilo                  0.259   snake/M_r1_q[1]
                                                       snake/alu/Mmux_alu315
    SLICE_X9Y23.A6       net (fanout=3)        0.784   snake/M_alu_alu[0]
    SLICE_X9Y23.A        Tilo                  0.259   snake/M_head_address_q[2]
                                                       snake/M_head_address_d<15>1
    DSP48_X0Y5.C0        net (fanout=1)        0.613   snake/M_head_address_d[0]
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3983
                                                       snake/Maddsub_n3983
    -------------------------------------------------  ---------------------------
    Total                                     17.667ns (6.426ns logic, 11.241ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen_clkdv = PERIOD TIMEGRP "clkgen_clkdv" TS_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem1/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem1/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem1/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem2/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem2/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem2/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem3/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem3/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem3/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem3/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem4/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem4/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem4/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem4/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: snake/disp_game_mem/Mram_ram/CLKA
  Logical resource: snake/disp_game_mem/Mram_ram/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkgen/clkout2_buf/I0
  Logical resource: clkgen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_0/CLK0
  Logical resource: snake/M_debugreg_q_0/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_1/CLK0
  Logical resource: snake/M_debugreg_q_1/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_2/CLK0
  Logical resource: snake/M_debugreg_q_2/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_3/CLK0
  Logical resource: snake/M_debugreg_q_3/CK0
  Location pin: OLOGIC_X6Y60.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: vga_clk_OBUF/CLK0
  Logical resource: vga/oddr/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.960ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: vga_clk_OBUF/CLK1
  Logical resource: vga/oddr/CK1
  Location pin: OLOGIC_X9Y2.CLK1
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_right_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_up_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_left_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_down_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[3]/CLK
  Logical resource: b_down_a_button/M_ctr_q_0/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[3]/CLK
  Logical resource: b_down_a_button/M_ctr_q_1/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[3]/CLK
  Logical resource: b_down_a_button/M_ctr_q_2/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[3]/CLK
  Logical resource: b_down_a_button/M_ctr_q_3/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[7]/CLK
  Logical resource: b_down_a_button/M_ctr_q_4/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[7]/CLK
  Logical resource: b_down_a_button/M_ctr_q_5/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[7]/CLK
  Logical resource: b_down_a_button/M_ctr_q_6/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[7]/CLK
  Logical resource: b_down_a_button/M_ctr_q_7/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[11]/CLK
  Logical resource: b_down_a_button/M_ctr_q_8/CK
  Location pin: SLICE_X4Y10.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: b_down_a_button/M_ctr_q[11]/CLK
  Logical resource: b_down_a_button/M_ctr_q_9/CK
  Location pin: SLICE_X4Y10.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|      9.306ns|            0|            0|            0|      1233329|
| TS_clkgen_clkdv               |     40.000ns|     18.611ns|          N/A|            0|            0|      1233329|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.611|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1233329 paths, 0 nets, and 4909 connections

Design statistics:
   Minimum period:  18.611ns{1}   (Maximum frequency:  53.732MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 13 18:45:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4611 MB



