#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jun 22 10:28:49 2024
# Process ID: 16656
# Current directory: D:/work_directory/TDC/Encoder/Encoder_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5696 D:\work_directory\TDC\Encoder\Encoder_2\Encoder.xpr
# Log file: D:/work_directory/TDC/Encoder/Encoder_2/vivado.log
# Journal file: D:/work_directory/TDC/Encoder/Encoder_2\vivado.jou
# Running On: LAPTOP-UQD20HRI, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/work_directory/TDC/Encoder/Encoder_2/Encoder.xpr
update_compile_order -fileset sources_1
close_project
create_project Encoder D:/work_directory/TDC/Encoder/Encoder -part xck26-sfvc784-2LV-c
set_property board_part xilinx.com:kr260_som:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {D:/work_directory/TDC/Encoder/Encoder_2/Encoder.srcs/sources_1/new/Encoder.vhd D:/work_directory/TDC/Encoder/Encoder_2/Encoder.srcs/sim_1/new/tb_top.vhd}
import_files -force -norecurse
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  D:/work_directory/TDC/Encoder/Encoder/Encoder.srcs/sources_1/imports/Encoder.srcs/sim_1/new/tb_top.vhd]
launch_simulation
source tb_top.tcl
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
source tb_top.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
source tb_top.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
current_sim simulation_1
close_sim
launch_simulation
close_sim
close_sim
launch_simulation
source tb_top.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
launch_simulation
source tb_top.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
launch_simulation
source tb_top.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
launch_simulation
source tb_top.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
source tb_top.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
launch_simulation -mode post-synthesis -type timing
