/* Generated by gep (125/04/14 21:47:43) copyright (c) 2008 IRIT - UPS */
#ifndef GLISS_AVR_INCLUDE_AVR_ID_H
#define GLISS_AVR_INCLUDE_AVR_ID_H

#define AVR_INSTRUCTIONS_NB 114

/* (avr_ident_t enumeration */
typedef enum avr_ident_t {
	AVR_UNKNOWN = 0,
	AVR_CALL_D__LP_04X_RP_ = 1,
	AVR_JMP_D__LP_04X_RP_ = 2,
	AVR_STS_D__RD = 3,
	AVR_LDS_RD__0X04X = 4,
	AVR_BRID___P_D__3B__P_04X = 5,
	AVR_BRIE___P_D__3B__P_04X = 6,
	AVR_BRVC___P_D__3B__P_04X = 7,
	AVR_BRVS___P_D__3B__P_04X = 8,
	AVR_BRTC___P_D__3B__P_04X = 9,
	AVR_BRTS___P_D__3B__P_04X = 10,
	AVR_BRHC___P_D__3B__P_04X = 11,
	AVR_BRHS___P_D__3B__P_04X = 12,
	AVR_BRLT___P_D__3B__P_04X = 13,
	AVR_BRGE___P_D__3B__P_04X = 14,
	AVR_BRPL___P_D__3B__P_04X = 15,
	AVR_BRMI___P_D__3B__P_04X = 16,
	AVR_BRCC___P_D__3B__P_04X = 17,
	AVR_BRCS___P_D__3B__P_04X = 18,
	AVR_BRNE___P_D__3B__P_04X = 19,
	AVR_BREQ___P_D__3B__P_04X = 20,
	AVR_SBIC_IOD__D = 21,
	AVR_SBIC_IOD__D_0 = 22,
	AVR_SBRS_RD__D = 23,
	AVR_SBRC_RD__D = 24,
	AVR_CPI_RD__0X02X__3B_D = 25,
	AVR_CPC_RD__RD = 26,
	AVR_CP_RD__RD = 27,
	AVR_CSPE_RD__RD = 28,
	AVR_RETI = 29,
	AVR_RET = 30,
	AVR_ICALL = 31,
	AVR_RCALL_D__LP_04X_RP_ = 32,
	AVR_IJMP = 33,
	AVR_RJMP___P_D__3B_04X = 34,
	AVR_FMULSU_RD__RD = 35,
	AVR_FMULS_RD__RD = 36,
	AVR_FMUL_RD__RD = 37,
	AVR_MULSU_RD__RD = 38,
	AVR_MULS_RD__RD = 39,
	AVR_MUL_RD__RD = 40,
	AVR_DEC_RD = 41,
	AVR_INC_RD = 42,
	AVR_NEG_RD = 43,
	AVR_COM_RD = 44,
	AVR_EOR_RD__RD = 45,
	AVR_ORI_RD__D = 46,
	AVR_OR_RD__RD = 47,
	AVR_ANDI_RD__RD = 48,
	AVR_AND_RD__RD = 49,
	AVR_SBIW_RD_3ARD__D = 50,
	AVR_SBCI_RD__D = 51,
	AVR_SBC_RD__RD = 52,
	AVR_SUBI_RD__D = 53,
	AVR_SUB_RD__RD = 54,
	AVR_ADIW_RD_3ARD__D = 55,
	AVR_ADC_RD__RD = 56,
	AVR_ADD_RD__RD = 57,
	AVR_CBI_IOD__D = 58,
	AVR_SBI_IOD__D = 59,
	AVR_CLH = 60,
	AVR_SEH = 61,
	AVR_CLT = 62,
	AVR_SET = 63,
	AVR_CLV = 64,
	AVR_SEV = 65,
	AVR_CLS = 66,
	AVR_SES = 67,
	AVR_CLI = 68,
	AVR_SEI = 69,
	AVR_CLZ = 70,
	AVR_SEZ = 71,
	AVR_CLN = 72,
	AVR_SEN = 73,
	AVR_CLC = 74,
	AVR_SEC = 75,
	AVR_BST_RD__D = 76,
	AVR_BLD_RD__D = 77,
	AVR_SWAP_RD = 78,
	AVR_ASR_RD = 79,
	AVR_ROR_RD = 80,
	AVR_LSR_RD = 81,
	AVR_LPM_RD__Z_P_ = 82,
	AVR_LPM_RD__Z = 83,
	AVR_LPM = 84,
	AVR_LAC_Z__RD = 85,
	AVR_LAT_Z__RD = 86,
	AVR_LAS_Z__RD = 87,
	AVR_XCH_Z__RD = 88,
	AVR_POP_RD = 89,
	AVR_PUSH_RD = 90,
	AVR_OUT_D__RD = 91,
	AVR_IN_RD__D = 92,
	AVR_ST_Z_P___RD = 93,
	AVR_ST__M_Z__RD = 94,
	AVR_STD_Z_P_D__RD = 95,
	AVR_ST_Y_P___RD = 96,
	AVR_ST__M_Y__RD = 97,
	AVR_STD_Y_P_D__RD = 98,
	AVR_ST_X_P___RD = 99,
	AVR_ST__M_X__RD = 100,
	AVR_ST_X__RD = 101,
	AVR_LDD_RD__Z_P_D = 102,
	AVR_LD_RD___M_Z = 103,
	AVR_LD_RD__Z_P_ = 104,
	AVR_LDD_RD__Y_P_D = 105,
	AVR_LD_RD___M_Y = 106,
	AVR_LD_RD__Y_P_ = 107,
	AVR_LD_RD___M_X = 108,
	AVR_LD_RD__X_P_ = 109,
	AVR_LD_RD__X = 110,
	AVR_MOVW_RD_3AD__RD_3AD = 111,
	AVR_MOV_RD__RD = 112,
	AVR_LDI_RD__D = 113,
	AVR_TOP
} avr_ident_t;

#endif /* GLISS_AVR_INCLUDE_AVR_ID_H */
