{
  "module_name": "tb_regs.h",
  "hash_id": "47aa48cfad1a3e6e77c4cf820671005e09188c1b5271350133a051e6be7325ba",
  "original_prompt": "Ingested from linux-6.6.14/drivers/thunderbolt/tb_regs.h",
  "human_readable_source": " \n \n\n#ifndef _TB_REGS\n#define _TB_REGS\n\n#include <linux/types.h>\n\n\n#define TB_ROUTE_SHIFT 8   \n\n\n \n#define TB_MAX_CONFIG_RW_LENGTH 60\n\nenum tb_switch_cap {\n\tTB_SWITCH_CAP_TMU\t\t= 0x03,\n\tTB_SWITCH_CAP_VSE\t\t= 0x05,\n};\n\nenum tb_switch_vse_cap {\n\tTB_VSE_CAP_PLUG_EVENTS\t\t= 0x01,  \n\tTB_VSE_CAP_TIME2\t\t= 0x03,\n\tTB_VSE_CAP_CP_LP\t\t= 0x04,\n\tTB_VSE_CAP_LINK_CONTROLLER\t= 0x06,  \n};\n\nenum tb_port_cap {\n\tTB_PORT_CAP_PHY\t\t\t= 0x01,\n\tTB_PORT_CAP_POWER\t\t= 0x02,\n\tTB_PORT_CAP_TIME1\t\t= 0x03,\n\tTB_PORT_CAP_ADAP\t\t= 0x04,\n\tTB_PORT_CAP_VSE\t\t\t= 0x05,\n\tTB_PORT_CAP_USB4\t\t= 0x06,\n};\n\nenum tb_port_state {\n\tTB_PORT_DISABLED\t= 0,  \n\tTB_PORT_CONNECTING\t= 1,  \n\tTB_PORT_UP\t\t= 2,\n\tTB_PORT_TX_CL0S\t\t= 3,\n\tTB_PORT_RX_CL0S\t\t= 4,\n\tTB_PORT_CL1\t\t= 5,\n\tTB_PORT_CL2\t\t= 6,\n\tTB_PORT_UNPLUGGED\t= 7,\n};\n\n \n\nstruct tb_cap_basic {\n\tu8 next;\n\t \n\tu8 cap;  \n} __packed;\n\n \nstruct tb_cap_extended_short {\n\tu8 next;\n\tu8 cap;\n\tu8 vsec_id;\n\tu8 length;\n} __packed;\n\n \nstruct tb_cap_extended_long {\n\tu8 zero1;\n\tu8 cap;\n\tu8 vsec_id;\n\tu8 zero2;\n\tu16 next;\n\tu16 length;\n} __packed;\n\n \nstruct tb_cap_any {\n\tunion {\n\t\tstruct tb_cap_basic basic;\n\t\tstruct tb_cap_extended_short extended_short;\n\t\tstruct tb_cap_extended_long extended_long;\n\t};\n} __packed;\n\n \n\nstruct tb_cap_link_controller {\n\tstruct tb_cap_extended_long cap_header;\n\tu32 count:4;  \n\tu32 unknown1:4;\n\tu32 base_offset:8;  \n\tu32 length:12;  \n\tu32 unknown2:4;  \n} __packed;\n\nstruct tb_cap_phy {\n\tstruct tb_cap_basic cap_header;\n\tu32 unknown1:16;\n\tu32 unknown2:14;\n\tbool disable:1;\n\tu32 unknown3:11;\n\tenum tb_port_state state:4;\n\tu32 unknown4:2;\n} __packed;\n\nstruct tb_eeprom_ctl {\n\tbool fl_sk:1;  \n\tbool fl_cs:1;  \n\tbool fl_di:1;  \n\tbool fl_do:1;  \n\tbool bit_banging_enable:1;  \n\tbool not_present:1;  \n\tbool unknown1:1;\n\tbool present:1;  \n\tu32 unknown2:24;\n} __packed;\n\nstruct tb_cap_plug_events {\n\tstruct tb_cap_extended_short cap_header;\n\tu32 __unknown1:2;  \n\tu32 plug_events:5;  \n\tu32 __unknown2:25;  \n\tu32 vsc_cs_2;\n\tu32 vsc_cs_3;\n\tstruct tb_eeprom_ctl eeprom_ctl;\n\tu32 __unknown5[7];  \n\tu32 drom_offset;  \n} __packed;\n\n \n\n \nstruct tb_regs_switch_header {\n\t \n\tu16 vendor_id;\n\tu16 device_id;\n\t \n\tu32 first_cap_offset:8;\n\tu32 upstream_port_number:6;\n\tu32 max_port_number:6;\n\tu32 depth:3;\n\tu32 __unknown1:1;\n\tu32 revision:8;\n\t \n\tu32 route_lo;\n\t \n\tu32 route_hi:31;\n\tbool enabled:1;\n\t \n\tu32 plug_events_delay:8;  \n\tu32 cmuv:8;\n\tu32 __unknown4:8;\n\tu32 thunderbolt_version:8;\n} __packed;\n\n \n#define USB4_VERSION_MAJOR_MASK\t\t\tGENMASK(7, 5)\n\n#define ROUTER_CS_1\t\t\t\t0x01\n#define ROUTER_CS_4\t\t\t\t0x04\n \n#define ROUTER_CS_4_CMUV_V1\t\t\t0x10\n#define ROUTER_CS_4_CMUV_V2\t\t\t0x20\n#define ROUTER_CS_5\t\t\t\t0x05\n#define ROUTER_CS_5_SLP\t\t\t\tBIT(0)\n#define ROUTER_CS_5_WOP\t\t\t\tBIT(1)\n#define ROUTER_CS_5_WOU\t\t\t\tBIT(2)\n#define ROUTER_CS_5_WOD\t\t\t\tBIT(3)\n#define ROUTER_CS_5_C3S\t\t\t\tBIT(23)\n#define ROUTER_CS_5_PTO\t\t\t\tBIT(24)\n#define ROUTER_CS_5_UTO\t\t\t\tBIT(25)\n#define ROUTER_CS_5_HCO\t\t\t\tBIT(26)\n#define ROUTER_CS_5_CV\t\t\t\tBIT(31)\n#define ROUTER_CS_6\t\t\t\t0x06\n#define ROUTER_CS_6_SLPR\t\t\tBIT(0)\n#define ROUTER_CS_6_TNS\t\t\t\tBIT(1)\n#define ROUTER_CS_6_WOPS\t\t\tBIT(2)\n#define ROUTER_CS_6_WOUS\t\t\tBIT(3)\n#define ROUTER_CS_6_HCI\t\t\t\tBIT(18)\n#define ROUTER_CS_6_CR\t\t\t\tBIT(25)\n#define ROUTER_CS_7\t\t\t\t0x07\n#define ROUTER_CS_9\t\t\t\t0x09\n#define ROUTER_CS_25\t\t\t\t0x19\n#define ROUTER_CS_26\t\t\t\t0x1a\n#define ROUTER_CS_26_OPCODE_MASK\t\tGENMASK(15, 0)\n#define ROUTER_CS_26_STATUS_MASK\t\tGENMASK(29, 24)\n#define ROUTER_CS_26_STATUS_SHIFT\t\t24\n#define ROUTER_CS_26_ONS\t\t\tBIT(30)\n#define ROUTER_CS_26_OV\t\t\t\tBIT(31)\n\n \nenum usb4_switch_op {\n\tUSB4_SWITCH_OP_QUERY_DP_RESOURCE = 0x10,\n\tUSB4_SWITCH_OP_ALLOC_DP_RESOURCE = 0x11,\n\tUSB4_SWITCH_OP_DEALLOC_DP_RESOURCE = 0x12,\n\tUSB4_SWITCH_OP_NVM_WRITE = 0x20,\n\tUSB4_SWITCH_OP_NVM_AUTH = 0x21,\n\tUSB4_SWITCH_OP_NVM_READ = 0x22,\n\tUSB4_SWITCH_OP_NVM_SET_OFFSET = 0x23,\n\tUSB4_SWITCH_OP_DROM_READ = 0x24,\n\tUSB4_SWITCH_OP_NVM_SECTOR_SIZE = 0x25,\n\tUSB4_SWITCH_OP_BUFFER_ALLOC = 0x33,\n};\n\n \n#define TMU_RTR_CS_0\t\t\t\t0x00\n#define TMU_RTR_CS_0_FREQ_WIND_MASK\t\tGENMASK(26, 16)\n#define TMU_RTR_CS_0_TD\t\t\t\tBIT(27)\n#define TMU_RTR_CS_0_UCAP\t\t\tBIT(30)\n#define TMU_RTR_CS_1\t\t\t\t0x01\n#define TMU_RTR_CS_1_LOCAL_TIME_NS_MASK\t\tGENMASK(31, 16)\n#define TMU_RTR_CS_1_LOCAL_TIME_NS_SHIFT\t16\n#define TMU_RTR_CS_2\t\t\t\t0x02\n#define TMU_RTR_CS_3\t\t\t\t0x03\n#define TMU_RTR_CS_3_LOCAL_TIME_NS_MASK\t\tGENMASK(15, 0)\n#define TMU_RTR_CS_3_TS_PACKET_INTERVAL_MASK\tGENMASK(31, 16)\n#define TMU_RTR_CS_3_TS_PACKET_INTERVAL_SHIFT\t16\n#define TMU_RTR_CS_15\t\t\t\t0x0f\n#define TMU_RTR_CS_15_FREQ_AVG_MASK\t\tGENMASK(5, 0)\n#define TMU_RTR_CS_15_DELAY_AVG_MASK\t\tGENMASK(11, 6)\n#define TMU_RTR_CS_15_OFFSET_AVG_MASK\t\tGENMASK(17, 12)\n#define TMU_RTR_CS_15_ERROR_AVG_MASK\t\tGENMASK(23, 18)\n#define TMU_RTR_CS_18\t\t\t\t0x12\n#define TMU_RTR_CS_18_DELTA_AVG_CONST_MASK\tGENMASK(23, 16)\n#define TMU_RTR_CS_22\t\t\t\t0x16\n#define TMU_RTR_CS_24\t\t\t\t0x18\n#define TMU_RTR_CS_25\t\t\t\t0x19\n\nenum tb_port_type {\n\tTB_TYPE_INACTIVE\t= 0x000000,\n\tTB_TYPE_PORT\t\t= 0x000001,\n\tTB_TYPE_NHI\t\t= 0x000002,\n\t \n\t \n\tTB_TYPE_DP_HDMI_IN\t= 0x0e0101,\n\tTB_TYPE_DP_HDMI_OUT\t= 0x0e0102,\n\tTB_TYPE_PCIE_DOWN\t= 0x100101,\n\tTB_TYPE_PCIE_UP\t\t= 0x100102,\n\tTB_TYPE_USB3_DOWN\t= 0x200101,\n\tTB_TYPE_USB3_UP\t\t= 0x200102,\n};\n\n \nstruct tb_regs_port_header {\n\t \n\tu16 vendor_id;\n\tu16 device_id;\n\t \n\tu32 first_cap_offset:8;\n\tu32 max_counters:11;\n\tu32 counters_support:1;\n\tu32 __unknown1:4;\n\tu32 revision:8;\n\t \n\tenum tb_port_type type:24;\n\tu32 thunderbolt_version:8;\n\t \n\tu32 __unknown2:20;\n\tu32 port_number:6;\n\tu32 __unknown3:6;\n\t \n\tu32 nfc_credits;\n\t \n\tu32 max_in_hop_id:11;\n\tu32 max_out_hop_id:11;\n\tu32 __unknown4:10;\n\t \n\tu32 __unknown5;\n\t \n\tu32 __unknown6;\n\n} __packed;\n\n \n#define ADP_CS_4\t\t\t\t0x04\n#define ADP_CS_4_NFC_BUFFERS_MASK\t\tGENMASK(9, 0)\n#define ADP_CS_4_TOTAL_BUFFERS_MASK\t\tGENMASK(29, 20)\n#define ADP_CS_4_TOTAL_BUFFERS_SHIFT\t\t20\n#define ADP_CS_4_LCK\t\t\t\tBIT(31)\n#define ADP_CS_5\t\t\t\t0x05\n#define ADP_CS_5_LCA_MASK\t\t\tGENMASK(28, 22)\n#define ADP_CS_5_LCA_SHIFT\t\t\t22\n#define ADP_CS_5_DHP\t\t\t\tBIT(31)\n\n \n#define TMU_ADP_CS_3\t\t\t\t0x03\n#define TMU_ADP_CS_3_UDM\t\t\tBIT(29)\n#define TMU_ADP_CS_6\t\t\t\t0x06\n#define TMU_ADP_CS_6_DTS\t\t\tBIT(1)\n#define TMU_ADP_CS_8\t\t\t\t0x08\n#define TMU_ADP_CS_8_REPL_TIMEOUT_MASK\t\tGENMASK(14, 0)\n#define TMU_ADP_CS_8_EUDM\t\t\tBIT(15)\n#define TMU_ADP_CS_8_REPL_THRESHOLD_MASK\tGENMASK(25, 16)\n#define TMU_ADP_CS_9\t\t\t\t0x09\n#define TMU_ADP_CS_9_REPL_N_MASK\t\tGENMASK(7, 0)\n#define TMU_ADP_CS_9_DIRSWITCH_N_MASK\t\tGENMASK(15, 8)\n#define TMU_ADP_CS_9_ADP_TS_INTERVAL_MASK\tGENMASK(31, 16)\n\n \n#define LANE_ADP_CS_0\t\t\t\t0x00\n#define LANE_ADP_CS_0_SUPPORTED_SPEED_MASK\tGENMASK(19, 16)\n#define LANE_ADP_CS_0_SUPPORTED_SPEED_SHIFT\t16\n#define LANE_ADP_CS_0_SUPPORTED_WIDTH_MASK\tGENMASK(25, 20)\n#define LANE_ADP_CS_0_SUPPORTED_WIDTH_SHIFT\t20\n#define LANE_ADP_CS_0_SUPPORTED_WIDTH_DUAL\t0x2\n#define LANE_ADP_CS_0_CL0S_SUPPORT\t\tBIT(26)\n#define LANE_ADP_CS_0_CL1_SUPPORT\t\tBIT(27)\n#define LANE_ADP_CS_0_CL2_SUPPORT\t\tBIT(28)\n#define LANE_ADP_CS_1\t\t\t\t0x01\n#define LANE_ADP_CS_1_TARGET_SPEED_MASK\t\tGENMASK(3, 0)\n#define LANE_ADP_CS_1_TARGET_SPEED_GEN3\t\t0xc\n#define LANE_ADP_CS_1_TARGET_WIDTH_MASK\t\tGENMASK(9, 4)\n#define LANE_ADP_CS_1_TARGET_WIDTH_SHIFT\t4\n#define LANE_ADP_CS_1_TARGET_WIDTH_SINGLE\t0x1\n#define LANE_ADP_CS_1_TARGET_WIDTH_DUAL\t\t0x3\n#define LANE_ADP_CS_1_CL0S_ENABLE\t\tBIT(10)\n#define LANE_ADP_CS_1_CL1_ENABLE\t\tBIT(11)\n#define LANE_ADP_CS_1_CL2_ENABLE\t\tBIT(12)\n#define LANE_ADP_CS_1_LD\t\t\tBIT(14)\n#define LANE_ADP_CS_1_LB\t\t\tBIT(15)\n#define LANE_ADP_CS_1_CURRENT_SPEED_MASK\tGENMASK(19, 16)\n#define LANE_ADP_CS_1_CURRENT_SPEED_SHIFT\t16\n#define LANE_ADP_CS_1_CURRENT_SPEED_GEN2\t0x8\n#define LANE_ADP_CS_1_CURRENT_SPEED_GEN3\t0x4\n#define LANE_ADP_CS_1_CURRENT_SPEED_GEN4\t0x2\n#define LANE_ADP_CS_1_CURRENT_WIDTH_MASK\tGENMASK(25, 20)\n#define LANE_ADP_CS_1_CURRENT_WIDTH_SHIFT\t20\n#define LANE_ADP_CS_1_PMS\t\t\tBIT(30)\n\n \n#define PORT_CS_1\t\t\t\t0x01\n#define PORT_CS_1_LENGTH_SHIFT\t\t\t8\n#define PORT_CS_1_TARGET_MASK\t\t\tGENMASK(18, 16)\n#define PORT_CS_1_TARGET_SHIFT\t\t\t16\n#define PORT_CS_1_RETIMER_INDEX_SHIFT\t\t20\n#define PORT_CS_1_WNR_WRITE\t\t\tBIT(24)\n#define PORT_CS_1_NR\t\t\t\tBIT(25)\n#define PORT_CS_1_RC\t\t\t\tBIT(26)\n#define PORT_CS_1_PND\t\t\t\tBIT(31)\n#define PORT_CS_2\t\t\t\t0x02\n#define PORT_CS_18\t\t\t\t0x12\n#define PORT_CS_18_BE\t\t\t\tBIT(8)\n#define PORT_CS_18_TCM\t\t\t\tBIT(9)\n#define PORT_CS_18_CPS\t\t\t\tBIT(10)\n#define PORT_CS_18_WOCS\t\t\t\tBIT(16)\n#define PORT_CS_18_WODS\t\t\t\tBIT(17)\n#define PORT_CS_18_WOU4S\t\t\tBIT(18)\n#define PORT_CS_19\t\t\t\t0x13\n#define PORT_CS_19_PC\t\t\t\tBIT(3)\n#define PORT_CS_19_PID\t\t\t\tBIT(4)\n#define PORT_CS_19_WOC\t\t\t\tBIT(16)\n#define PORT_CS_19_WOD\t\t\t\tBIT(17)\n#define PORT_CS_19_WOU4\t\t\t\tBIT(18)\n\n \n#define ADP_DP_CS_0\t\t\t\t0x00\n#define ADP_DP_CS_0_VIDEO_HOPID_MASK\t\tGENMASK(26, 16)\n#define ADP_DP_CS_0_VIDEO_HOPID_SHIFT\t\t16\n#define ADP_DP_CS_0_AE\t\t\t\tBIT(30)\n#define ADP_DP_CS_0_VE\t\t\t\tBIT(31)\n#define ADP_DP_CS_1_AUX_TX_HOPID_MASK\t\tGENMASK(10, 0)\n#define ADP_DP_CS_1_AUX_RX_HOPID_MASK\t\tGENMASK(21, 11)\n#define ADP_DP_CS_1_AUX_RX_HOPID_SHIFT\t\t11\n#define ADP_DP_CS_2\t\t\t\t0x02\n#define ADP_DP_CS_2_NRD_MLC_MASK\t\tGENMASK(2, 0)\n#define ADP_DP_CS_2_HDP\t\t\t\tBIT(6)\n#define ADP_DP_CS_2_NRD_MLR_MASK\t\tGENMASK(9, 7)\n#define ADP_DP_CS_2_NRD_MLR_SHIFT\t\t7\n#define ADP_DP_CS_2_CA\t\t\t\tBIT(10)\n#define ADP_DP_CS_2_GR_MASK\t\t\tGENMASK(12, 11)\n#define ADP_DP_CS_2_GR_SHIFT\t\t\t11\n#define ADP_DP_CS_2_GR_0_25G\t\t\t0x0\n#define ADP_DP_CS_2_GR_0_5G\t\t\t0x1\n#define ADP_DP_CS_2_GR_1G\t\t\t0x2\n#define ADP_DP_CS_2_GROUP_ID_MASK\t\tGENMASK(15, 13)\n#define ADP_DP_CS_2_GROUP_ID_SHIFT\t\t13\n#define ADP_DP_CS_2_CM_ID_MASK\t\t\tGENMASK(19, 16)\n#define ADP_DP_CS_2_CM_ID_SHIFT\t\t\t16\n#define ADP_DP_CS_2_CMMS\t\t\tBIT(20)\n#define ADP_DP_CS_2_ESTIMATED_BW_MASK\t\tGENMASK(31, 24)\n#define ADP_DP_CS_2_ESTIMATED_BW_SHIFT\t\t24\n#define ADP_DP_CS_3\t\t\t\t0x03\n#define ADP_DP_CS_3_HDPC\t\t\tBIT(9)\n#define DP_LOCAL_CAP\t\t\t\t0x04\n#define DP_REMOTE_CAP\t\t\t\t0x05\n \n#define DP_STATUS\t\t\t\t0x06\n#define DP_STATUS_ALLOCATED_BW_MASK\t\tGENMASK(31, 24)\n#define DP_STATUS_ALLOCATED_BW_SHIFT\t\t24\n \n#define DP_STATUS_CTRL\t\t\t\t0x06\n#define DP_STATUS_CTRL_CMHS\t\t\tBIT(25)\n#define DP_STATUS_CTRL_UF\t\t\tBIT(26)\n#define DP_COMMON_CAP\t\t\t\t0x07\n \n#define ADP_DP_CS_8\t\t\t\t0x08\n#define ADP_DP_CS_8_REQUESTED_BW_MASK\t\tGENMASK(7, 0)\n#define ADP_DP_CS_8_DPME\t\t\tBIT(30)\n#define ADP_DP_CS_8_DR\t\t\t\tBIT(31)\n\n \n#define DP_COMMON_CAP_RATE_MASK\t\t\tGENMASK(11, 8)\n#define DP_COMMON_CAP_RATE_SHIFT\t\t8\n#define DP_COMMON_CAP_RATE_RBR\t\t\t0x0\n#define DP_COMMON_CAP_RATE_HBR\t\t\t0x1\n#define DP_COMMON_CAP_RATE_HBR2\t\t\t0x2\n#define DP_COMMON_CAP_RATE_HBR3\t\t\t0x3\n#define DP_COMMON_CAP_LANES_MASK\t\tGENMASK(14, 12)\n#define DP_COMMON_CAP_LANES_SHIFT\t\t12\n#define DP_COMMON_CAP_1_LANE\t\t\t0x0\n#define DP_COMMON_CAP_2_LANES\t\t\t0x1\n#define DP_COMMON_CAP_4_LANES\t\t\t0x2\n#define DP_COMMON_CAP_UHBR10\t\t\tBIT(17)\n#define DP_COMMON_CAP_UHBR20\t\t\tBIT(18)\n#define DP_COMMON_CAP_UHBR13_5\t\t\tBIT(19)\n#define DP_COMMON_CAP_LTTPR_NS\t\t\tBIT(27)\n#define DP_COMMON_CAP_BW_MODE\t\t\tBIT(28)\n#define DP_COMMON_CAP_DPRX_DONE\t\t\tBIT(31)\n \n#define ADP_DP_CS_8\t\t\t\t0x08\n#define ADP_DP_CS_8_DPME\t\t\tBIT(30)\n#define ADP_DP_CS_8_DR\t\t\t\tBIT(31)\n\n \n#define ADP_PCIE_CS_0\t\t\t\t0x00\n#define ADP_PCIE_CS_0_PE\t\t\tBIT(31)\n#define ADP_PCIE_CS_1\t\t\t\t0x01\n#define ADP_PCIE_CS_1_EE\t\t\tBIT(0)\n\n \n#define ADP_USB3_CS_0\t\t\t\t0x00\n#define ADP_USB3_CS_0_V\t\t\t\tBIT(30)\n#define ADP_USB3_CS_0_PE\t\t\tBIT(31)\n#define ADP_USB3_CS_1\t\t\t\t0x01\n#define ADP_USB3_CS_1_CUBW_MASK\t\t\tGENMASK(11, 0)\n#define ADP_USB3_CS_1_CDBW_MASK\t\t\tGENMASK(23, 12)\n#define ADP_USB3_CS_1_CDBW_SHIFT\t\t12\n#define ADP_USB3_CS_1_HCA\t\t\tBIT(31)\n#define ADP_USB3_CS_2\t\t\t\t0x02\n#define ADP_USB3_CS_2_AUBW_MASK\t\t\tGENMASK(11, 0)\n#define ADP_USB3_CS_2_ADBW_MASK\t\t\tGENMASK(23, 12)\n#define ADP_USB3_CS_2_ADBW_SHIFT\t\t12\n#define ADP_USB3_CS_2_CMR\t\t\tBIT(31)\n#define ADP_USB3_CS_3\t\t\t\t0x03\n#define ADP_USB3_CS_3_SCALE_MASK\t\tGENMASK(5, 0)\n#define ADP_USB3_CS_4\t\t\t\t0x04\n#define ADP_USB3_CS_4_ALR_MASK\t\t\tGENMASK(6, 0)\n#define ADP_USB3_CS_4_ALR_20G\t\t\t0x1\n#define ADP_USB3_CS_4_ULV\t\t\tBIT(7)\n#define ADP_USB3_CS_4_MSLR_MASK\t\t\tGENMASK(18, 12)\n#define ADP_USB3_CS_4_MSLR_SHIFT\t\t12\n#define ADP_USB3_CS_4_MSLR_20G\t\t\t0x1\n\n \nstruct tb_regs_hop {\n\t \n\tu32 next_hop:11;  \n\tu32 out_port:6;  \n\tu32 initial_credits:8;\n\tu32 unknown1:6;  \n\tbool enable:1;\n\n\t \n\tu32 weight:4;\n\tu32 unknown2:4;  \n\tu32 priority:3;\n\tbool drop_packages:1;\n\tu32 counter:11;  \n\tbool counter_enable:1;\n\tbool ingress_fc:1;\n\tbool egress_fc:1;\n\tbool ingress_shared_buffer:1;\n\tbool egress_shared_buffer:1;\n\tbool pending:1;\n\tu32 unknown3:3;  \n} __packed;\n\n \n#define TB_TIME_VSEC_3_CS_9\t\t\t0x9\n#define TB_TIME_VSEC_3_CS_9_TMU_OBJ_MASK\tGENMASK(17, 16)\n#define TB_TIME_VSEC_3_CS_26\t\t\t0x1a\n#define TB_TIME_VSEC_3_CS_26_TD\t\t\tBIT(22)\n\n \n#define TMU_ADP_CS_6_DISABLE_TMU_OBJ_MASK\tGENMASK(3, 2)\n#define TMU_ADP_CS_6_DISABLE_TMU_OBJ_CL1\tBIT(2)\n#define TMU_ADP_CS_6_DISABLE_TMU_OBJ_CL2\tBIT(3)\n\n \n#define TB_PLUG_EVENTS_USB_DISABLE\t\tBIT(2)\n#define TB_PLUG_EVENTS_CS_1_LANE_DISABLE\tBIT(3)\n#define TB_PLUG_EVENTS_CS_1_DPOUT_DISABLE\tBIT(4)\n#define TB_PLUG_EVENTS_CS_1_LOW_DPIN_DISABLE\tBIT(5)\n#define TB_PLUG_EVENTS_CS_1_HIGH_DPIN_DISABLE\tBIT(6)\n\n#define TB_PLUG_EVENTS_PCIE_WR_DATA\t\t0x1b\n#define TB_PLUG_EVENTS_PCIE_CMD\t\t\t0x1c\n#define TB_PLUG_EVENTS_PCIE_CMD_DW_OFFSET_MASK\tGENMASK(9, 0)\n#define TB_PLUG_EVENTS_PCIE_CMD_BR_SHIFT\t10\n#define TB_PLUG_EVENTS_PCIE_CMD_BR_MASK\t\tGENMASK(17, 10)\n#define TB_PLUG_EVENTS_PCIE_CMD_RD_WR_MASK\tBIT(21)\n#define TB_PLUG_EVENTS_PCIE_CMD_WR\t\t0x1\n#define TB_PLUG_EVENTS_PCIE_CMD_COMMAND_SHIFT\t22\n#define TB_PLUG_EVENTS_PCIE_CMD_COMMAND_MASK\tGENMASK(24, 22)\n#define TB_PLUG_EVENTS_PCIE_CMD_COMMAND_VAL\t0x2\n#define TB_PLUG_EVENTS_PCIE_CMD_REQ_ACK_MASK\tBIT(30)\n#define TB_PLUG_EVENTS_PCIE_CMD_TIMEOUT_MASK\tBIT(31)\n#define TB_PLUG_EVENTS_PCIE_CMD_RD_DATA\t\t0x1d\n\n \n#define TB_LOW_PWR_C1_CL1\t\t\t0x1\n#define TB_LOW_PWR_C1_CL1_OBJ_MASK\t\tGENMASK(4, 1)\n#define TB_LOW_PWR_C1_CL2_OBJ_MASK\t\tGENMASK(4, 1)\n#define TB_LOW_PWR_C1_PORT_A_MASK\t\tGENMASK(2, 1)\n#define TB_LOW_PWR_C0_PORT_B_MASK\t\tGENMASK(4, 3)\n#define TB_LOW_PWR_C3_CL1\t\t\t0x3\n\n \n#define TB_LC_DESC\t\t\t\t0x02\n#define TB_LC_DESC_NLC_MASK\t\t\tGENMASK(3, 0)\n#define TB_LC_DESC_SIZE_SHIFT\t\t\t8\n#define TB_LC_DESC_SIZE_MASK\t\t\tGENMASK(15, 8)\n#define TB_LC_DESC_PORT_SIZE_SHIFT\t\t16\n#define TB_LC_DESC_PORT_SIZE_MASK\t\tGENMASK(27, 16)\n#define TB_LC_FUSE\t\t\t\t0x03\n#define TB_LC_SNK_ALLOCATION\t\t\t0x10\n#define TB_LC_SNK_ALLOCATION_SNK0_MASK\t\tGENMASK(3, 0)\n#define TB_LC_SNK_ALLOCATION_SNK0_CM\t\t0x1\n#define TB_LC_SNK_ALLOCATION_SNK1_SHIFT\t\t4\n#define TB_LC_SNK_ALLOCATION_SNK1_MASK\t\tGENMASK(7, 4)\n#define TB_LC_SNK_ALLOCATION_SNK1_CM\t\t0x1\n#define TB_LC_POWER\t\t\t\t0x740\n\n \n#define TB_LC_CS_42\t\t\t\t0x2a\n#define TB_LC_CS_42_USB_PLUGGED\t\t\tBIT(31)\n\n#define TB_LC_PORT_ATTR\t\t\t\t0x8d\n#define TB_LC_PORT_ATTR_BE\t\t\tBIT(12)\n\n#define TB_LC_SX_CTRL\t\t\t\t0x96\n#define TB_LC_SX_CTRL_WOC\t\t\tBIT(1)\n#define TB_LC_SX_CTRL_WOD\t\t\tBIT(2)\n#define TB_LC_SX_CTRL_WODPC\t\t\tBIT(3)\n#define TB_LC_SX_CTRL_WODPD\t\t\tBIT(4)\n#define TB_LC_SX_CTRL_WOU4\t\t\tBIT(5)\n#define TB_LC_SX_CTRL_WOP\t\t\tBIT(6)\n#define TB_LC_SX_CTRL_L1C\t\t\tBIT(16)\n#define TB_LC_SX_CTRL_L1D\t\t\tBIT(17)\n#define TB_LC_SX_CTRL_L2C\t\t\tBIT(20)\n#define TB_LC_SX_CTRL_L2D\t\t\tBIT(21)\n#define TB_LC_SX_CTRL_SLI\t\t\tBIT(29)\n#define TB_LC_SX_CTRL_UPSTREAM\t\t\tBIT(30)\n#define TB_LC_SX_CTRL_SLP\t\t\tBIT(31)\n#define TB_LC_LINK_ATTR\t\t\t\t0x97\n#define TB_LC_LINK_ATTR_CPS\t\t\tBIT(18)\n\n#define TB_LC_LINK_REQ\t\t\t\t0xad\n#define TB_LC_LINK_REQ_XHCI_CONNECT\t\tBIT(31)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}