v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
C 51450 47700 1 0 1 port-in.sym
{
T 51400 47800 5 10 1 1 0 7 1
net=OUT:1
T 51350 48400 5 10 0 0 0 6 1
device=none
T 50650 47600 5 10 0 1 0 1 1
value=INPUT
}
T 49300 40600 9 14 1 0 0 0 3
Example 350
DC Sweep  -  TTL Inverter

T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / B
T 53300 40300 9 8 1 0 0 0 1
090908 PF
C 52500 45400 1 0 0 spice-directive.sym
{
T 52500 46100 5 10 0 0 0 0 1
device=directive
T 52600 45800 5 10 1 1 0 0 1
refdes=A1
T 52600 45500 5 10 1 1 0 0 1
value=.DC V1 0 5V 0.01
}
C 46050 45400 1 0 0 pwr-gnd.sym
{
T 46340 46060 5 10 0 0 0 0 1
value=GND
T 46330 46450 5 10 0 0 0 0 1
device=SYMBOL
}
N 46050 45600 46050 45700 4
C 49150 45500 1 90 0 res.sym
{
T 48550 45650 5 10 0 0 90 0 1
device=RESISTOR
T 49250 46000 5 10 1 1 0 0 1
refdes=R3
T 49250 45800 5 10 1 1 0 0 1
value=1k
T 48150 45650 5 10 0 0 90 0 1
footprint=1206.fp
}
C 49050 45150 1 0 0 pwr-gnd.sym
{
T 49340 45810 5 10 0 0 0 0 1
value=GND
T 49330 46200 5 10 0 0 0 0 1
device=SYMBOL
}
C 49950 45650 1 0 0 pwr-gnd.sym
{
T 50240 46310 5 10 0 0 0 0 1
value=GND
T 50230 46700 5 10 0 0 0 0 1
device=SYMBOL
}
N 49050 45350 49050 45500 4
N 49950 45850 49950 46100 4
N 49350 46500 49050 46500 4
N 49050 46400 49050 46800 4
C 50050 48000 1 90 0 res.sym
{
T 49450 48150 5 10 0 0 90 0 1
device=RESISTOR
T 50150 48500 5 10 1 1 0 0 1
refdes=R2
T 50150 48300 5 10 1 1 0 0 1
value=1k
T 49050 48150 5 10 0 0 90 0 1
footprint=1206.fp
}
N 49950 46900 49950 48000 4
N 49050 47600 49050 47800 4
N 49050 47800 49950 47800 4
N 48450 47200 48150 47200 4
N 49950 48900 49950 49150 4
N 47750 49150 47750 48900 4
C 47850 48000 1 90 0 res.sym
{
T 47250 48150 5 10 0 0 90 0 1
device=RESISTOR
T 47950 48500 5 10 1 1 0 0 1
refdes=R1
T 47950 48300 5 10 1 1 0 0 1
value=4k
T 46850 48150 5 10 0 0 90 0 1
footprint=1206.fp
}
N 47750 48000 47750 47800 4
N 49950 47800 50250 47800 4
C 45750 45700 1 0 0 spice-vdc.sym
{
T 46450 46350 5 10 1 1 0 0 1
refdes=V1
T 46450 46750 5 10 0 0 0 0 1
device=SPICE
T 46450 46150 5 10 1 1 0 0 1
value=DC
}
N 47350 47200 46050 47200 4
{
T 46750 47250 5 10 1 1 0 0 1
netname=IN
}
N 46050 47200 46050 46900 4
C 46050 47500 1 0 0 pwr-gnd.sym
{
T 46340 48160 5 10 0 0 0 0 1
value=GND
T 46330 48550 5 10 0 0 0 0 1
device=SYMBOL
}
N 46050 47700 46050 47800 4
C 45750 47800 1 0 0 spice-vdc.sym
{
T 46450 48450 5 10 1 1 0 0 1
refdes=V2
T 46450 48250 5 10 1 1 0 0 1
value=DC 5V
T 46450 48850 5 10 0 0 0 0 1
device=SPICE
}
N 46050 49150 49950 49150 4
{
T 46650 49200 5 10 1 1 0 0 1
netname=VCC
}
N 46050 49150 46050 49000 4
C 49350 46100 1 0 0 npn.sym
{
T 49450 47850 5 10 0 0 0 0 1
device=NPN
T 50050 46450 5 10 1 1 0 0 1
refdes=Q3
T 49950 46500 5 8 0 1 0 0 1
value=NPN
}
C 48450 46800 1 0 0 npn.sym
{
T 48550 48550 5 10 0 0 0 0 1
device=NPN
T 49100 47150 5 10 1 1 0 0 1
refdes=Q2
T 49050 47200 5 8 0 1 0 0 1
value=NPN
}
C 47350 47800 1 270 0 npn.sym
{
T 49100 47700 5 10 0 0 270 0 1
device=NPN
T 47900 47550 5 10 1 1 0 0 1
refdes=Q1
T 47650 47000 5 8 0 1 0 0 1
value=NPN
}
