
lab3_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000015c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003180  0800015c  0800015c  0000115c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080032dc  080032dc  000042dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003304  08003304  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003304  08003304  00004304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800330c  0800330c  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800330c  0800330c  0000430c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003310  08003310  00004310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08003314  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  20000010  08003324  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  08003324  00005120  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012437  00000000  00000000  00005046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000213c  00000000  00000000  0001747d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  000195c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c40  00000000  00000000  0001a568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000223c0  00000000  00000000  0001b1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012368  00000000  00000000  0003d568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db871  00000000  00000000  0004f8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012b141  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000430c  00000000  00000000  0012b184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0012f490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800015c <__do_global_dtors_aux>:
 800015c:	b510      	push	{r4, lr}
 800015e:	4c05      	ldr	r4, [pc, #20]	@ (8000174 <__do_global_dtors_aux+0x18>)
 8000160:	7823      	ldrb	r3, [r4, #0]
 8000162:	b933      	cbnz	r3, 8000172 <__do_global_dtors_aux+0x16>
 8000164:	4b04      	ldr	r3, [pc, #16]	@ (8000178 <__do_global_dtors_aux+0x1c>)
 8000166:	b113      	cbz	r3, 800016e <__do_global_dtors_aux+0x12>
 8000168:	4804      	ldr	r0, [pc, #16]	@ (800017c <__do_global_dtors_aux+0x20>)
 800016a:	f3af 8000 	nop.w
 800016e:	2301      	movs	r3, #1
 8000170:	7023      	strb	r3, [r4, #0]
 8000172:	bd10      	pop	{r4, pc}
 8000174:	20000010 	.word	0x20000010
 8000178:	00000000 	.word	0x00000000
 800017c:	080032c4 	.word	0x080032c4

08000180 <frame_dummy>:
 8000180:	b508      	push	{r3, lr}
 8000182:	4b03      	ldr	r3, [pc, #12]	@ (8000190 <frame_dummy+0x10>)
 8000184:	b11b      	cbz	r3, 800018e <frame_dummy+0xe>
 8000186:	4903      	ldr	r1, [pc, #12]	@ (8000194 <frame_dummy+0x14>)
 8000188:	4803      	ldr	r0, [pc, #12]	@ (8000198 <frame_dummy+0x18>)
 800018a:	f3af 8000 	nop.w
 800018e:	bd08      	pop	{r3, pc}
 8000190:	00000000 	.word	0x00000000
 8000194:	20000014 	.word	0x20000014
 8000198:	080032c4 	.word	0x080032c4

0800019c <__aeabi_uldivmod>:
 800019c:	b953      	cbnz	r3, 80001b4 <__aeabi_uldivmod+0x18>
 800019e:	b94a      	cbnz	r2, 80001b4 <__aeabi_uldivmod+0x18>
 80001a0:	2900      	cmp	r1, #0
 80001a2:	bf08      	it	eq
 80001a4:	2800      	cmpeq	r0, #0
 80001a6:	bf1c      	itt	ne
 80001a8:	f04f 31ff 	movne.w	r1, #4294967295
 80001ac:	f04f 30ff 	movne.w	r0, #4294967295
 80001b0:	f000 b9b0 	b.w	8000514 <__aeabi_idiv0>
 80001b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001bc:	f000 f806 	bl	80001cc <__udivmoddi4>
 80001c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001c8:	b004      	add	sp, #16
 80001ca:	4770      	bx	lr

080001cc <__udivmoddi4>:
 80001cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001d0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80001d2:	4688      	mov	r8, r1
 80001d4:	4604      	mov	r4, r0
 80001d6:	468e      	mov	lr, r1
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d14a      	bne.n	8000272 <__udivmoddi4+0xa6>
 80001dc:	428a      	cmp	r2, r1
 80001de:	4617      	mov	r7, r2
 80001e0:	d95f      	bls.n	80002a2 <__udivmoddi4+0xd6>
 80001e2:	fab2 f682 	clz	r6, r2
 80001e6:	b14e      	cbz	r6, 80001fc <__udivmoddi4+0x30>
 80001e8:	f1c6 0320 	rsb	r3, r6, #32
 80001ec:	fa01 fe06 	lsl.w	lr, r1, r6
 80001f0:	40b7      	lsls	r7, r6
 80001f2:	40b4      	lsls	r4, r6
 80001f4:	fa20 f303 	lsr.w	r3, r0, r3
 80001f8:	ea43 0e0e 	orr.w	lr, r3, lr
 80001fc:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000200:	fa1f fc87 	uxth.w	ip, r7
 8000204:	0c23      	lsrs	r3, r4, #16
 8000206:	fbbe f1f8 	udiv	r1, lr, r8
 800020a:	fb08 ee11 	mls	lr, r8, r1, lr
 800020e:	fb01 f20c 	mul.w	r2, r1, ip
 8000212:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000216:	429a      	cmp	r2, r3
 8000218:	d907      	bls.n	800022a <__udivmoddi4+0x5e>
 800021a:	18fb      	adds	r3, r7, r3
 800021c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000220:	d202      	bcs.n	8000228 <__udivmoddi4+0x5c>
 8000222:	429a      	cmp	r2, r3
 8000224:	f200 8154 	bhi.w	80004d0 <__udivmoddi4+0x304>
 8000228:	4601      	mov	r1, r0
 800022a:	1a9b      	subs	r3, r3, r2
 800022c:	b2a2      	uxth	r2, r4
 800022e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000232:	fb08 3310 	mls	r3, r8, r0, r3
 8000236:	fb00 fc0c 	mul.w	ip, r0, ip
 800023a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800023e:	4594      	cmp	ip, r2
 8000240:	d90b      	bls.n	800025a <__udivmoddi4+0x8e>
 8000242:	18ba      	adds	r2, r7, r2
 8000244:	f100 33ff 	add.w	r3, r0, #4294967295
 8000248:	bf2c      	ite	cs
 800024a:	2401      	movcs	r4, #1
 800024c:	2400      	movcc	r4, #0
 800024e:	4594      	cmp	ip, r2
 8000250:	d902      	bls.n	8000258 <__udivmoddi4+0x8c>
 8000252:	2c00      	cmp	r4, #0
 8000254:	f000 813f 	beq.w	80004d6 <__udivmoddi4+0x30a>
 8000258:	4618      	mov	r0, r3
 800025a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800025e:	eba2 020c 	sub.w	r2, r2, ip
 8000262:	2100      	movs	r1, #0
 8000264:	b11d      	cbz	r5, 800026e <__udivmoddi4+0xa2>
 8000266:	40f2      	lsrs	r2, r6
 8000268:	2300      	movs	r3, #0
 800026a:	e9c5 2300 	strd	r2, r3, [r5]
 800026e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000272:	428b      	cmp	r3, r1
 8000274:	d905      	bls.n	8000282 <__udivmoddi4+0xb6>
 8000276:	b10d      	cbz	r5, 800027c <__udivmoddi4+0xb0>
 8000278:	e9c5 0100 	strd	r0, r1, [r5]
 800027c:	2100      	movs	r1, #0
 800027e:	4608      	mov	r0, r1
 8000280:	e7f5      	b.n	800026e <__udivmoddi4+0xa2>
 8000282:	fab3 f183 	clz	r1, r3
 8000286:	2900      	cmp	r1, #0
 8000288:	d14e      	bne.n	8000328 <__udivmoddi4+0x15c>
 800028a:	4543      	cmp	r3, r8
 800028c:	f0c0 8112 	bcc.w	80004b4 <__udivmoddi4+0x2e8>
 8000290:	4282      	cmp	r2, r0
 8000292:	f240 810f 	bls.w	80004b4 <__udivmoddi4+0x2e8>
 8000296:	4608      	mov	r0, r1
 8000298:	2d00      	cmp	r5, #0
 800029a:	d0e8      	beq.n	800026e <__udivmoddi4+0xa2>
 800029c:	e9c5 4e00 	strd	r4, lr, [r5]
 80002a0:	e7e5      	b.n	800026e <__udivmoddi4+0xa2>
 80002a2:	2a00      	cmp	r2, #0
 80002a4:	f000 80ac 	beq.w	8000400 <__udivmoddi4+0x234>
 80002a8:	fab2 f682 	clz	r6, r2
 80002ac:	2e00      	cmp	r6, #0
 80002ae:	f040 80bb 	bne.w	8000428 <__udivmoddi4+0x25c>
 80002b2:	1a8b      	subs	r3, r1, r2
 80002b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80002b8:	b2bc      	uxth	r4, r7
 80002ba:	2101      	movs	r1, #1
 80002bc:	0c02      	lsrs	r2, r0, #16
 80002be:	b280      	uxth	r0, r0
 80002c0:	fbb3 fcfe 	udiv	ip, r3, lr
 80002c4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80002cc:	fb04 f20c 	mul.w	r2, r4, ip
 80002d0:	429a      	cmp	r2, r3
 80002d2:	d90e      	bls.n	80002f2 <__udivmoddi4+0x126>
 80002d4:	18fb      	adds	r3, r7, r3
 80002d6:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002da:	bf2c      	ite	cs
 80002dc:	f04f 0901 	movcs.w	r9, #1
 80002e0:	f04f 0900 	movcc.w	r9, #0
 80002e4:	429a      	cmp	r2, r3
 80002e6:	d903      	bls.n	80002f0 <__udivmoddi4+0x124>
 80002e8:	f1b9 0f00 	cmp.w	r9, #0
 80002ec:	f000 80ec 	beq.w	80004c8 <__udivmoddi4+0x2fc>
 80002f0:	46c4      	mov	ip, r8
 80002f2:	1a9b      	subs	r3, r3, r2
 80002f4:	fbb3 f8fe 	udiv	r8, r3, lr
 80002f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80002fc:	fb04 f408 	mul.w	r4, r4, r8
 8000300:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000304:	4294      	cmp	r4, r2
 8000306:	d90b      	bls.n	8000320 <__udivmoddi4+0x154>
 8000308:	18ba      	adds	r2, r7, r2
 800030a:	f108 33ff 	add.w	r3, r8, #4294967295
 800030e:	bf2c      	ite	cs
 8000310:	2001      	movcs	r0, #1
 8000312:	2000      	movcc	r0, #0
 8000314:	4294      	cmp	r4, r2
 8000316:	d902      	bls.n	800031e <__udivmoddi4+0x152>
 8000318:	2800      	cmp	r0, #0
 800031a:	f000 80d1 	beq.w	80004c0 <__udivmoddi4+0x2f4>
 800031e:	4698      	mov	r8, r3
 8000320:	1b12      	subs	r2, r2, r4
 8000322:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000326:	e79d      	b.n	8000264 <__udivmoddi4+0x98>
 8000328:	f1c1 0620 	rsb	r6, r1, #32
 800032c:	408b      	lsls	r3, r1
 800032e:	fa08 f401 	lsl.w	r4, r8, r1
 8000332:	fa00 f901 	lsl.w	r9, r0, r1
 8000336:	fa22 f706 	lsr.w	r7, r2, r6
 800033a:	fa28 f806 	lsr.w	r8, r8, r6
 800033e:	408a      	lsls	r2, r1
 8000340:	431f      	orrs	r7, r3
 8000342:	fa20 f306 	lsr.w	r3, r0, r6
 8000346:	0c38      	lsrs	r0, r7, #16
 8000348:	4323      	orrs	r3, r4
 800034a:	fa1f fc87 	uxth.w	ip, r7
 800034e:	0c1c      	lsrs	r4, r3, #16
 8000350:	fbb8 fef0 	udiv	lr, r8, r0
 8000354:	fb00 881e 	mls	r8, r0, lr, r8
 8000358:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800035c:	fb0e f80c 	mul.w	r8, lr, ip
 8000360:	45a0      	cmp	r8, r4
 8000362:	d90e      	bls.n	8000382 <__udivmoddi4+0x1b6>
 8000364:	193c      	adds	r4, r7, r4
 8000366:	f10e 3aff 	add.w	sl, lr, #4294967295
 800036a:	bf2c      	ite	cs
 800036c:	f04f 0b01 	movcs.w	fp, #1
 8000370:	f04f 0b00 	movcc.w	fp, #0
 8000374:	45a0      	cmp	r8, r4
 8000376:	d903      	bls.n	8000380 <__udivmoddi4+0x1b4>
 8000378:	f1bb 0f00 	cmp.w	fp, #0
 800037c:	f000 80b8 	beq.w	80004f0 <__udivmoddi4+0x324>
 8000380:	46d6      	mov	lr, sl
 8000382:	eba4 0408 	sub.w	r4, r4, r8
 8000386:	fa1f f883 	uxth.w	r8, r3
 800038a:	fbb4 f3f0 	udiv	r3, r4, r0
 800038e:	fb00 4413 	mls	r4, r0, r3, r4
 8000392:	fb03 fc0c 	mul.w	ip, r3, ip
 8000396:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800039a:	45a4      	cmp	ip, r4
 800039c:	d90e      	bls.n	80003bc <__udivmoddi4+0x1f0>
 800039e:	193c      	adds	r4, r7, r4
 80003a0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003a4:	bf2c      	ite	cs
 80003a6:	f04f 0801 	movcs.w	r8, #1
 80003aa:	f04f 0800 	movcc.w	r8, #0
 80003ae:	45a4      	cmp	ip, r4
 80003b0:	d903      	bls.n	80003ba <__udivmoddi4+0x1ee>
 80003b2:	f1b8 0f00 	cmp.w	r8, #0
 80003b6:	f000 809f 	beq.w	80004f8 <__udivmoddi4+0x32c>
 80003ba:	4603      	mov	r3, r0
 80003bc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003c0:	eba4 040c 	sub.w	r4, r4, ip
 80003c4:	fba0 ec02 	umull	lr, ip, r0, r2
 80003c8:	4564      	cmp	r4, ip
 80003ca:	4673      	mov	r3, lr
 80003cc:	46e0      	mov	r8, ip
 80003ce:	d302      	bcc.n	80003d6 <__udivmoddi4+0x20a>
 80003d0:	d107      	bne.n	80003e2 <__udivmoddi4+0x216>
 80003d2:	45f1      	cmp	r9, lr
 80003d4:	d205      	bcs.n	80003e2 <__udivmoddi4+0x216>
 80003d6:	ebbe 0302 	subs.w	r3, lr, r2
 80003da:	eb6c 0c07 	sbc.w	ip, ip, r7
 80003de:	3801      	subs	r0, #1
 80003e0:	46e0      	mov	r8, ip
 80003e2:	b15d      	cbz	r5, 80003fc <__udivmoddi4+0x230>
 80003e4:	ebb9 0203 	subs.w	r2, r9, r3
 80003e8:	eb64 0408 	sbc.w	r4, r4, r8
 80003ec:	fa04 f606 	lsl.w	r6, r4, r6
 80003f0:	fa22 f301 	lsr.w	r3, r2, r1
 80003f4:	40cc      	lsrs	r4, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	e9c5 6400 	strd	r6, r4, [r5]
 80003fc:	2100      	movs	r1, #0
 80003fe:	e736      	b.n	800026e <__udivmoddi4+0xa2>
 8000400:	fbb1 fcf2 	udiv	ip, r1, r2
 8000404:	0c01      	lsrs	r1, r0, #16
 8000406:	4614      	mov	r4, r2
 8000408:	b280      	uxth	r0, r0
 800040a:	4696      	mov	lr, r2
 800040c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000410:	2620      	movs	r6, #32
 8000412:	4690      	mov	r8, r2
 8000414:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000418:	4610      	mov	r0, r2
 800041a:	fbb1 f1f2 	udiv	r1, r1, r2
 800041e:	eba3 0308 	sub.w	r3, r3, r8
 8000422:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000426:	e74b      	b.n	80002c0 <__udivmoddi4+0xf4>
 8000428:	40b7      	lsls	r7, r6
 800042a:	f1c6 0320 	rsb	r3, r6, #32
 800042e:	fa01 f206 	lsl.w	r2, r1, r6
 8000432:	fa21 f803 	lsr.w	r8, r1, r3
 8000436:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800043a:	fa20 f303 	lsr.w	r3, r0, r3
 800043e:	b2bc      	uxth	r4, r7
 8000440:	40b0      	lsls	r0, r6
 8000442:	4313      	orrs	r3, r2
 8000444:	0c02      	lsrs	r2, r0, #16
 8000446:	0c19      	lsrs	r1, r3, #16
 8000448:	b280      	uxth	r0, r0
 800044a:	fbb8 f9fe 	udiv	r9, r8, lr
 800044e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000452:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000456:	fb09 f804 	mul.w	r8, r9, r4
 800045a:	4588      	cmp	r8, r1
 800045c:	d951      	bls.n	8000502 <__udivmoddi4+0x336>
 800045e:	1879      	adds	r1, r7, r1
 8000460:	f109 3cff 	add.w	ip, r9, #4294967295
 8000464:	bf2c      	ite	cs
 8000466:	f04f 0a01 	movcs.w	sl, #1
 800046a:	f04f 0a00 	movcc.w	sl, #0
 800046e:	4588      	cmp	r8, r1
 8000470:	d902      	bls.n	8000478 <__udivmoddi4+0x2ac>
 8000472:	f1ba 0f00 	cmp.w	sl, #0
 8000476:	d031      	beq.n	80004dc <__udivmoddi4+0x310>
 8000478:	eba1 0108 	sub.w	r1, r1, r8
 800047c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000480:	fb09 f804 	mul.w	r8, r9, r4
 8000484:	fb0e 1119 	mls	r1, lr, r9, r1
 8000488:	b29b      	uxth	r3, r3
 800048a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048e:	4543      	cmp	r3, r8
 8000490:	d235      	bcs.n	80004fe <__udivmoddi4+0x332>
 8000492:	18fb      	adds	r3, r7, r3
 8000494:	f109 31ff 	add.w	r1, r9, #4294967295
 8000498:	bf2c      	ite	cs
 800049a:	f04f 0a01 	movcs.w	sl, #1
 800049e:	f04f 0a00 	movcc.w	sl, #0
 80004a2:	4543      	cmp	r3, r8
 80004a4:	d2bb      	bcs.n	800041e <__udivmoddi4+0x252>
 80004a6:	f1ba 0f00 	cmp.w	sl, #0
 80004aa:	d1b8      	bne.n	800041e <__udivmoddi4+0x252>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443b      	add	r3, r7
 80004b2:	e7b4      	b.n	800041e <__udivmoddi4+0x252>
 80004b4:	1a84      	subs	r4, r0, r2
 80004b6:	eb68 0203 	sbc.w	r2, r8, r3
 80004ba:	2001      	movs	r0, #1
 80004bc:	4696      	mov	lr, r2
 80004be:	e6eb      	b.n	8000298 <__udivmoddi4+0xcc>
 80004c0:	443a      	add	r2, r7
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	e72b      	b.n	8000320 <__udivmoddi4+0x154>
 80004c8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004cc:	443b      	add	r3, r7
 80004ce:	e710      	b.n	80002f2 <__udivmoddi4+0x126>
 80004d0:	3902      	subs	r1, #2
 80004d2:	443b      	add	r3, r7
 80004d4:	e6a9      	b.n	800022a <__udivmoddi4+0x5e>
 80004d6:	443a      	add	r2, r7
 80004d8:	3802      	subs	r0, #2
 80004da:	e6be      	b.n	800025a <__udivmoddi4+0x8e>
 80004dc:	eba7 0808 	sub.w	r8, r7, r8
 80004e0:	f1a9 0c02 	sub.w	ip, r9, #2
 80004e4:	4441      	add	r1, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c9      	b.n	8000484 <__udivmoddi4+0x2b8>
 80004f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004f4:	443c      	add	r4, r7
 80004f6:	e744      	b.n	8000382 <__udivmoddi4+0x1b6>
 80004f8:	3b02      	subs	r3, #2
 80004fa:	443c      	add	r4, r7
 80004fc:	e75e      	b.n	80003bc <__udivmoddi4+0x1f0>
 80004fe:	4649      	mov	r1, r9
 8000500:	e78d      	b.n	800041e <__udivmoddi4+0x252>
 8000502:	eba1 0108 	sub.w	r1, r1, r8
 8000506:	46cc      	mov	ip, r9
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7b8      	b.n	8000484 <__udivmoddi4+0x2b8>
 8000512:	bf00      	nop

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f000 fbb2 	bl	8000c84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f83a 	bl	8000598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000524:	f000 f8e4 	bl	80006f0 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000528:	f000 f880 	bl	800062c <MX_ICACHE_Init>
  MX_TIM3_Init();
 800052c:	f000 f892 	bl	8000654 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8000530:	4816      	ldr	r0, [pc, #88]	@ (800058c <main+0x74>)
 8000532:	f001 febf 	bl	80022b4 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000536:	4b16      	ldr	r3, [pc, #88]	@ (8000590 <main+0x78>)
 8000538:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800053c:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 800053e:	4b14      	ldr	r3, [pc, #80]	@ (8000590 <main+0x78>)
 8000540:	2200      	movs	r2, #0
 8000542:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000544:	4b12      	ldr	r3, [pc, #72]	@ (8000590 <main+0x78>)
 8000546:	2200      	movs	r2, #0
 8000548:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800054a:	4b11      	ldr	r3, [pc, #68]	@ (8000590 <main+0x78>)
 800054c:	2200      	movs	r2, #0
 800054e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000550:	4b0f      	ldr	r3, [pc, #60]	@ (8000590 <main+0x78>)
 8000552:	2200      	movs	r2, #0
 8000554:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000556:	490e      	ldr	r1, [pc, #56]	@ (8000590 <main+0x78>)
 8000558:	2000      	movs	r0, #0
 800055a:	f000 fac9 	bl	8000af0 <BSP_COM_Init>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <main+0x50>
  {
    Error_Handler();
 8000564:	f000 f94e 	bl	8000804 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_UPDATE) != RESET)
 8000568:	4b08      	ldr	r3, [pc, #32]	@ (800058c <main+0x74>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	691b      	ldr	r3, [r3, #16]
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	2b01      	cmp	r3, #1
 8000574:	d1f8      	bne.n	8000568 <main+0x50>
	  {
		  __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8000576:	4b05      	ldr	r3, [pc, #20]	@ (800058c <main+0x74>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	f06f 0201 	mvn.w	r2, #1
 800057e:	611a      	str	r2, [r3, #16]
		  HAL_GPIO_TogglePin(LD1_GPIO_PORT, LD1_Pin);
 8000580:	2110      	movs	r1, #16
 8000582:	4804      	ldr	r0, [pc, #16]	@ (8000594 <main+0x7c>)
 8000584:	f000 ff08 	bl	8001398 <HAL_GPIO_TogglePin>
	  if(__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_UPDATE) != RESET)
 8000588:	e7ee      	b.n	8000568 <main+0x50>
 800058a:	bf00      	nop
 800058c:	2000003c 	.word	0x2000003c
 8000590:	2000002c 	.word	0x2000002c
 8000594:	42020400 	.word	0x42020400

08000598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b098      	sub	sp, #96	@ 0x60
 800059c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059e:	f107 0320 	add.w	r3, r7, #32
 80005a2:	2240      	movs	r2, #64	@ 0x40
 80005a4:	2100      	movs	r1, #0
 80005a6:	4618      	mov	r0, r3
 80005a8:	f002 fe5f 	bl	800326a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ac:	463b      	mov	r3, r7
 80005ae:	2220      	movs	r2, #32
 80005b0:	2100      	movs	r1, #0
 80005b2:	4618      	mov	r0, r3
 80005b4:	f002 fe59 	bl	800326a <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005b8:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80005bc:	f000 ff72 	bl	80014a4 <HAL_PWREx_ControlVoltageScaling>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <SystemClock_Config+0x32>
  {
    Error_Handler();
 80005c6:	f000 f91d 	bl	8000804 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005ca:	2302      	movs	r3, #2
 80005cc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005d2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d4:	2310      	movs	r3, #16
 80005d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
 80005d8:	2300      	movs	r3, #0
 80005da:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005dc:	f107 0320 	add.w	r3, r7, #32
 80005e0:	4618      	mov	r0, r3
 80005e2:	f000 ffbd 	bl	8001560 <HAL_RCC_OscConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80005ec:	f000 f90a 	bl	8000804 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f0:	233f      	movs	r3, #63	@ 0x3f
 80005f2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK7|RCC_CLOCKTYPE_HCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005f4:	2300      	movs	r3, #0
 80005f6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB7CLKDivider = RCC_HCLK_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHB5_PLL1_CLKDivider = RCC_SYSCLK_PLL1_DIV1;
 8000608:	2300      	movs	r3, #0
 800060a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHB5_HSEHSI_CLKDivider = RCC_SYSCLK_HSEHSI_DIV1;
 800060c:	2300      	movs	r3, #0
 800060e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000610:	463b      	mov	r3, r7
 8000612:	2100      	movs	r1, #0
 8000614:	4618      	mov	r0, r3
 8000616:	f001 fbb3 	bl	8001d80 <HAL_RCC_ClockConfig>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000620:	f000 f8f0 	bl	8000804 <Error_Handler>
  }
}
 8000624:	bf00      	nop
 8000626:	3760      	adds	r7, #96	@ 0x60
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000630:	2000      	movs	r0, #0
 8000632:	f000 ff07 	bl	8001444 <HAL_ICACHE_ConfigAssociativityMode>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 800063c:	f000 f8e2 	bl	8000804 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000640:	f000 ff20 	bl	8001484 <HAL_ICACHE_Enable>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800064a:	f000 f8db 	bl	8000804 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
	...

08000654 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b088      	sub	sp, #32
 8000658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800065a:	f107 0310 	add.w	r3, r7, #16
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	605a      	str	r2, [r3, #4]
 8000670:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000672:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <MX_TIM3_Init+0x94>)
 8000674:	4a1d      	ldr	r2, [pc, #116]	@ (80006ec <MX_TIM3_Init+0x98>)
 8000676:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8000678:	4b1b      	ldr	r3, [pc, #108]	@ (80006e8 <MX_TIM3_Init+0x94>)
 800067a:	224f      	movs	r2, #79	@ 0x4f
 800067c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800067e:	4b1a      	ldr	r3, [pc, #104]	@ (80006e8 <MX_TIM3_Init+0x94>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000684:	4b18      	ldr	r3, [pc, #96]	@ (80006e8 <MX_TIM3_Init+0x94>)
 8000686:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800068a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800068c:	4b16      	ldr	r3, [pc, #88]	@ (80006e8 <MX_TIM3_Init+0x94>)
 800068e:	2200      	movs	r2, #0
 8000690:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000692:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <MX_TIM3_Init+0x94>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000698:	4813      	ldr	r0, [pc, #76]	@ (80006e8 <MX_TIM3_Init+0x94>)
 800069a:	f001 fdb3 	bl	8002204 <HAL_TIM_Base_Init>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80006a4:	f000 f8ae 	bl	8000804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80006ae:	f107 0310 	add.w	r3, r7, #16
 80006b2:	4619      	mov	r1, r3
 80006b4:	480c      	ldr	r0, [pc, #48]	@ (80006e8 <MX_TIM3_Init+0x94>)
 80006b6:	f001 fe49 	bl	800234c <HAL_TIM_ConfigClockSource>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80006c0:	f000 f8a0 	bl	8000804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006c4:	2300      	movs	r3, #0
 80006c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006c8:	2300      	movs	r3, #0
 80006ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	4619      	mov	r1, r3
 80006d0:	4805      	ldr	r0, [pc, #20]	@ (80006e8 <MX_TIM3_Init+0x94>)
 80006d2:	f002 f84b 	bl	800276c <HAL_TIMEx_MasterConfigSynchronization>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80006dc:	f000 f892 	bl	8000804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80006e0:	bf00      	nop
 80006e2:	3720      	adds	r7, #32
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	2000003c 	.word	0x2000003c
 80006ec:	40000400 	.word	0x40000400

080006f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b088      	sub	sp, #32
 80006f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	f107 030c 	add.w	r3, r7, #12
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000706:	4b3c      	ldr	r3, [pc, #240]	@ (80007f8 <MX_GPIO_Init+0x108>)
 8000708:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800070c:	4a3a      	ldr	r2, [pc, #232]	@ (80007f8 <MX_GPIO_Init+0x108>)
 800070e:	f043 0302 	orr.w	r3, r3, #2
 8000712:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000716:	4b38      	ldr	r3, [pc, #224]	@ (80007f8 <MX_GPIO_Init+0x108>)
 8000718:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800071c:	f003 0302 	and.w	r3, r3, #2
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000724:	4b34      	ldr	r3, [pc, #208]	@ (80007f8 <MX_GPIO_Init+0x108>)
 8000726:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800072a:	4a33      	ldr	r2, [pc, #204]	@ (80007f8 <MX_GPIO_Init+0x108>)
 800072c:	f043 0304 	orr.w	r3, r3, #4
 8000730:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000734:	4b30      	ldr	r3, [pc, #192]	@ (80007f8 <MX_GPIO_Init+0x108>)
 8000736:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800073a:	f003 0304 	and.w	r3, r3, #4
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	4b2d      	ldr	r3, [pc, #180]	@ (80007f8 <MX_GPIO_Init+0x108>)
 8000744:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000748:	4a2b      	ldr	r2, [pc, #172]	@ (80007f8 <MX_GPIO_Init+0x108>)
 800074a:	f043 0301 	orr.w	r3, r3, #1
 800074e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000752:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <MX_GPIO_Init+0x108>)
 8000754:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000758:	f003 0301 	and.w	r3, r3, #1
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	f44f 6111 	mov.w	r1, #2320	@ 0x910
 8000766:	4825      	ldr	r0, [pc, #148]	@ (80007fc <MX_GPIO_Init+0x10c>)
 8000768:	f000 fdfe 	bl	8001368 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 800076c:	f44f 6311 	mov.w	r3, #2320	@ 0x910
 8000770:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000772:	2301      	movs	r3, #1
 8000774:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800077a:	2302      	movs	r3, #2
 800077c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077e:	f107 030c 	add.w	r3, r7, #12
 8000782:	4619      	mov	r1, r3
 8000784:	481d      	ldr	r0, [pc, #116]	@ (80007fc <MX_GPIO_Init+0x10c>)
 8000786:	f000 fc99 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800078a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800078e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000790:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000794:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000796:	2301      	movs	r3, #1
 8000798:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800079a:	f107 030c 	add.w	r3, r7, #12
 800079e:	4619      	mov	r1, r3
 80007a0:	4817      	ldr	r0, [pc, #92]	@ (8000800 <MX_GPIO_Init+0x110>)
 80007a2:	f000 fc8b 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : B3_Pin B2_Pin */
  GPIO_InitStruct.Pin = B3_Pin|B2_Pin;
 80007a6:	23c0      	movs	r3, #192	@ 0xc0
 80007a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007b0:	2301      	movs	r3, #1
 80007b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b4:	f107 030c 	add.w	r3, r7, #12
 80007b8:	4619      	mov	r1, r3
 80007ba:	4810      	ldr	r0, [pc, #64]	@ (80007fc <MX_GPIO_Init+0x10c>)
 80007bc:	f000 fc7e 	bl	80010bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 80007c0:	2200      	movs	r2, #0
 80007c2:	2100      	movs	r1, #0
 80007c4:	2011      	movs	r0, #17
 80007c6:	f000 fbd3 	bl	8000f70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 80007ca:	2011      	movs	r0, #17
 80007cc:	f000 fbed 	bl	8000faa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI7_IRQn, 0, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2100      	movs	r1, #0
 80007d4:	2012      	movs	r0, #18
 80007d6:	f000 fbcb 	bl	8000f70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI7_IRQn);
 80007da:	2012      	movs	r0, #18
 80007dc:	f000 fbe5 	bl	8000faa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2100      	movs	r1, #0
 80007e4:	2018      	movs	r0, #24
 80007e6:	f000 fbc3 	bl	8000f70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 80007ea:	2018      	movs	r0, #24
 80007ec:	f000 fbdd 	bl	8000faa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007f0:	bf00      	nop
 80007f2:	3720      	adds	r7, #32
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	46020c00 	.word	0x46020c00
 80007fc:	42020400 	.word	0x42020400
 8000800:	42020800 	.word	0x42020800

08000804 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000808:	b672      	cpsid	i
}
 800080a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <Error_Handler+0x8>

08000810 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000816:	4b0a      	ldr	r3, [pc, #40]	@ (8000840 <HAL_MspInit+0x30>)
 8000818:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800081c:	4a08      	ldr	r2, [pc, #32]	@ (8000840 <HAL_MspInit+0x30>)
 800081e:	f043 0304 	orr.w	r3, r3, #4
 8000822:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000826:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <HAL_MspInit+0x30>)
 8000828:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800082c:	f003 0304 	and.w	r3, r3, #4
 8000830:	607b      	str	r3, [r7, #4]
 8000832:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	46020c00 	.word	0x46020c00

08000844 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a0b      	ldr	r2, [pc, #44]	@ (8000880 <HAL_TIM_Base_MspInit+0x3c>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d10e      	bne.n	8000874 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000856:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <HAL_TIM_Base_MspInit+0x40>)
 8000858:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800085c:	4a09      	ldr	r2, [pc, #36]	@ (8000884 <HAL_TIM_Base_MspInit+0x40>)
 800085e:	f043 0302 	orr.w	r3, r3, #2
 8000862:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000866:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <HAL_TIM_Base_MspInit+0x40>)
 8000868:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800086c:	f003 0302 	and.w	r3, r3, #2
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	40000400 	.word	0x40000400
 8000884:	46020c00 	.word	0x46020c00

08000888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <NMI_Handler+0x4>

08000890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <HardFault_Handler+0x4>

08000898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <MemManage_Handler+0x4>

080008a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <BusFault_Handler+0x4>

080008a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <UsageFault_Handler+0x4>

080008b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008de:	f000 fa6f 	bl	8000dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 80008ea:	2040      	movs	r0, #64	@ 0x40
 80008ec:	f000 fd6e 	bl	80013cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B3_Pin);
 80008f8:	2080      	movs	r0, #128	@ 0x80
 80008fa:	f000 fd67 	bl	80013cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}

08000902 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000906:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800090a:	f000 fd5f 	bl	80013cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  __IO uint32_t tmpreg;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000918:	4b07      	ldr	r3, [pc, #28]	@ (8000938 <SystemInit+0x24>)
 800091a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800091e:	4a06      	ldr	r2, [pc, #24]	@ (8000938 <SystemInit+0x24>)
 8000920:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000924:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
 8000928:	4b03      	ldr	r3, [pc, #12]	@ (8000938 <SystemInit+0x24>)
 800092a:	4a04      	ldr	r2, [pc, #16]	@ (800093c <SystemInit+0x28>)
 800092c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, ((*(uint32_t *)(FLASH_ENGY_BASE + 0x2ABUL)) & 0x3FUL));

  /* Disable VREFBUF kernel clock */
  CLEAR_BIT(RCC->APB7ENR, RCC_APB7ENR_VREFEN);
#endif /* VREFBUF */
}
 800092e:	bf00      	nop
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	e000ed00 	.word	0xe000ed00
 800093c:	08000000 	.word	0x08000000

08000940 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000940:	b480      	push	{r7}
 8000942:	b089      	sub	sp, #36	@ 0x24
 8000944:	af00      	add	r7, sp, #0
  uint32_t plln;
  float_t fracn;
  float_t pllvco;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 8000946:	4b4f      	ldr	r3, [pc, #316]	@ (8000a84 <SystemCoreClockUpdate+0x144>)
 8000948:	69db      	ldr	r3, [r3, #28]
 800094a:	f003 030c 	and.w	r3, r3, #12
 800094e:	2b08      	cmp	r3, #8
 8000950:	d002      	beq.n	8000958 <SystemCoreClockUpdate+0x18>
 8000952:	2b0c      	cmp	r3, #12
 8000954:	d00b      	beq.n	800096e <SystemCoreClockUpdate+0x2e>
 8000956:	e07d      	b.n	8000a54 <SystemCoreClockUpdate+0x114>
  {
    case RCC_CFGR1_SWS_1:  /* HSE used as system clock source */
      SystemCoreClock = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8000958:	4b4a      	ldr	r3, [pc, #296]	@ (8000a84 <SystemCoreClockUpdate+0x144>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	0d1b      	lsrs	r3, r3, #20
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	4a49      	ldr	r2, [pc, #292]	@ (8000a88 <SystemCoreClockUpdate+0x148>)
 8000964:	fa22 f303 	lsr.w	r3, r2, r3
 8000968:	4a48      	ldr	r2, [pc, #288]	@ (8000a8c <SystemCoreClockUpdate+0x14c>)
 800096a:	6013      	str	r3, [r2, #0]
      break;
 800096c:	e076      	b.n	8000a5c <SystemCoreClockUpdate+0x11c>

    case (RCC_CFGR1_SWS_0 | RCC_CFGR1_SWS_1):  /* PLL1 used as system clock source */
      /* PLL_VCO = (PLLsource / PLLM) * PLLN * FractionnalPart
          SYSCLK = PLL_VCO / PLLR */
      /* Get PLL1 CFGR and DIVR register values */
      tmp1 = RCC->PLL1CFGR;
 800096e:	4b45      	ldr	r3, [pc, #276]	@ (8000a84 <SystemCoreClockUpdate+0x144>)
 8000970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000972:	61fb      	str	r3, [r7, #28]
      tmp2 = RCC->PLL1DIVR;
 8000974:	4b43      	ldr	r3, [pc, #268]	@ (8000a84 <SystemCoreClockUpdate+0x144>)
 8000976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000978:	617b      	str	r3, [r7, #20]

      /* Retrieve PLL1 multiplication factor and divider */
      pllm = ((tmp1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	0a1b      	lsrs	r3, r3, #8
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	3301      	adds	r3, #1
 8000984:	613b      	str	r3, [r7, #16]
      plln = (tmp2 & RCC_PLL1DIVR_PLL1N) + 1U;
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800098c:	3301      	adds	r3, #1
 800098e:	60fb      	str	r3, [r7, #12]
      pllr = ((tmp2 & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U;
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	0e1b      	lsrs	r3, r3, #24
 8000994:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000998:	3301      	adds	r3, #1
 800099a:	60bb      	str	r3, [r7, #8]

      /* Check if fractional part is enable */
      if ((tmp1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u)
 800099c:	69fb      	ldr	r3, [r7, #28]
 800099e:	f003 0310 	and.w	r3, r3, #16
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d00b      	beq.n	80009be <SystemCoreClockUpdate+0x7e>
      {
        fracn = (float_t)((uint32_t)((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80009a6:	4b37      	ldr	r3, [pc, #220]	@ (8000a84 <SystemCoreClockUpdate+0x144>)
 80009a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80009aa:	08db      	lsrs	r3, r3, #3
 80009ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80009b0:	ee07 3a90 	vmov	s15, r3
 80009b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009b8:	edc7 7a06 	vstr	s15, [r7, #24]
 80009bc:	e002      	b.n	80009c4 <SystemCoreClockUpdate+0x84>
      }
      else
      {
        fracn = (float_t)0U;
 80009be:	f04f 0300 	mov.w	r3, #0
 80009c2:	61bb      	str	r3, [r7, #24]
      }

      /* determine PLL source */
      pllsource = (tmp1 & RCC_PLL1CFGR_PLL1SRC);
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	f003 0303 	and.w	r3, r3, #3
 80009ca:	607b      	str	r3, [r7, #4]
      switch (pllsource)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d003      	beq.n	80009da <SystemCoreClockUpdate+0x9a>
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2b03      	cmp	r3, #3
 80009d6:	d003      	beq.n	80009e0 <SystemCoreClockUpdate+0xa0>
 80009d8:	e00c      	b.n	80009f4 <SystemCoreClockUpdate+0xb4>
      {
        /* HSI used as PLL1 clock source */
        case RCC_PLL1CFGR_PLL1SRC_1:
          tmp1 = HSI_VALUE;
 80009da:	4b2d      	ldr	r3, [pc, #180]	@ (8000a90 <SystemCoreClockUpdate+0x150>)
 80009dc:	61fb      	str	r3, [r7, #28]
          break;
 80009de:	e00c      	b.n	80009fa <SystemCoreClockUpdate+0xba>

        /* HSE used as PLL1 clock source */
        case (RCC_PLL1CFGR_PLL1SRC_0 | RCC_PLL1CFGR_PLL1SRC_1):
          tmp1 = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 80009e0:	4b28      	ldr	r3, [pc, #160]	@ (8000a84 <SystemCoreClockUpdate+0x144>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	0d1b      	lsrs	r3, r3, #20
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	4a27      	ldr	r2, [pc, #156]	@ (8000a88 <SystemCoreClockUpdate+0x148>)
 80009ec:	fa22 f303 	lsr.w	r3, r2, r3
 80009f0:	61fb      	str	r3, [r7, #28]
          break;
 80009f2:	e002      	b.n	80009fa <SystemCoreClockUpdate+0xba>

        default:
          tmp1 = 0U;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61fb      	str	r3, [r7, #28]
          break;
 80009f8:	bf00      	nop
      }

      /* Compute VCO output frequency */
      pllvco = ((float_t) tmp1 / (float_t)pllm) * (((float_t)plln + (float_t)(fracn / (float_t)0x2000U)));
 80009fa:	69fb      	ldr	r3, [r7, #28]
 80009fc:	ee07 3a90 	vmov	s15, r3
 8000a00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	ee07 3a90 	vmov	s15, r3
 8000a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	ee07 3a90 	vmov	s15, r3
 8000a18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a1c:	ed97 6a06 	vldr	s12, [r7, #24]
 8000a20:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8000a94 <SystemCoreClockUpdate+0x154>
 8000a24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8000a28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000a2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a30:	edc7 7a00 	vstr	s15, [r7]
      SystemCoreClock = (uint32_t)((float_t)(pllvco / (float_t)pllr));
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	ee07 3a90 	vmov	s15, r3
 8000a3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a3e:	edd7 6a00 	vldr	s13, [r7]
 8000a42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a4a:	ee17 2a90 	vmov	r2, s15
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a8c <SystemCoreClockUpdate+0x14c>)
 8000a50:	601a      	str	r2, [r3, #0]
      break;
 8000a52:	e003      	b.n	8000a5c <SystemCoreClockUpdate+0x11c>

    case 0x00u:  /* HSI used as system clock source */
    default:
      SystemCoreClock = HSI_VALUE;
 8000a54:	4b0d      	ldr	r3, [pc, #52]	@ (8000a8c <SystemCoreClockUpdate+0x14c>)
 8000a56:	4a0e      	ldr	r2, [pc, #56]	@ (8000a90 <SystemCoreClockUpdate+0x150>)
 8000a58:	601a      	str	r2, [r3, #0]
      break;
 8000a5a:	bf00      	nop
  }

  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp1 = AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE)];
 8000a5c:	4b09      	ldr	r3, [pc, #36]	@ (8000a84 <SystemCoreClockUpdate+0x144>)
 8000a5e:	6a1b      	ldr	r3, [r3, #32]
 8000a60:	f003 0307 	and.w	r3, r3, #7
 8000a64:	4a0c      	ldr	r2, [pc, #48]	@ (8000a98 <SystemCoreClockUpdate+0x158>)
 8000a66:	5cd3      	ldrb	r3, [r2, r3]
 8000a68:	61fb      	str	r3, [r7, #28]

  /* HCLK clock frequency */
  SystemCoreClock >>= tmp1;
 8000a6a:	4b08      	ldr	r3, [pc, #32]	@ (8000a8c <SystemCoreClockUpdate+0x14c>)
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	69fb      	ldr	r3, [r7, #28]
 8000a70:	fa22 f303 	lsr.w	r3, r2, r3
 8000a74:	4a05      	ldr	r2, [pc, #20]	@ (8000a8c <SystemCoreClockUpdate+0x14c>)
 8000a76:	6013      	str	r3, [r2, #0]
}
 8000a78:	bf00      	nop
 8000a7a:	3724      	adds	r7, #36	@ 0x24
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	46020c00 	.word	0x46020c00
 8000a88:	01e84800 	.word	0x01e84800
 8000a8c:	20000000 	.word	0x20000000
 8000a90:	00f42400 	.word	0x00f42400
 8000a94:	46000000 	.word	0x46000000
 8000a98:	080032dc 	.word	0x080032dc

08000a9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000a9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ad4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000aa0:	f7ff ff38 	bl	8000914 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000aa4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000aa6:	e003      	b.n	8000ab0 <LoopCopyDataInit>

08000aa8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000aaa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000aac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000aae:	3104      	adds	r1, #4

08000ab0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ab0:	480a      	ldr	r0, [pc, #40]	@ (8000adc <LoopForever+0xa>)
	ldr	r3, =_edata
 8000ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000ab4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000ab6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ab8:	d3f6      	bcc.n	8000aa8 <CopyDataInit>
	ldr	r2, =_sbss
 8000aba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000abc:	e002      	b.n	8000ac4 <LoopFillZerobss>

08000abe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000abe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ac0:	f842 3b04 	str.w	r3, [r2], #4

08000ac4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000ac4:	4b08      	ldr	r3, [pc, #32]	@ (8000ae8 <LoopForever+0x16>)
	cmp	r2, r3
 8000ac6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ac8:	d3f9      	bcc.n	8000abe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000aca:	f002 fbd7 	bl	800327c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ace:	f7ff fd23 	bl	8000518 <main>

08000ad2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ad2:	e7fe      	b.n	8000ad2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000ad4:	20020000 	.word	0x20020000
	ldr	r3, =_sidata
 8000ad8:	08003314 	.word	0x08003314
	ldr	r0, =_sdata
 8000adc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000ae0:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8000ae4:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8000ae8:	20000120 	.word	0x20000120

08000aec <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000aec:	e7fe      	b.n	8000aec <ADC4_IRQHandler>
	...

08000af0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                  configuration information for the specified COM peripheral.
  * @retval BSP error code.
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	6039      	str	r1, [r7, #0]
 8000afa:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
 8000afc:	2300      	movs	r3, #0
 8000afe:	60fb      	str	r3, [r7, #12]

  if (COM_Init == NULL)
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d103      	bne.n	8000b0e <BSP_COM_Init+0x1e>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8000b06:	f06f 0301 	mvn.w	r3, #1
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	e026      	b.n	8000b5c <BSP_COM_Init+0x6c>
  }
  else
  {
    /* Initialize COM instance */
    hcom_uart[COM].Instance = COM_UART[COM];
 8000b0e:	79fa      	ldrb	r2, [r7, #7]
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	4915      	ldr	r1, [pc, #84]	@ (8000b68 <BSP_COM_Init+0x78>)
 8000b14:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000b18:	4914      	ldr	r1, [pc, #80]	@ (8000b6c <BSP_COM_Init+0x7c>)
 8000b1a:	2094      	movs	r0, #148	@ 0x94
 8000b1c:	fb00 f303 	mul.w	r3, r0, r3
 8000b20:	440b      	add	r3, r1
 8000b22:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    UART_MspInit(&hcom_uart[COM]);
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	2294      	movs	r2, #148	@ 0x94
 8000b28:	fb02 f303 	mul.w	r3, r2, r3
 8000b2c:	4a0f      	ldr	r2, [pc, #60]	@ (8000b6c <BSP_COM_Init+0x7c>)
 8000b2e:	4413      	add	r3, r2
 8000b30:	4618      	mov	r0, r3
 8000b32:	f000 f84f 	bl	8000bd4 <UART_MspInit>
        status = BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if (status == BSP_ERROR_NONE)
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d10f      	bne.n	8000b5c <BSP_COM_Init+0x6c>
    {
      if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000b3c:	79fb      	ldrb	r3, [r7, #7]
 8000b3e:	2294      	movs	r2, #148	@ 0x94
 8000b40:	fb02 f303 	mul.w	r3, r2, r3
 8000b44:	4a09      	ldr	r2, [pc, #36]	@ (8000b6c <BSP_COM_Init+0x7c>)
 8000b46:	4413      	add	r3, r2
 8000b48:	6839      	ldr	r1, [r7, #0]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 f810 	bl	8000b70 <MX_USART1_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d002      	beq.n	8000b5c <BSP_COM_Init+0x6c>
      {
        status = BSP_ERROR_PERIPH_FAILURE;
 8000b56:	f06f 0303 	mvn.w	r3, #3
 8000b5a:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return status;
 8000b5c:	68fb      	ldr	r3, [r7, #12]
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3710      	adds	r7, #16
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000004 	.word	0x20000004
 8000b6c:	20000088 	.word	0x20000088

08000b70 <MX_USART1_Init>:
  * @param  huart UART handle.
  * @param  MXInit UART initialization structure.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate       = MXInit->BaudRate;
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685a      	ldr	r2, [r3, #4]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	891b      	ldrh	r3, [r3, #8]
 8000b8e:	461a      	mov	r2, r3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	60da      	str	r2, [r3, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	895b      	ldrh	r3, [r3, #10]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	611a      	str	r2, [r3, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	220c      	movs	r2, #12
 8000ba2:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	899b      	ldrh	r3, [r3, #12]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000bb4:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2200      	movs	r2, #0
 8000bba:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_UART_Init(huart);
 8000bc2:	6878      	ldr	r0, [r7, #4]
 8000bc4:	f001 fe3a 	bl	800283c <HAL_UART_Init>
 8000bc8:	4603      	mov	r3, r0
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
	...

08000bd4 <UART_MspInit>:
  * @brief  Initialize UART MSP.
  * @param  huart UART handle.
  * @retval None.
  */
static void UART_MspInit(UART_HandleTypeDef *huart)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	@ 0x28
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable COM and GPIO clocks */
  COM1_TX_GPIO_CLK_ENABLE();
 8000bdc:	4b26      	ldr	r3, [pc, #152]	@ (8000c78 <UART_MspInit+0xa4>)
 8000bde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000be2:	4a25      	ldr	r2, [pc, #148]	@ (8000c78 <UART_MspInit+0xa4>)
 8000be4:	f043 0302 	orr.w	r3, r3, #2
 8000be8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bec:	4b22      	ldr	r3, [pc, #136]	@ (8000c78 <UART_MspInit+0xa4>)
 8000bee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bf2:	f003 0302 	and.w	r3, r3, #2
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8000c78 <UART_MspInit+0xa4>)
 8000bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c00:	4a1d      	ldr	r2, [pc, #116]	@ (8000c78 <UART_MspInit+0xa4>)
 8000c02:	f043 0301 	orr.w	r3, r3, #1
 8000c06:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c78 <UART_MspInit+0xa4>)
 8000c0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c10:	f003 0301 	and.w	r3, r3, #1
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	68fb      	ldr	r3, [r7, #12]
  COM1_CLK_ENABLE();
 8000c18:	4b17      	ldr	r3, [pc, #92]	@ (8000c78 <UART_MspInit+0xa4>)
 8000c1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c1e:	4a16      	ldr	r2, [pc, #88]	@ (8000c78 <UART_MspInit+0xa4>)
 8000c20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c24:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000c28:	4b13      	ldr	r3, [pc, #76]	@ (8000c78 <UART_MspInit+0xa4>)
 8000c2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	68bb      	ldr	r3, [r7, #8]

  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM1_TX_PIN;
 8000c36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c3a:	617b      	str	r3, [r7, #20]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000c40:	2302      	movs	r3, #2
 8000c42:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8000c44:	2301      	movs	r3, #1
 8000c46:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Alternate = COM1_TX_AF;
 8000c48:	2307      	movs	r3, #7
 8000c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &GPIO_Init);
 8000c4c:	f107 0314 	add.w	r3, r7, #20
 8000c50:	4619      	mov	r1, r3
 8000c52:	480a      	ldr	r0, [pc, #40]	@ (8000c7c <UART_MspInit+0xa8>)
 8000c54:	f000 fa32 	bl	80010bc <HAL_GPIO_Init>

  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM1_RX_PIN;
 8000c58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c5c:	617b      	str	r3, [r7, #20]
  GPIO_Init.Alternate = COM1_RX_AF;
 8000c5e:	2307      	movs	r3, #7
 8000c60:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &GPIO_Init);
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	4619      	mov	r1, r3
 8000c68:	4805      	ldr	r0, [pc, #20]	@ (8000c80 <UART_MspInit+0xac>)
 8000c6a:	f000 fa27 	bl	80010bc <HAL_GPIO_Init>
}
 8000c6e:	bf00      	nop
 8000c70:	3728      	adds	r7, #40	@ 0x28
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	46020c00 	.word	0x46020c00
 8000c7c:	42020400 	.word	0x42020400
 8000c80:	42020000 	.word	0x42020000

08000c84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c88:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc0 <HAL_Init+0x3c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc0 <HAL_Init+0x3c>)
 8000c8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c94:	2003      	movs	r0, #3
 8000c96:	f000 f960 	bl	8000f5a <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency */
  SystemCoreClockUpdate();
 8000c9a:	f7ff fe51 	bl	8000940 <SystemCoreClockUpdate>

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000c9e:	2004      	movs	r0, #4
 8000ca0:	f000 f9b4 	bl	800100c <HAL_SYSTICK_CLKSourceConfig>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ca4:	200f      	movs	r0, #15
 8000ca6:	f000 f80d 	bl	8000cc4 <HAL_InitTick>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <HAL_Init+0x30>
  {
    return HAL_ERROR;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	e002      	b.n	8000cba <HAL_Init+0x36>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000cb4:	f7ff fdac 	bl	8000810 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cb8:	2300      	movs	r3, #0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40022000 	.word	0x40022000

08000cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000cd0:	4b36      	ldr	r3, [pc, #216]	@ (8000dac <HAL_InitTick+0xe8>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d101      	bne.n	8000cdc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	e062      	b.n	8000da2 <HAL_InitTick+0xde>
  }

  /* Check Clock source to calculate the tickNumber */
  if(READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000cdc:	4b34      	ldr	r3, [pc, #208]	@ (8000db0 <HAL_InitTick+0xec>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f003 0304 	and.w	r3, r3, #4
 8000ce4:	2b04      	cmp	r3, #4
 8000ce6:	d10c      	bne.n	8000d02 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000ce8:	4b32      	ldr	r3, [pc, #200]	@ (8000db4 <HAL_InitTick+0xf0>)
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	4b2f      	ldr	r3, [pc, #188]	@ (8000dac <HAL_InitTick+0xe8>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	e03d      	b.n	8000d7e <HAL_InitTick+0xba>
  }
  else
  {
    systicksel = __HAL_RCC_GET_SYSTICK_SOURCE();
 8000d02:	4b2d      	ldr	r3, [pc, #180]	@ (8000db8 <HAL_InitTick+0xf4>)
 8000d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d08:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000d0c:	60bb      	str	r3, [r7, #8]
    switch (systicksel)
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d14:	d025      	beq.n	8000d62 <HAL_InitTick+0x9e>
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d1c:	d82e      	bhi.n	8000d7c <HAL_InitTick+0xb8>
 8000d1e:	68bb      	ldr	r3, [r7, #8]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d004      	beq.n	8000d2e <HAL_InitTick+0x6a>
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000d2a:	d00d      	beq.n	8000d48 <HAL_InitTick+0x84>
        break;
#endif

      default:
        /* Nothing to do */
        break;
 8000d2c:	e026      	b.n	8000d7c <HAL_InitTick+0xb8>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000d2e:	4b21      	ldr	r3, [pc, #132]	@ (8000db4 <HAL_InitTick+0xf0>)
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	4b1e      	ldr	r3, [pc, #120]	@ (8000dac <HAL_InitTick+0xe8>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	4619      	mov	r1, r3
 8000d38:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000d3c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d44:	60fb      	str	r3, [r7, #12]
        break;
 8000d46:	e01a      	b.n	8000d7e <HAL_InitTick+0xba>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000d48:	4b18      	ldr	r3, [pc, #96]	@ (8000dac <HAL_InitTick+0xe8>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d52:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d56:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d5e:	60fb      	str	r3, [r7, #12]
        break;
 8000d60:	e00d      	b.n	8000d7e <HAL_InitTick+0xba>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000d62:	4b12      	ldr	r3, [pc, #72]	@ (8000dac <HAL_InitTick+0xe8>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	461a      	mov	r2, r3
 8000d68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d70:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d78:	60fb      	str	r3, [r7, #12]
        break;
 8000d7a:	e000      	b.n	8000d7e <HAL_InitTick+0xba>
        break;
 8000d7c:	bf00      	nop
    }
  }

  /* Configure the SysTick */
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000d7e:	68f8      	ldr	r0, [r7, #12]
 8000d80:	f000 f922 	bl	8000fc8 <HAL_SYSTICK_Config>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <HAL_InitTick+0xca>
  {
    return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e009      	b.n	8000da2 <HAL_InitTick+0xde>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	6879      	ldr	r1, [r7, #4]
 8000d92:	f04f 30ff 	mov.w	r0, #4294967295
 8000d96:	f000 f8eb 	bl	8000f70 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000d9a:	4a08      	ldr	r2, [pc, #32]	@ (8000dbc <HAL_InitTick+0xf8>)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3710      	adds	r7, #16
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	2000000c 	.word	0x2000000c
 8000db0:	e000e010 	.word	0xe000e010
 8000db4:	20000000 	.word	0x20000000
 8000db8:	46020c00 	.word	0x46020c00
 8000dbc:	20000008 	.word	0x20000008

08000dc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dc4:	4b06      	ldr	r3, [pc, #24]	@ (8000de0 <HAL_IncTick+0x20>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <HAL_IncTick+0x24>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4413      	add	r3, r2
 8000dd0:	4a04      	ldr	r2, [pc, #16]	@ (8000de4 <HAL_IncTick+0x24>)
 8000dd2:	6013      	str	r3, [r2, #0]
}
 8000dd4:	bf00      	nop
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	2000000c 	.word	0x2000000c
 8000de4:	2000011c 	.word	0x2000011c

08000de8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  return uwTick;
 8000dec:	4b03      	ldr	r3, [pc, #12]	@ (8000dfc <HAL_GetTick+0x14>)
 8000dee:	681b      	ldr	r3, [r3, #0]
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	2000011c 	.word	0x2000011c

08000e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e10:	4b0c      	ldr	r3, [pc, #48]	@ (8000e44 <__NVIC_SetPriorityGrouping+0x44>)
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e16:	68ba      	ldr	r2, [r7, #8]
 8000e18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e32:	4a04      	ldr	r2, [pc, #16]	@ (8000e44 <__NVIC_SetPriorityGrouping+0x44>)
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	60d3      	str	r3, [r2, #12]
}
 8000e38:	bf00      	nop
 8000e3a:	3714      	adds	r7, #20
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e4c:	4b04      	ldr	r3, [pc, #16]	@ (8000e60 <__NVIC_GetPriorityGrouping+0x18>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	0a1b      	lsrs	r3, r3, #8
 8000e52:	f003 0307 	and.w	r3, r3, #7
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	db0b      	blt.n	8000e8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	f003 021f 	and.w	r2, r3, #31
 8000e7c:	4907      	ldr	r1, [pc, #28]	@ (8000e9c <__NVIC_EnableIRQ+0x38>)
 8000e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e82:	095b      	lsrs	r3, r3, #5
 8000e84:	2001      	movs	r0, #1
 8000e86:	fa00 f202 	lsl.w	r2, r0, r2
 8000e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e8e:	bf00      	nop
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000e100 	.word	0xe000e100

08000ea0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	6039      	str	r1, [r7, #0]
 8000eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	db0a      	blt.n	8000eca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	b2da      	uxtb	r2, r3
 8000eb8:	490c      	ldr	r1, [pc, #48]	@ (8000eec <__NVIC_SetPriority+0x4c>)
 8000eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebe:	0112      	lsls	r2, r2, #4
 8000ec0:	b2d2      	uxtb	r2, r2
 8000ec2:	440b      	add	r3, r1
 8000ec4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ec8:	e00a      	b.n	8000ee0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	b2da      	uxtb	r2, r3
 8000ece:	4908      	ldr	r1, [pc, #32]	@ (8000ef0 <__NVIC_SetPriority+0x50>)
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	f003 030f 	and.w	r3, r3, #15
 8000ed6:	3b04      	subs	r3, #4
 8000ed8:	0112      	lsls	r2, r2, #4
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	440b      	add	r3, r1
 8000ede:	761a      	strb	r2, [r3, #24]
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000e100 	.word	0xe000e100
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b089      	sub	sp, #36	@ 0x24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	f003 0307 	and.w	r3, r3, #7
 8000f06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	f1c3 0307 	rsb	r3, r3, #7
 8000f0e:	2b04      	cmp	r3, #4
 8000f10:	bf28      	it	cs
 8000f12:	2304      	movcs	r3, #4
 8000f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	3304      	adds	r3, #4
 8000f1a:	2b06      	cmp	r3, #6
 8000f1c:	d902      	bls.n	8000f24 <NVIC_EncodePriority+0x30>
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	3b03      	subs	r3, #3
 8000f22:	e000      	b.n	8000f26 <NVIC_EncodePriority+0x32>
 8000f24:	2300      	movs	r3, #0
 8000f26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f28:	f04f 32ff 	mov.w	r2, #4294967295
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43da      	mvns	r2, r3
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	401a      	ands	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	fa01 f303 	lsl.w	r3, r1, r3
 8000f46:	43d9      	mvns	r1, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f4c:	4313      	orrs	r3, r2
         );
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3724      	adds	r7, #36	@ 0x24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b082      	sub	sp, #8
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f7ff ff4c 	bl	8000e00 <__NVIC_SetPriorityGrouping>
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
 8000f7c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup;

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
 8000f7e:	f7ff ff63 	bl	8000e48 <__NVIC_GetPriorityGrouping>
 8000f82:	4603      	mov	r3, r0
 8000f84:	f003 0307 	and.w	r3, r3, #7
 8000f88:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	68b9      	ldr	r1, [r7, #8]
 8000f8e:	6978      	ldr	r0, [r7, #20]
 8000f90:	f7ff ffb0 	bl	8000ef4 <NVIC_EncodePriority>
 8000f94:	4602      	mov	r2, r0
 8000f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9a:	4611      	mov	r1, r2
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff ff7f 	bl	8000ea0 <__NVIC_SetPriority>
}
 8000fa2:	bf00      	nop
 8000fa4:	3718      	adds	r7, #24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbaxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	b082      	sub	sp, #8
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff ff53 	bl	8000e64 <__NVIC_EnableIRQ>
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3b01      	subs	r3, #1
 8000fd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fd8:	d301      	bcc.n	8000fde <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e00d      	b.n	8000ffa <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000fde:	4a0a      	ldr	r2, [pc, #40]	@ (8001008 <HAL_SYSTICK_Config+0x40>)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000fe6:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <HAL_SYSTICK_Config+0x40>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <HAL_SYSTICK_Config+0x40>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a05      	ldr	r2, [pc, #20]	@ (8001008 <HAL_SYSTICK_Config+0x40>)
 8000ff2:	f043 0303 	orr.w	r3, r3, #3
 8000ff6:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	e000e010 	.word	0xe000e010

0800100c <HAL_SYSTICK_CLKSourceConfig>:
  *
  *             (*) value not defined in all devices.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b04      	cmp	r3, #4
 8001018:	d844      	bhi.n	80010a4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800101a:	a201      	add	r2, pc, #4	@ (adr r2, 8001020 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800101c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001020:	08001043 	.word	0x08001043
 8001024:	08001061 	.word	0x08001061
 8001028:	08001083 	.word	0x08001083
 800102c:	080010a5 	.word	0x080010a5
 8001030:	08001035 	.word	0x08001035
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001034:	4b1f      	ldr	r3, [pc, #124]	@ (80010b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a1e      	ldr	r2, [pc, #120]	@ (80010b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800103a:	f043 0304 	orr.w	r3, r3, #4
 800103e:	6013      	str	r3, [r2, #0]
      break;
 8001040:	e031      	b.n	80010a6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001042:	4b1c      	ldr	r3, [pc, #112]	@ (80010b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a1b      	ldr	r2, [pc, #108]	@ (80010b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001048:	f023 0304 	bic.w	r3, r3, #4
 800104c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800104e:	4b1a      	ldr	r3, [pc, #104]	@ (80010b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001054:	4a18      	ldr	r2, [pc, #96]	@ (80010b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001056:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800105a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800105e:	e022      	b.n	80010a6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001060:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a13      	ldr	r2, [pc, #76]	@ (80010b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001066:	f023 0304 	bic.w	r3, r3, #4
 800106a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 800106c:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800106e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001072:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001076:	4a10      	ldr	r2, [pc, #64]	@ (80010b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001078:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800107c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001080:	e011      	b.n	80010a6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001082:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a0b      	ldr	r2, [pc, #44]	@ (80010b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001088:	f023 0304 	bic.w	r3, r3, #4
 800108c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800108e:	4b0a      	ldr	r3, [pc, #40]	@ (80010b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001090:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001094:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001098:	4a07      	ldr	r2, [pc, #28]	@ (80010b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800109a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800109e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80010a2:	e000      	b.n	80010a6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (RCC_CCIPR1_SYSTICKSEL_1 | RCC_CCIPR1_SYSTICKSEL_0));
      break;
#endif
    default:
      /* Nothing to do */
      break;
 80010a4:	bf00      	nop
  }
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	e000e010 	.word	0xe000e010
 80010b8:	46020c00 	.word	0x46020c00

080010bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80010bc:	b480      	push	{r7}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80010ca:	e13a      	b.n	8001342 <HAL_GPIO_Init+0x286>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	2101      	movs	r1, #1
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	fa01 f303 	lsl.w	r3, r1, r3
 80010d8:	4013      	ands	r3, r2
 80010da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	f000 812c 	beq.w	800133c <HAL_GPIO_Init+0x280>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f003 0303 	and.w	r3, r3, #3
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d005      	beq.n	80010fc <HAL_GPIO_Init+0x40>
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f003 0303 	and.w	r3, r3, #3
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d130      	bne.n	800115e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	2203      	movs	r2, #3
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	68da      	ldr	r2, [r3, #12]
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	4313      	orrs	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001132:	2201      	movs	r2, #1
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43db      	mvns	r3, r3
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	4013      	ands	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	091b      	lsrs	r3, r3, #4
 8001148:	f003 0201 	and.w	r2, r3, #1
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4313      	orrs	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f003 0303 	and.w	r3, r3, #3
 8001166:	2b03      	cmp	r3, #3
 8001168:	d109      	bne.n	800117e <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8001172:	2b03      	cmp	r3, #3
 8001174:	d11b      	bne.n	80011ae <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d017      	beq.n	80011ae <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	2203      	movs	r2, #3
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f003 0303 	and.w	r3, r3, #3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d123      	bne.n	8001202 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	08da      	lsrs	r2, r3, #3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3208      	adds	r2, #8
 80011c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	220f      	movs	r2, #15
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43db      	mvns	r3, r3
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	4013      	ands	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	691a      	ldr	r2, [r3, #16]
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f003 0307 	and.w	r3, r3, #7
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	08da      	lsrs	r2, r3, #3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3208      	adds	r2, #8
 80011fc:	6939      	ldr	r1, [r7, #16]
 80011fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	2203      	movs	r2, #3
 800120e:	fa02 f303 	lsl.w	r3, r2, r3
 8001212:	43db      	mvns	r3, r3
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4013      	ands	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f003 0203 	and.w	r2, r3, #3
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	4313      	orrs	r3, r2
 800122e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d07c      	beq.n	800133c <HAL_GPIO_Init+0x280>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8001242:	4a47      	ldr	r2, [pc, #284]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	089b      	lsrs	r3, r3, #2
 8001248:	3318      	adds	r3, #24
 800124a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800124e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	f003 0303 	and.w	r3, r3, #3
 8001256:	00db      	lsls	r3, r3, #3
 8001258:	220f      	movs	r2, #15
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	4013      	ands	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	0a9a      	lsrs	r2, r3, #10
 800126a:	4b3e      	ldr	r3, [pc, #248]	@ (8001364 <HAL_GPIO_Init+0x2a8>)
 800126c:	4013      	ands	r3, r2
 800126e:	697a      	ldr	r2, [r7, #20]
 8001270:	f002 0203 	and.w	r2, r2, #3
 8001274:	00d2      	lsls	r2, r2, #3
 8001276:	4093      	lsls	r3, r2
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	4313      	orrs	r3, r2
 800127c:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 800127e:	4938      	ldr	r1, [pc, #224]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	089b      	lsrs	r3, r3, #2
 8001284:	3318      	adds	r3, #24
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800128c:	4b34      	ldr	r3, [pc, #208]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	43db      	mvns	r3, r3
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	4013      	ands	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0x1f4>
        {
          temp |= iocurrent;
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80012b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	43db      	mvns	r3, r3
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4013      	ands	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x21e>
        {
          temp |= iocurrent;
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012da:	4a21      	ldr	r2, [pc, #132]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80012e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 80012e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80012e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	4013      	ands	r3, r2
 80012f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d003      	beq.n	8001306 <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	4313      	orrs	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001306:	4a16      	ldr	r2, [pc, #88]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 800130e:	4b14      	ldr	r3, [pc, #80]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 8001310:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	43db      	mvns	r3, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001334:	4a0a      	ldr	r2, [pc, #40]	@ (8001360 <HAL_GPIO_Init+0x2a4>)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3301      	adds	r3, #1
 8001340:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	fa22 f303 	lsr.w	r3, r2, r3
 800134c:	2b00      	cmp	r3, #0
 800134e:	f47f aebd 	bne.w	80010cc <HAL_GPIO_Init+0x10>
  }
}
 8001352:	bf00      	nop
 8001354:	bf00      	nop
 8001356:	371c      	adds	r7, #28
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	46022000 	.word	0x46022000
 8001364:	002f7f7f 	.word	0x002f7f7f

08001368 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	460b      	mov	r3, r1
 8001372:	807b      	strh	r3, [r7, #2]
 8001374:	4613      	mov	r3, r2
 8001376:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001378:	787b      	ldrb	r3, [r7, #1]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d003      	beq.n	8001386 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800137e:	887a      	ldrh	r2, [r7, #2]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001384:	e002      	b.n	800138c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001386:	887a      	ldrh	r2, [r7, #2]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	695b      	ldr	r3, [r3, #20]
 80013a8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013aa:	887a      	ldrh	r2, [r7, #2]
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4013      	ands	r3, r2
 80013b0:	041a      	lsls	r2, r3, #16
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	43d9      	mvns	r1, r3
 80013b6:	887b      	ldrh	r3, [r7, #2]
 80013b8:	400b      	ands	r3, r1
 80013ba:	431a      	orrs	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	619a      	str	r2, [r3, #24]
}
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00U)
 80013d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80013d8:	68da      	ldr	r2, [r3, #12]
 80013da:	88fb      	ldrh	r3, [r7, #6]
 80013dc:	4013      	ands	r3, r2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d006      	beq.n	80013f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80013e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001414 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80013e4:	88fb      	ldrh	r3, [r7, #6]
 80013e6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 f814 	bl	8001418 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00U)
 80013f0:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80013f2:	691a      	ldr	r2, [r3, #16]
 80013f4:	88fb      	ldrh	r3, [r7, #6]
 80013f6:	4013      	ands	r3, r2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d006      	beq.n	800140a <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80013fc:	4a05      	ldr	r2, [pc, #20]	@ (8001414 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80013fe:	88fb      	ldrh	r3, [r7, #6]
 8001400:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001402:	88fb      	ldrh	r3, [r7, #6]
 8001404:	4618      	mov	r0, r3
 8001406:	f000 f812 	bl	800142e <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	46022000 	.word	0x46022000

08001418 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800142e:	b480      	push	{r7}
 8001430:	b083      	sub	sp, #12
 8001432:	af00      	add	r7, sp, #0
 8001434:	4603      	mov	r3, r0
 8001436:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800144c:	2300      	movs	r3, #0
 800144e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001450:	4b0b      	ldr	r3, [pc, #44]	@ (8001480 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0301 	and.w	r3, r3, #1
 8001458:	2b00      	cmp	r3, #0
 800145a:	d002      	beq.n	8001462 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	73fb      	strb	r3, [r7, #15]
 8001460:	e007      	b.n	8001472 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8001462:	4b07      	ldr	r3, [pc, #28]	@ (8001480 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f023 0204 	bic.w	r2, r3, #4
 800146a:	4905      	ldr	r1, [pc, #20]	@ (8001480 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4313      	orrs	r3, r2
 8001470:	600b      	str	r3, [r1, #0]
  }

  return status;
 8001472:	7bfb      	ldrb	r3, [r7, #15]
}
 8001474:	4618      	mov	r0, r3
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	40030400 	.word	0x40030400

08001484 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001488:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <HAL_ICACHE_Enable+0x1c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a04      	ldr	r2, [pc, #16]	@ (80014a0 <HAL_ICACHE_Enable+0x1c>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	40030400 	.word	0x40030400

080014a4 <HAL_PWREx_ControlVoltageScaling>:
  *        only take effect after the 2.4 GHz RADIO has entered Sleep or Deepsleep mode.
  * @note  In range 2, the 2.4 GHz RADIO shall not transmit nor receive.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  uint32_t vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80014ac:	4b29      	ldr	r3, [pc, #164]	@ (8001554 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80014ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014b4:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d101      	bne.n	80014c2 <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 80014be:	2300      	movs	r3, #0
 80014c0:	e042      	b.n	8001548 <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  /* Set voltage scaling level */
  MODIFY_REG(PWR->VOSR, PWR_VOSR_VOS, VoltageScaling);
 80014c2:	4b24      	ldr	r3, [pc, #144]	@ (8001554 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80014ca:	4922      	ldr	r1, [pc, #136]	@ (8001554 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	60cb      	str	r3, [r1, #12]


  /* Wait until VOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 80014d2:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2232      	movs	r2, #50	@ 0x32
 80014d8:	fb02 f303 	mul.w	r3, r2, r3
 80014dc:	4a1f      	ldr	r2, [pc, #124]	@ (800155c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80014de:	fba2 2303 	umull	r2, r3, r2, r3
 80014e2:	0c9b      	lsrs	r3, r3, #18
 80014e4:	3301      	adds	r3, #1
 80014e6:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80014e8:	e002      	b.n	80014f0 <HAL_PWREx_ControlVoltageScaling+0x4c>
  {
    timeout--;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	3b01      	subs	r3, #1
 80014ee:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80014f0:	4b18      	ldr	r3, [pc, #96]	@ (8001554 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d102      	bne.n	8001502 <HAL_PWREx_ControlVoltageScaling+0x5e>
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1f3      	bne.n	80014ea <HAL_PWREx_ControlVoltageScaling+0x46>
  }

  /* Check time out  */
  if (timeout == 0U)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <HAL_PWREx_ControlVoltageScaling+0x68>
  {
    return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e01d      	b.n	8001548 <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  /* Wait until ACTVOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 800150c:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2232      	movs	r2, #50	@ 0x32
 8001512:	fb02 f303 	mul.w	r3, r2, r3
 8001516:	4a11      	ldr	r2, [pc, #68]	@ (800155c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8001518:	fba2 2303 	umull	r2, r3, r2, r3
 800151c:	0c9b      	lsrs	r3, r3, #18
 800151e:	3301      	adds	r3, #1
 8001520:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001522:	e002      	b.n	800152a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	3b01      	subs	r3, #1
 8001528:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800152a:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800152c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800152e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d102      	bne.n	800153c <HAL_PWREx_ControlVoltageScaling+0x98>
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d1f3      	bne.n	8001524 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out  */
  if (timeout == 0U)
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d101      	bne.n	8001546 <HAL_PWREx_ControlVoltageScaling+0xa2>
  {
    return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e000      	b.n	8001548 <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  return HAL_OK;
 8001546:	2300      	movs	r3, #0
}
 8001548:	4618      	mov	r0, r3
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	46020800 	.word	0x46020800
 8001558:	20000000 	.word	0x20000000
 800155c:	431bde83 	.word	0x431bde83

08001560 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08c      	sub	sp, #48	@ 0x30
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t mask;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d102      	bne.n	8001574 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	f000 bc00 	b.w	8001d74 <HAL_RCC_OscConfig+0x814>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001574:	4b8f      	ldr	r3, [pc, #572]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001576:	69db      	ldr	r3, [r3, #28]
 8001578:	f003 030c 	and.w	r3, r3, #12
 800157c:	623b      	str	r3, [r7, #32]
  pllsrc = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800157e:	4b8d      	ldr	r3, [pc, #564]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001582:	f003 0303 	and.w	r3, r3, #3
 8001586:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0301 	and.w	r3, r3, #1
 8001590:	2b00      	cmp	r3, #0
 8001592:	d072      	beq.n	800167a <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL1 in these cases it is not allowed to be disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001594:	6a3b      	ldr	r3, [r7, #32]
 8001596:	2b08      	cmp	r3, #8
 8001598:	d005      	beq.n	80015a6 <HAL_RCC_OscConfig+0x46>
 800159a:	6a3b      	ldr	r3, [r7, #32]
 800159c:	2b0c      	cmp	r3, #12
 800159e:	d12a      	bne.n	80015f6 <HAL_RCC_OscConfig+0x96>
        ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsrc == RCC_PLLSOURCE_HSE)))
 80015a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015a2:	2b03      	cmp	r3, #3
 80015a4:	d127      	bne.n	80015f6 <HAL_RCC_OscConfig+0x96>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d101      	bne.n	80015b2 <HAL_RCC_OscConfig+0x52>
      {
        return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e3e0      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
      }
      else
      {
        /* Otherwise, applying divider is allowed */
        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015b2:	6a3b      	ldr	r3, [r7, #32]
 80015b4:	2b08      	cmp	r3, #8
 80015b6:	d15f      	bne.n	8001678 <HAL_RCC_OscConfig+0x118>
        {
          assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

          /* Adjust the HSE division factor */
          __HAL_RCC_HSE_CONFIG(RCC_HSE_ON | RCC_OscInitStruct->HSEDiv);
 80015b8:	4b7e      	ldr	r3, [pc, #504]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	4a7b      	ldr	r2, [pc, #492]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 80015c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015cc:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSE value */
          SystemCoreClock = (HSE_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSEPRE)) >> RCC_CR_HSEPRE_Pos)));
 80015ce:	4b79      	ldr	r3, [pc, #484]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	0d1b      	lsrs	r3, r3, #20
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	4a77      	ldr	r2, [pc, #476]	@ (80017b8 <HAL_RCC_OscConfig+0x258>)
 80015da:	fa22 f303 	lsr.w	r3, r2, r3
 80015de:	4a77      	ldr	r2, [pc, #476]	@ (80017bc <HAL_RCC_OscConfig+0x25c>)
 80015e0:	6013      	str	r3, [r2, #0]

          /* Adapt Systick interrupt period */
          if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80015e2:	4b77      	ldr	r3, [pc, #476]	@ (80017c0 <HAL_RCC_OscConfig+0x260>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff fb6c 	bl	8000cc4 <HAL_InitTick>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d042      	beq.n	8001678 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e3be      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
      }
    }
    else
    {
      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d01f      	beq.n	800163e <HAL_RCC_OscConfig+0xde>
      {
        assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG((RCC_OscInitStruct->HSEState | RCC_OscInitStruct->HSEDiv));
 80015fe:	4b6d      	ldr	r3, [pc, #436]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6859      	ldr	r1, [r3, #4]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	430b      	orrs	r3, r1
 8001610:	4968      	ldr	r1, [pc, #416]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001612:	4313      	orrs	r3, r2
 8001614:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001616:	f7ff fbe7 	bl	8000de8 <HAL_GetTick>
 800161a:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0xd0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800161e:	f7ff fbe3 	bl	8000de8 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b64      	cmp	r3, #100	@ 0x64
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0xd0>
          {
            return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e3a1      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001630:	4b60      	ldr	r3, [pc, #384]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d0f0      	beq.n	800161e <HAL_RCC_OscConfig+0xbe>
 800163c:	e01d      	b.n	800167a <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800163e:	4b5d      	ldr	r3, [pc, #372]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	495a      	ldr	r1, [pc, #360]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 800164c:	4313      	orrs	r3, r2
 800164e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001650:	f7ff fbca 	bl	8000de8 <HAL_GetTick>
 8001654:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001658:	f7ff fbc6 	bl	8000de8 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b64      	cmp	r3, #100	@ 0x64
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e384      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800166a:	4b52      	ldr	r3, [pc, #328]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1f0      	bne.n	8001658 <HAL_RCC_OscConfig+0xf8>
 8001676:	e000      	b.n	800167a <HAL_RCC_OscConfig+0x11a>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001678:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d05a      	beq.n	800173c <HAL_RCC_OscConfig+0x1dc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001686:	6a3b      	ldr	r3, [r7, #32]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d005      	beq.n	8001698 <HAL_RCC_OscConfig+0x138>
 800168c:	6a3b      	ldr	r3, [r7, #32]
 800168e:	2b0c      	cmp	r3, #12
 8001690:	d113      	bne.n	80016ba <HAL_RCC_OscConfig+0x15a>
        ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsrc == RCC_PLLSOURCE_HSI)))
 8001692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001694:	2b02      	cmp	r3, #2
 8001696:	d110      	bne.n	80016ba <HAL_RCC_OscConfig+0x15a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	691b      	ldr	r3, [r3, #16]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <HAL_RCC_OscConfig+0x144>
      {
        return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e367      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016a4:	4b43      	ldr	r3, [pc, #268]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	695b      	ldr	r3, [r3, #20]
 80016b0:	041b      	lsls	r3, r3, #16
 80016b2:	4940      	ldr	r1, [pc, #256]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 80016b4:	4313      	orrs	r3, r2
 80016b6:	610b      	str	r3, [r1, #16]
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80016b8:	e040      	b.n	800173c <HAL_RCC_OscConfig+0x1dc>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d023      	beq.n	800170a <HAL_RCC_OscConfig+0x1aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016c2:	4b3c      	ldr	r3, [pc, #240]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a3b      	ldr	r2, [pc, #236]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 80016c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ce:	f7ff fb8b 	bl	8000de8 <HAL_GetTick>
 80016d2:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x188>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016d6:	f7ff fb87 	bl	8000de8 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e345      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016e8:	4b32      	ldr	r3, [pc, #200]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0f0      	beq.n	80016d6 <HAL_RCC_OscConfig+0x176>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016f4:	4b2f      	ldr	r3, [pc, #188]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 80016f6:	691b      	ldr	r3, [r3, #16]
 80016f8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	695b      	ldr	r3, [r3, #20]
 8001700:	041b      	lsls	r3, r3, #16
 8001702:	492c      	ldr	r1, [pc, #176]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001704:	4313      	orrs	r3, r2
 8001706:	610b      	str	r3, [r1, #16]
 8001708:	e018      	b.n	800173c <HAL_RCC_OscConfig+0x1dc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800170a:	4b2a      	ldr	r3, [pc, #168]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a29      	ldr	r2, [pc, #164]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001710:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001714:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001716:	f7ff fb67 	bl	8000de8 <HAL_GetTick>
 800171a:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800171c:	e008      	b.n	8001730 <HAL_RCC_OscConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800171e:	f7ff fb63 	bl	8000de8 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d901      	bls.n	8001730 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e321      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001730:	4b20      	ldr	r3, [pc, #128]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1f0      	bne.n	800171e <HAL_RCC_OscConfig+0x1be>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0308 	and.w	r3, r3, #8
 8001744:	2b00      	cmp	r3, #0
 8001746:	f000 80f8 	beq.w	800193a <HAL_RCC_OscConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800174a:	2300      	movs	r3, #0
 800174c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Update LSI1 configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 8001750:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001752:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001756:	f003 0304 	and.w	r3, r3, #4
 800175a:	2b00      	cmp	r3, #0
 800175c:	d111      	bne.n	8001782 <HAL_RCC_OscConfig+0x222>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800175e:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001764:	4a13      	ldr	r2, [pc, #76]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001766:	f043 0304 	orr.w	r3, r3, #4
 800176a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800176e:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <HAL_RCC_OscConfig+0x254>)
 8001770:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001774:	f003 0304 	and.w	r3, r3, #4
 8001778:	613b      	str	r3, [r7, #16]
 800177a:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800177c:	2301      	movs	r3, #1
 800177e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001782:	4b10      	ldr	r3, [pc, #64]	@ (80017c4 <HAL_RCC_OscConfig+0x264>)
 8001784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	2b00      	cmp	r3, #0
 800178c:	d122      	bne.n	80017d4 <HAL_RCC_OscConfig+0x274>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800178e:	4b0d      	ldr	r3, [pc, #52]	@ (80017c4 <HAL_RCC_OscConfig+0x264>)
 8001790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001792:	4a0c      	ldr	r2, [pc, #48]	@ (80017c4 <HAL_RCC_OscConfig+0x264>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800179a:	f7ff fb25 	bl	8000de8 <HAL_GetTick>
 800179e:	61f8      	str	r0, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80017a0:	e012      	b.n	80017c8 <HAL_RCC_OscConfig+0x268>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017a2:	f7ff fb21 	bl	8000de8 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d90b      	bls.n	80017c8 <HAL_RCC_OscConfig+0x268>
        {
          return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e2df      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
 80017b4:	46020c00 	.word	0x46020c00
 80017b8:	01e84800 	.word	0x01e84800
 80017bc:	20000000 	.word	0x20000000
 80017c0:	20000008 	.word	0x20000008
 80017c4:	46020800 	.word	0x46020800
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80017c8:	4ba8      	ldr	r3, [pc, #672]	@ (8001a6c <HAL_RCC_OscConfig+0x50c>)
 80017ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d0e6      	beq.n	80017a2 <HAL_RCC_OscConfig+0x242>
        }
      }
    }

    /* Get BDCR1 register value */
    tmpreg1 = RCC->BDCR1;
 80017d4:	4ba6      	ldr	r3, [pc, #664]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 80017d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017da:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Define mask depending on LSI presence */
    mask = RCC_BDCR1_LSI1ON;
 80017dc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80017e0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_LSI2_SUPPORT)
    mask |= RCC_BDCR1_LSI2ON;
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80017e8:	61bb      	str	r3, [r7, #24]
#endif /* RCC_LSI2_SUPPORT */

    /* Check the LSI1 State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d079      	beq.n	80018e6 <HAL_RCC_OscConfig+0x386>
    {
      if ((RCC_OscInitStruct->LSIState & RCC_LSI1_ON) != 0x00u)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d030      	beq.n	8001860 <HAL_RCC_OscConfig+0x300>
      {
        /* Check LSI1 division factor */
        assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

        /* Check is LSIDiv is requested to be changed and LSI is already ON */
        if ((RCC_OscInitStruct->LSIDiv != (tmpreg1 & RCC_BDCR1_LSI1PREDIV)) && ((tmpreg1 & RCC_BDCR1_LSI1RDY) != 0x00u))
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	69da      	ldr	r2, [r3, #28]
 8001802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001808:	429a      	cmp	r2, r3
 800180a:	d020      	beq.n	800184e <HAL_RCC_OscConfig+0x2ee>
 800180c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800180e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d01b      	beq.n	800184e <HAL_RCC_OscConfig+0x2ee>
        {
          /* Disable LSI1 */
          tmpreg1 &= ~RCC_BDCR1_LSI1ON;
 8001816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001818:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800181c:	62bb      	str	r3, [r7, #40]	@ 0x28
          RCC->BDCR1 = tmpreg1;
 800181e:	4a94      	ldr	r2, [pc, #592]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 8001820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001822:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001826:	f7ff fadf 	bl	8000de8 <HAL_GetTick>
 800182a:	61f8      	str	r0, [r7, #28]

          /* Wait till LSI1 is disabled */
          while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSI1RDY) != 0x00u)
 800182c:	e008      	b.n	8001840 <HAL_RCC_OscConfig+0x2e0>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800182e:	f7ff fadb 	bl	8000de8 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	2b14      	cmp	r3, #20
 800183a:	d901      	bls.n	8001840 <HAL_RCC_OscConfig+0x2e0>
            {
              /* LSI1 may be forced ON by IWDG */
              return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e299      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
          while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSI1RDY) != 0x00u)
 8001840:	4b8b      	ldr	r3, [pc, #556]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 8001842:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001846:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1ef      	bne.n	800182e <HAL_RCC_OscConfig+0x2ce>
          HAL_Delay(1);
#endif
        }

        /* Set LSI1 division factor */
        tmpreg1 &= ~RCC_BDCR1_LSI1PREDIV;
 800184e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001850:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001854:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmpreg1 |= RCC_OscInitStruct->LSIDiv;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800185c:	4313      	orrs	r3, r2
 800185e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Enable Concerned LSI */
      tmpreg1 |= RCC_OscInitStruct->LSIState;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001866:	4313      	orrs	r3, r2
 8001868:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 800186a:	4a81      	ldr	r2, [pc, #516]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 800186c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800186e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001872:	f7ff fab9 	bl	8000de8 <HAL_GetTick>
 8001876:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready : LSIRDY bit is position ON shifted by 1 */
      while (READ_BIT(RCC->BDCR1, (RCC_OscInitStruct->LSIState << 1)) == 0x00u)
 8001878:	e008      	b.n	800188c <HAL_RCC_OscConfig+0x32c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800187a:	f7ff fab5 	bl	8000de8 <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b14      	cmp	r3, #20
 8001886:	d901      	bls.n	800188c <HAL_RCC_OscConfig+0x32c>
        {
          return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	e273      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, (RCC_OscInitStruct->LSIState << 1)) == 0x00u)
 800188c:	4b78      	ldr	r3, [pc, #480]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 800188e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	699b      	ldr	r3, [r3, #24]
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	4013      	ands	r3, r2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d0ed      	beq.n	800187a <HAL_RCC_OscConfig+0x31a>
        }
      }

#if defined(RCC_LSI2_SUPPORT)
      /* Disable other LSI in case it was ON */
      mask ^= RCC_OscInitStruct->LSIState;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	699b      	ldr	r3, [r3, #24]
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4053      	eors	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
      tmpreg1 &= ~mask;
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	43db      	mvns	r3, r3
 80018ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018ae:	4013      	ands	r3, r2
 80018b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 80018b2:	4a6f      	ldr	r2, [pc, #444]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 80018b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ba:	f7ff fa95 	bl	8000de8 <HAL_GetTick>
 80018be:	61f8      	str	r0, [r7, #28]

      /* Wait till other LSI is disabled */
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x374>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018c2:	f7ff fa91 	bl	8000de8 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b14      	cmp	r3, #20
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e24f      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 80018d4:	4b66      	ldr	r3, [pc, #408]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 80018d6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	4013      	ands	r3, r2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d1ee      	bne.n	80018c2 <HAL_RCC_OscConfig+0x362>
 80018e4:	e01d      	b.n	8001922 <HAL_RCC_OscConfig+0x3c2>
#endif
    }
    else
    {
      /* Disable the Internal Low Speed oscillator LSI1 and LSI2 is available */
      tmpreg1 &= ~mask;
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	43db      	mvns	r3, r3
 80018ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018ec:	4013      	ands	r3, r2
 80018ee:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 80018f0:	4a5f      	ldr	r2, [pc, #380]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 80018f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f8:	f7ff fa76 	bl	8000de8 <HAL_GetTick>
 80018fc:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is disabled : LSIRDY bit position is ON shifted by 1 */
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0x3b2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001900:	f7ff fa72 	bl	8000de8 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b14      	cmp	r3, #20
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0x3b2>
        {
          return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e230      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 8001912:	4b57      	ldr	r3, [pc, #348]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 8001914:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4013      	ands	r3, r2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1ee      	bne.n	8001900 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001922:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001926:	2b01      	cmp	r3, #1
 8001928:	d107      	bne.n	800193a <HAL_RCC_OscConfig+0x3da>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800192a:	4b51      	ldr	r3, [pc, #324]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 800192c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001930:	4a4f      	ldr	r2, [pc, #316]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 8001932:	f023 0304 	bic.w	r3, r3, #4
 8001936:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0304 	and.w	r3, r3, #4
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 80e2 	beq.w	8001b0c <HAL_RCC_OscConfig+0x5ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001948:	2300      	movs	r3, #0
 800194a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 800194e:	4b48      	ldr	r3, [pc, #288]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 8001950:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001954:	f003 0304 	and.w	r3, r3, #4
 8001958:	2b00      	cmp	r3, #0
 800195a:	d111      	bne.n	8001980 <HAL_RCC_OscConfig+0x420>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800195c:	4b44      	ldr	r3, [pc, #272]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 800195e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001962:	4a43      	ldr	r2, [pc, #268]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 8001964:	f043 0304 	orr.w	r3, r3, #4
 8001968:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800196c:	4b40      	ldr	r3, [pc, #256]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 800196e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800197a:	2301      	movs	r3, #1
 800197c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001980:	4b3a      	ldr	r3, [pc, #232]	@ (8001a6c <HAL_RCC_OscConfig+0x50c>)
 8001982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001984:	f003 0301 	and.w	r3, r3, #1
 8001988:	2b00      	cmp	r3, #0
 800198a:	d118      	bne.n	80019be <HAL_RCC_OscConfig+0x45e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800198c:	4b37      	ldr	r3, [pc, #220]	@ (8001a6c <HAL_RCC_OscConfig+0x50c>)
 800198e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001990:	4a36      	ldr	r2, [pc, #216]	@ (8001a6c <HAL_RCC_OscConfig+0x50c>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001998:	f7ff fa26 	bl	8000de8 <HAL_GetTick>
 800199c:	61f8      	str	r0, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x452>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019a0:	f7ff fa22 	bl	8000de8 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e1e0      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80019b2:	4b2e      	ldr	r3, [pc, #184]	@ (8001a6c <HAL_RCC_OscConfig+0x50c>)
 80019b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0f0      	beq.n	80019a0 <HAL_RCC_OscConfig+0x440>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d056      	beq.n	8001a74 <HAL_RCC_OscConfig+0x514>
    {
      /* If LSE is already on or in bypass mode, only LSE system can be modified */
      tmpreg1 = (RCC->BDCR1 & ~RCC_BDCR1_LSESYSEN);
 80019c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 80019c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80019d0:	62bb      	str	r3, [r7, #40]	@ 0x28
      tmpreg1 |= RCC_OscInitStruct->LSEState;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019d8:	4313      	orrs	r3, r2
 80019da:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 80019dc:	4a24      	ldr	r2, [pc, #144]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 80019de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019e4:	f7ff fa00 	bl	8000de8 <HAL_GetTick>
 80019e8:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) == 0U)
 80019ea:	e00a      	b.n	8001a02 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ec:	f7ff f9fc 	bl	8000de8 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e1b8      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) == 0U)
 8001a02:	4b1b      	ldr	r3, [pc, #108]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 8001a04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0ed      	beq.n	80019ec <HAL_RCC_OscConfig+0x48c>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR1_LSESYSEN) != 0U)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d01e      	beq.n	8001a5a <HAL_RCC_OscConfig+0x4fa>
      {
        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) == 0U)
 8001a1c:	e00a      	b.n	8001a34 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a1e:	f7ff f9e3 	bl	8000de8 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d901      	bls.n	8001a34 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e19f      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) == 0U)
 8001a34:	4b0e      	ldr	r3, [pc, #56]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 8001a36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0ed      	beq.n	8001a1e <HAL_RCC_OscConfig+0x4be>
 8001a42:	e057      	b.n	8001af4 <HAL_RCC_OscConfig+0x594>
      else
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a44:	f7ff f9d0 	bl	8000de8 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x4fa>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e18c      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 8001a5a:	4b05      	ldr	r3, [pc, #20]	@ (8001a70 <HAL_RCC_OscConfig+0x510>)
 8001a5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1ed      	bne.n	8001a44 <HAL_RCC_OscConfig+0x4e4>
 8001a68:	e044      	b.n	8001af4 <HAL_RCC_OscConfig+0x594>
 8001a6a:	bf00      	nop
 8001a6c:	46020800 	.word	0x46020800
 8001a70:	46020c00 	.word	0x46020c00
        }
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR1, (RCC_BDCR1_LSEON | RCC_BDCR1_LSESYSEN));
 8001a74:	4b8a      	ldr	r3, [pc, #552]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001a76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a7a:	4a89      	ldr	r2, [pc, #548]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001a7c:	f023 0381 	bic.w	r3, r3, #129	@ 0x81
 8001a80:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR1, RCC_BDCR1_LSEBYP);
 8001a84:	4b86      	ldr	r3, [pc, #536]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001a86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a8a:	4a85      	ldr	r2, [pc, #532]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001a8c:	f023 0304 	bic.w	r3, r3, #4
 8001a90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a94:	f7ff f9a8 	bl	8000de8 <HAL_GetTick>
 8001a98:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) != 0U)
 8001a9a:	e00a      	b.n	8001ab2 <HAL_RCC_OscConfig+0x552>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a9c:	f7ff f9a4 	bl	8000de8 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e160      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) != 0U)
 8001ab2:	4b7b      	ldr	r3, [pc, #492]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001ab4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1ed      	bne.n	8001a9c <HAL_RCC_OscConfig+0x53c>
        }
      }

      if (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSEN) != 0U)
 8001ac0:	4b77      	ldr	r3, [pc, #476]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001ac2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d012      	beq.n	8001af4 <HAL_RCC_OscConfig+0x594>
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 8001ace:	e00a      	b.n	8001ae6 <HAL_RCC_OscConfig+0x586>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ad0:	f7ff f98a 	bl	8000de8 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e146      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 8001ae6:	4b6e      	ldr	r3, [pc, #440]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001ae8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1ed      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x570>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001af4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d107      	bne.n	8001b0c <HAL_RCC_OscConfig+0x5ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001afc:	4b68      	ldr	r3, [pc, #416]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b02:	4a67      	ldr	r2, [pc, #412]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001b04:	f023 0304 	bic.w	r3, r3, #4
 8001b08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if ((RCC_OscInitStruct->PLL1.PLLState) != RCC_PLL_NONE)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 812e 	beq.w	8001d72 <HAL_RCC_OscConfig+0x812>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b16:	6a3b      	ldr	r3, [r7, #32]
 8001b18:	2b0c      	cmp	r3, #12
 8001b1a:	f000 80ba 	beq.w	8001c92 <HAL_RCC_OscConfig+0x732>
    {
      if ((RCC_OscInitStruct->PLL1.PLLState) == RCC_PLL_ON)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	f040 8093 	bne.w	8001c4e <HAL_RCC_OscConfig+0x6ee>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL1.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL1.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL1.PLLR));

        /* Disable the main PLL1. */
        tmpreg1 = (RCC->CR & ~RCC_CR_PLL1ON);
 8001b28:	4b5d      	ldr	r3, [pc, #372]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b30:	62bb      	str	r3, [r7, #40]	@ 0x28
        RCC->CR = tmpreg1;
 8001b32:	4a5b      	ldr	r2, [pc, #364]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b38:	f7ff f956 	bl	8000de8 <HAL_GetTick>
 8001b3c:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL1 is disabled */
        do
        {
          tmpreg1 = RCC->CR;
 8001b3e:	4b58      	ldr	r3, [pc, #352]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	62bb      	str	r3, [r7, #40]	@ 0x28
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b44:	f7ff f950 	bl	8000de8 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e10e      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
          }
        } while ((tmpreg1 & RCC_CR_PLL1RDY) != 0U);
 8001b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1ee      	bne.n	8001b3e <HAL_RCC_OscConfig+0x5de>

        /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
        if (RCC_OscInitStruct->PLL1.PLLSource == RCC_PLLSOURCE_HSE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b64:	2b03      	cmp	r3, #3
 8001b66:	d108      	bne.n	8001b7a <HAL_RCC_OscConfig+0x61a>
        {
          /* Clock source is HSE or HSE/2 */
          pllsrc = HSE_VALUE >> ((tmpreg1 & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos);
 8001b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b6a:	0d1b      	lsrs	r3, r3, #20
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	4a4c      	ldr	r2, [pc, #304]	@ (8001ca4 <HAL_RCC_OscConfig+0x744>)
 8001b72:	fa22 f303 	lsr.w	r3, r2, r3
 8001b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b78:	e001      	b.n	8001b7e <HAL_RCC_OscConfig+0x61e>
        }
        else
        {
          /* Clock source is HSI */
          pllsrc = HSI_VALUE;
 8001b7a:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca8 <HAL_RCC_OscConfig+0x748>)
 8001b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Compute VCO input frequency depending on M divider */
        pllsrc = (pllsrc / RCC_OscInitStruct->PLL1.PLLM);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
        assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllsrc));

        if (pllsrc > PLL_INPUTRANGE0_FREQMAX)
 8001b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b8c:	4a47      	ldr	r2, [pc, #284]	@ (8001cac <HAL_RCC_OscConfig+0x74c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d902      	bls.n	8001b98 <HAL_RCC_OscConfig+0x638>
        {
          /* Reuse pllsrc local variable to store range */
          pllsrc = RCC_PLL_VCOINPUT_RANGE1;
 8001b92:	230c      	movs	r3, #12
 8001b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b96:	e001      	b.n	8001b9c <HAL_RCC_OscConfig+0x63c>
        }
        else
        {
          /* Reuse pllsrc local variable to store range */
          pllsrc = RCC_PLL_VCOINPUT_RANGE0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Configure PLL1 source, PLLM divider, VCO input range and enable PLL1R output. Clear also FRACEN*/
        tmpreg2 = RCC->PLL1CFGR;
 8001b9c:	4b40      	ldr	r3, [pc, #256]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba0:	617b      	str	r3, [r7, #20]
        tmpreg2 &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1RGE | RCC_PLL1CFGR_PLL1FRACEN | RCC_PLL1CFGR_PLL1M);
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f423 63e3 	bic.w	r3, r3, #1816	@ 0x718
 8001ba8:	f023 0307 	bic.w	r3, r3, #7
 8001bac:	617b      	str	r3, [r7, #20]
        tmpreg2 |= (RCC_OscInitStruct->PLL1.PLLSource | pllsrc |
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bb4:	431a      	orrs	r2, r3
                    ((RCC_OscInitStruct->PLL1.PLLM - 1u) << RCC_PLL1CFGR_PLL1M_Pos) | RCC_PLL1CFGR_PLL1REN);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	021b      	lsls	r3, r3, #8
        tmpreg2 |= (RCC_OscInitStruct->PLL1.PLLSource | pllsrc |
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bc8:	617b      	str	r3, [r7, #20]
        RCC->PLL1CFGR = tmpreg2;
 8001bca:	4a35      	ldr	r2, [pc, #212]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLLN multiplication factor and PLLP, PLLQ, PLLR dividers */
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd4:	1e5a      	subs	r2, r3, #1
                   ((RCC_OscInitStruct->PLL1.PLLP - 1u) << RCC_PLL1DIVR_PLL1P_Pos) |
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	025b      	lsls	r3, r3, #9
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 8001bde:	431a      	orrs	r2, r3
                   ((RCC_OscInitStruct->PLL1.PLLQ - 1u) << RCC_PLL1DIVR_PLL1Q_Pos) |
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001be4:	3b01      	subs	r3, #1
 8001be6:	041b      	lsls	r3, r3, #16
                   ((RCC_OscInitStruct->PLL1.PLLP - 1u) << RCC_PLL1DIVR_PLL1P_Pos) |
 8001be8:	431a      	orrs	r2, r3
                   ((RCC_OscInitStruct->PLL1.PLLR - 1u) << RCC_PLL1DIVR_PLL1R_Pos));
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	061b      	lsls	r3, r3, #24
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	617b      	str	r3, [r7, #20]
        RCC->PLL1DIVR = tmpreg2;
 8001bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	6353      	str	r3, [r2, #52]	@ 0x34

        if (RCC_OscInitStruct->PLL1.PLLFractional != 0x00u)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00a      	beq.n	8001c1a <HAL_RCC_OscConfig+0x6ba>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c08:	4a25      	ldr	r2, [pc, #148]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	6393      	str	r3, [r2, #56]	@ 0x38

          /* Enable PLL1FRACEN */
          __HAL_RCC_PLL1_FRACN_ENABLE();
 8001c0e:	4b24      	ldr	r3, [pc, #144]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c12:	4a23      	ldr	r2, [pc, #140]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c14:	f043 0310 	orr.w	r3, r3, #16
 8001c18:	6293      	str	r3, [r2, #40]	@ 0x28
        }

        /* Enable the main PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001c1a:	4b21      	ldr	r3, [pc, #132]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a20      	ldr	r2, [pc, #128]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c26:	f7ff f8df 	bl	8000de8 <HAL_GetTick>
 8001c2a:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x6e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2e:	f7ff f8db 	bl	8000de8 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x6e0>
          {
            return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e099      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001c40:	4b17      	ldr	r3, [pc, #92]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d0f0      	beq.n	8001c2e <HAL_RCC_OscConfig+0x6ce>
 8001c4c:	e091      	b.n	8001d72 <HAL_RCC_OscConfig+0x812>
        }
      }
      else
      {
        /* Disable the main PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001c4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a13      	ldr	r2, [pc, #76]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c5a:	f7ff f8c5 	bl	8000de8 <HAL_GetTick>
 8001c5e:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x714>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c62:	f7ff f8c1 	bl	8000de8 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e07f      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d1f0      	bne.n	8001c62 <HAL_RCC_OscConfig+0x702>
          }
        }

        /* CLear the PLL1 source and disable outputs to save power when PLL1 is off */
        CLEAR_BIT(RCC->PLL1CFGR, (RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | \
 8001c80:	4b07      	ldr	r3, [pc, #28]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c84:	4a06      	ldr	r2, [pc, #24]	@ (8001ca0 <HAL_RCC_OscConfig+0x740>)
 8001c86:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001c8a:	f023 0303 	bic.w	r3, r3, #3
 8001c8e:	6293      	str	r3, [r2, #40]	@ 0x28
 8001c90:	e06f      	b.n	8001d72 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL1 used as System clock source */
      if ((RCC_OscInitStruct->PLL1.PLLState) == RCC_PLL_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d10a      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e06a      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
 8001c9e:	bf00      	nop
 8001ca0:	46020c00 	.word	0x46020c00
 8001ca4:	01e84800 	.word	0x01e84800
 8001ca8:	00f42400 	.word	0x00f42400
 8001cac:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        tmpreg1 = RCC->PLL1CFGR;
 8001cb0:	4b32      	ldr	r3, [pc, #200]	@ (8001d7c <HAL_RCC_OscConfig+0x81c>)
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmpreg2 = RCC->PLL1DIVR;
 8001cb6:	4b31      	ldr	r3, [pc, #196]	@ (8001d7c <HAL_RCC_OscConfig+0x81c>)
 8001cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cba:	617b      	str	r3, [r7, #20]

        if (((tmpreg1 & RCC_PLL1CFGR_PLL1SRC) != RCC_OscInitStruct->PLL1.PLLSource) ||
 8001cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cbe:	f003 0203 	and.w	r2, r3, #3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d12b      	bne.n	8001d22 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) != (RCC_OscInitStruct->PLL1.PLLM - 1u)) ||
 8001cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ccc:	0a1b      	lsrs	r3, r3, #8
 8001cce:	f003 0207 	and.w	r2, r3, #7
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cd6:	3b01      	subs	r3, #1
        if (((tmpreg1 & RCC_PLL1CFGR_PLL1SRC) != RCC_OscInitStruct->PLL1.PLLSource) ||
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d122      	bne.n	8001d22 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) != (RCC_OscInitStruct->PLL1.PLLN - 1u)) ||
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce6:	3b01      	subs	r3, #1
            (((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) != (RCC_OscInitStruct->PLL1.PLLM - 1u)) ||
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d11a      	bne.n	8001d22 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) != (RCC_OscInitStruct->PLL1.PLLP - 1u)) ||
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	0a5b      	lsrs	r3, r3, #9
 8001cf0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf8:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) != (RCC_OscInitStruct->PLL1.PLLN - 1u)) ||
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d111      	bne.n	8001d22 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) != (RCC_OscInitStruct->PLL1.PLLQ - 1u)) ||
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	0c1b      	lsrs	r3, r3, #16
 8001d02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d0a:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) != (RCC_OscInitStruct->PLL1.PLLP - 1u)) ||
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d108      	bne.n	8001d22 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) != (RCC_OscInitStruct->PLL1.PLLR - 1u)))
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	0e1b      	lsrs	r3, r3, #24
 8001d14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d1c:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) != (RCC_OscInitStruct->PLL1.PLLQ - 1u)) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d001      	beq.n	8001d26 <HAL_RCC_OscConfig+0x7c6>
        {
          return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e026      	b.n	8001d74 <HAL_RCC_OscConfig+0x814>
        }
        else
        {
          /* Check if only fractional part needs to be updated  */
          tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos);
 8001d26:	4b15      	ldr	r3, [pc, #84]	@ (8001d7c <HAL_RCC_OscConfig+0x81c>)
 8001d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d2a:	08db      	lsrs	r3, r3, #3
 8001d2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d30:	62bb      	str	r3, [r7, #40]	@ 0x28

          if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d01a      	beq.n	8001d72 <HAL_RCC_OscConfig+0x812>
          {
            assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

            /* Disable PLL1FRACEN */
            __HAL_RCC_PLL1_FRACN_DISABLE();
 8001d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d7c <HAL_RCC_OscConfig+0x81c>)
 8001d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d40:	4a0e      	ldr	r2, [pc, #56]	@ (8001d7c <HAL_RCC_OscConfig+0x81c>)
 8001d42:	f023 0310 	bic.w	r3, r3, #16
 8001d46:	6293      	str	r3, [r2, #40]	@ 0x28

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d48:	f7ff f84e 	bl	8000de8 <HAL_GetTick>
 8001d4c:	61f8      	str	r0, [r7, #28]

            /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
            while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8001d4e:	bf00      	nop
 8001d50:	f7ff f84a 	bl	8000de8 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d0f9      	beq.n	8001d50 <HAL_RCC_OscConfig+0x7f0>
            {
            }

            /* Configure PLL1 PLL1FRACN */
            __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d60:	4a06      	ldr	r2, [pc, #24]	@ (8001d7c <HAL_RCC_OscConfig+0x81c>)
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	6393      	str	r3, [r2, #56]	@ 0x38

            /* Enable PLL1FRACEN to latch new value. */
            __HAL_RCC_PLL1_FRACN_ENABLE();
 8001d66:	4b05      	ldr	r3, [pc, #20]	@ (8001d7c <HAL_RCC_OscConfig+0x81c>)
 8001d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d6a:	4a04      	ldr	r2, [pc, #16]	@ (8001d7c <HAL_RCC_OscConfig+0x81c>)
 8001d6c:	f043 0310 	orr.w	r3, r3, #16
 8001d70:	6293      	str	r3, [r2, #40]	@ 0x28
          }
        }
      }
    }
  }
  return HAL_OK;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3730      	adds	r7, #48	@ 0x30
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	46020c00 	.word	0x46020c00

08001d80 <HAL_RCC_ClockConfig>:
  *         HCLK5 prescaler is switched automatically by hardware, but configuration shall
  *         always be performed before setting new PLL1 source as Sysclk source.
  * @retval None
  */
HAL_StatusTypeDef  HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  uint32_t update;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e115      	b.n	8001fc0 <HAL_RCC_ClockConfig+0x240>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d94:	4b8c      	ldr	r3, [pc, #560]	@ (8001fc8 <HAL_RCC_ClockConfig+0x248>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 030f 	and.w	r3, r3, #15
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d910      	bls.n	8001dc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da2:	4b89      	ldr	r3, [pc, #548]	@ (8001fc8 <HAL_RCC_ClockConfig+0x248>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f023 020f 	bic.w	r2, r3, #15
 8001daa:	4987      	ldr	r1, [pc, #540]	@ (8001fc8 <HAL_RCC_ClockConfig+0x248>)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db2:	4b85      	ldr	r3, [pc, #532]	@ (8001fc8 <HAL_RCC_ClockConfig+0x248>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d001      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e0fd      	b.n	8001fc0 <HAL_RCC_ClockConfig+0x240>
  }

  /*-------------------------- HCLK5 Configuration --------------------------*/
  /* HCLK5 prescaler is switched automatically by hardware, but configuration shall
    always be performed before setting new PLL1 source as Sysclk source. */
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK5) == RCC_CLOCKTYPE_HCLK5)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0320 	and.w	r3, r3, #32
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00d      	beq.n	8001dec <HAL_RCC_ClockConfig+0x6c>
  {
    assert_param(IS_RCC_HCLK5_HSEHSI(RCC_ClkInitStruct->AHB5_HSEHSI_CLKDivider));
    assert_param(IS_RCC_HCLK5_PLL1(RCC_ClkInitStruct->AHB5_PLL1_CLKDivider));
    MODIFY_REG(RCC->CFGR4, (RCC_CFGR4_HDIV5 | RCC_CFGR4_HPRE5),
 8001dd0:	4b7e      	ldr	r3, [pc, #504]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001dd2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dd6:	f023 0217 	bic.w	r2, r3, #23
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6999      	ldr	r1, [r3, #24]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	430b      	orrs	r3, r1
 8001de4:	4979      	ldr	r1, [pc, #484]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	f8c1 3200 	str.w	r3, [r1, #512]	@ 0x200
               (RCC_ClkInitStruct->AHB5_PLL1_CLKDivider | RCC_ClkInitStruct->AHB5_HSEHSI_CLKDivider));
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d06f      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* Read CR register */
    tmpreg1 = RCC->CR;
 8001df8:	4b74      	ldr	r3, [pc, #464]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	617b      	str	r3, [r7, #20]

    /* PLL1 is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2b03      	cmp	r3, #3
 8001e04:	d118      	bne.n	8001e38 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the PLL1 ready flag */
      if ((tmpreg1 & RCC_CR_PLL1RDY) == 0U)
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d101      	bne.n	8001e14 <HAL_RCC_ClockConfig+0x94>
      {
        return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e0d5      	b.n	8001fc0 <HAL_RCC_ClockConfig+0x240>
      }
      else
      {
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001e14:	4b6d      	ldr	r3, [pc, #436]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	f003 020c 	and.w	r2, r3, #12
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d01a      	beq.n	8001e5c <HAL_RCC_ClockConfig+0xdc>
        {
          /* Whatever is PLL frequency, use step prediv to reach maximum frequency. */
          /* Select pll1r to be prediv with 2-step divider when selected as Sysclk source */
          MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RCLKPRESTEP, RCC_PLL1CFGR_PLL1RCLKPRE);
 8001e26:	4b69      	ldr	r3, [pc, #420]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001e2e:	4a67      	ldr	r2, [pc, #412]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001e30:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e34:	6293      	str	r3, [r2, #40]	@ 0x28
 8001e36:	e011      	b.n	8001e5c <HAL_RCC_ClockConfig+0xdc>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d106      	bne.n	8001e4e <HAL_RCC_ClockConfig+0xce>
      {
        /* Check the HSE ready flag */
        if ((tmpreg1 & RCC_CR_HSERDY) == 0U)
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d108      	bne.n	8001e5c <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e0b8      	b.n	8001fc0 <HAL_RCC_ClockConfig+0x240>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if ((tmpreg1 & RCC_CR_HSIRDY) == 0U)
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d101      	bne.n	8001e5c <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e0b1      	b.n	8001fc0 <HAL_RCC_ClockConfig+0x240>
        }
      }
    }

    /* Switch System clock source */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e5c:	4b5b      	ldr	r3, [pc, #364]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001e5e:	69db      	ldr	r3, [r3, #28]
 8001e60:	f023 0203 	bic.w	r2, r3, #3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	4958      	ldr	r1, [pc, #352]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e6e:	f7fe ffbb 	bl	8000de8 <HAL_GetTick>
 8001e72:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001e74:	e00a      	b.n	8001e8c <HAL_RCC_ClockConfig+0x10c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e76:	f7fe ffb7 	bl	8000de8 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e099      	b.n	8001fc0 <HAL_RCC_ClockConfig+0x240>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001e8c:	4b4f      	ldr	r3, [pc, #316]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	f003 020c 	and.w	r2, r3, #12
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d1eb      	bne.n	8001e76 <HAL_RCC_ClockConfig+0xf6>
      }
    }

    /* If PLL1rCLK is asked to be SYSCLK source, clear prediv. */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b03      	cmp	r3, #3
 8001ea4:	d118      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0x158>
    {
      /* Set PLL1R prediv to not divided */
      CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RCLKPRE);
 8001ea6:	4b49      	ldr	r3, [pc, #292]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eaa:	4a48      	ldr	r2, [pc, #288]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001eac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001eb0:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb2:	f7fe ff99 	bl	8000de8 <HAL_GetTick>
 8001eb6:	60f8      	str	r0, [r7, #12]

      /* Wait until PLL1 not divided is ready */
      while ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1RCLKPRERDY) == 0x00u)
 8001eb8:	e008      	b.n	8001ecc <HAL_RCC_ClockConfig+0x14c>
      {
        if ((HAL_GetTick() - tickstart) > PLL1_NDIV_TIMEOUT_VALUE)
 8001eba:	f7fe ff95 	bl	8000de8 <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b0a      	cmp	r3, #10
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_ClockConfig+0x14c>
        {
          return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e079      	b.n	8001fc0 <HAL_RCC_ClockConfig+0x240>
      while ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1RCLKPRERDY) == 0x00u)
 8001ecc:	4b3f      	ldr	r3, [pc, #252]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0f0      	beq.n	8001eba <HAL_RCC_ClockConfig+0x13a>
      }
    }
  }

  /* Get CFGR2 content value, and reset update variable */
  tmpreg1 = RCC->CFGR2;
 8001ed8:	4b3c      	ldr	r3, [pc, #240]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001eda:	6a1b      	ldr	r3, [r3, #32]
 8001edc:	617b      	str	r3, [r7, #20]
  update = 0x00u;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	613b      	str	r3, [r7, #16]

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d00a      	beq.n	8001f04 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    /* update HCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_HPRE;
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	f023 0307 	bic.w	r3, r3, #7
 8001ef4:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->AHBCLKDivider;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	697a      	ldr	r2, [r7, #20]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001f00:	2301      	movs	r3, #1
 8001f02:	613b      	str	r3, [r7, #16]
  }


  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0304 	and.w	r3, r3, #4
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d00a      	beq.n	8001f26 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));

    /* update PCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE1;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f16:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->APB1CLKDivider;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	697a      	ldr	r2, [r7, #20]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001f22:	2301      	movs	r3, #1
 8001f24:	613b      	str	r3, [r7, #16]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d00b      	beq.n	8001f4a <HAL_RCC_ClockConfig+0x1ca>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));

    /* update PCLK2 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE2;
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f38:	617b      	str	r3, [r7, #20]
    tmpreg1 |= (RCC_ClkInitStruct->APB2CLKDivider << (RCC_CFGR2_PPRE2_Pos - RCC_CFGR2_PPRE1_Pos));
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	691b      	ldr	r3, [r3, #16]
 8001f3e:	011b      	lsls	r3, r3, #4
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001f46:	2301      	movs	r3, #1
 8001f48:	613b      	str	r3, [r7, #16]
  }

  /* update CFGR2 if required */
  if (update != 0x00u)
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d002      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x1d6>
  {
    RCC->CFGR2 = tmpreg1;
 8001f50:	4a1e      	ldr	r2, [pc, #120]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	6213      	str	r3, [r2, #32]
  }

  /*-------------------------- PCLK7 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK7) == RCC_CLOCKTYPE_PCLK7)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0310 	and.w	r3, r3, #16
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB7CLKDivider));
    WRITE_REG(RCC->CFGR3, RCC_ClkInitStruct->APB7CLKDivider);
 8001f62:	4a1a      	ldr	r2, [pc, #104]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	695b      	ldr	r3, [r3, #20]
 8001f68:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f6a:	4b17      	ldr	r3, [pc, #92]	@ (8001fc8 <HAL_RCC_ClockConfig+0x248>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d210      	bcs.n	8001f9a <HAL_RCC_ClockConfig+0x21a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f78:	4b13      	ldr	r3, [pc, #76]	@ (8001fc8 <HAL_RCC_ClockConfig+0x248>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f023 020f 	bic.w	r2, r3, #15
 8001f80:	4911      	ldr	r1, [pc, #68]	@ (8001fc8 <HAL_RCC_ClockConfig+0x248>)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f88:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <HAL_RCC_ClockConfig+0x248>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 030f 	and.w	r3, r3, #15
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d001      	beq.n	8001f9a <HAL_RCC_ClockConfig+0x21a>
    {
      return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e012      	b.n	8001fc0 <HAL_RCC_ClockConfig+0x240>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001f9a:	f000 f81f 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <HAL_RCC_ClockConfig+0x24c>)
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	f003 0307 	and.w	r3, r3, #7
 8001fa8:	4909      	ldr	r1, [pc, #36]	@ (8001fd0 <HAL_RCC_ClockConfig+0x250>)
 8001faa:	5ccb      	ldrb	r3, [r1, r3]
 8001fac:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb0:	4a08      	ldr	r2, [pc, #32]	@ (8001fd4 <HAL_RCC_ClockConfig+0x254>)
 8001fb2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001fb4:	4b08      	ldr	r3, [pc, #32]	@ (8001fd8 <HAL_RCC_ClockConfig+0x258>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7fe fe83 	bl	8000cc4 <HAL_InitTick>
 8001fbe:	4603      	mov	r3, r0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3718      	adds	r7, #24
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40022000 	.word	0x40022000
 8001fcc:	46020c00 	.word	0x46020c00
 8001fd0:	080032dc 	.word	0x080032dc
 8001fd4:	20000000 	.word	0x20000000
 8001fd8:	20000008 	.word	0x20000008

08001fdc <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
  uint32_t sysclk;

  /* Get SYSCLK source */
  sysclk = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fe2:	4b10      	ldr	r3, [pc, #64]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x48>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	f003 030c 	and.w	r3, r3, #12
 8001fea:	607b      	str	r3, [r7, #4]

  if (sysclk == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d102      	bne.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSI used as system clock source */
    sysclk = HSI_VALUE;
 8001ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8002028 <HAL_RCC_GetSysClockFreq+0x4c>)
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	e00f      	b.n	8002018 <HAL_RCC_GetSysClockFreq+0x3c>
  }
  else if (sysclk == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b08      	cmp	r3, #8
 8001ffc:	d109      	bne.n	8002012 <HAL_RCC_GetSysClockFreq+0x36>
  {
    /* HSE used as system clock source. Check if HSE is divided by 2 */
    sysclk = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8001ffe:	4b09      	ldr	r3, [pc, #36]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x48>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	0d1b      	lsrs	r3, r3, #20
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	4a08      	ldr	r2, [pc, #32]	@ (800202c <HAL_RCC_GetSysClockFreq+0x50>)
 800200a:	fa22 f303 	lsr.w	r3, r2, r3
 800200e:	607b      	str	r3, [r7, #4]
 8002010:	e002      	b.n	8002018 <HAL_RCC_GetSysClockFreq+0x3c>
  }
  else
  {
    /* PLL1 used as system clock source */
    sysclk = HAL_RCC_GetPLL1RFreq();
 8002012:	f000 f863 	bl	80020dc <HAL_RCC_GetPLL1RFreq>
 8002016:	6078      	str	r0, [r7, #4]
  }

  return sysclk;
 8002018:	687b      	ldr	r3, [r7, #4]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	46020c00 	.word	0x46020c00
 8002028:	00f42400 	.word	0x00f42400
 800202c:	01e84800 	.word	0x01e84800

08002030 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002034:	f7ff ffd2 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002038:	4602      	mov	r2, r0
 800203a:	4b07      	ldr	r3, [pc, #28]	@ (8002058 <HAL_RCC_GetHCLKFreq+0x28>)
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	4906      	ldr	r1, [pc, #24]	@ (800205c <HAL_RCC_GetHCLKFreq+0x2c>)
 8002044:	5ccb      	ldrb	r3, [r1, r3]
 8002046:	fa22 f303 	lsr.w	r3, r2, r3
 800204a:	4a05      	ldr	r2, [pc, #20]	@ (8002060 <HAL_RCC_GetHCLKFreq+0x30>)
 800204c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800204e:	4b04      	ldr	r3, [pc, #16]	@ (8002060 <HAL_RCC_GetHCLKFreq+0x30>)
 8002050:	681b      	ldr	r3, [r3, #0]
}
 8002052:	4618      	mov	r0, r3
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	46020c00 	.word	0x46020c00
 800205c:	080032dc 	.word	0x080032dc
 8002060:	20000000 	.word	0x20000000

08002064 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8002068:	f7ff ffe2 	bl	8002030 <HAL_RCC_GetHCLKFreq>
 800206c:	4602      	mov	r2, r0
 800206e:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	091b      	lsrs	r3, r3, #4
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	4903      	ldr	r1, [pc, #12]	@ (8002088 <HAL_RCC_GetPCLK1Freq+0x24>)
 800207a:	5ccb      	ldrb	r3, [r1, r3]
 800207c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002080:	4618      	mov	r0, r3
 8002082:	bd80      	pop	{r7, pc}
 8002084:	46020c00 	.word	0x46020c00
 8002088:	080032e4 	.word	0x080032e4

0800208c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8002090:	f7ff ffce 	bl	8002030 <HAL_RCC_GetHCLKFreq>
 8002094:	4602      	mov	r2, r0
 8002096:	4b05      	ldr	r3, [pc, #20]	@ (80020ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002098:	6a1b      	ldr	r3, [r3, #32]
 800209a:	0a1b      	lsrs	r3, r3, #8
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	4903      	ldr	r1, [pc, #12]	@ (80020b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020a2:	5ccb      	ldrb	r3, [r1, r3]
 80020a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	46020c00 	.word	0x46020c00
 80020b0:	080032e4 	.word	0x080032e4

080020b4 <HAL_RCC_GetPCLK7Freq>:
  * @note   Each time PCLK7 changes, this function must be called to update the
  *         right PCLK7 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK7 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK7Freq(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK7 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE7) >> RCC_CFGR3_PPRE7_Pos]);
 80020b8:	f7ff ffba 	bl	8002030 <HAL_RCC_GetHCLKFreq>
 80020bc:	4602      	mov	r2, r0
 80020be:	4b05      	ldr	r3, [pc, #20]	@ (80020d4 <HAL_RCC_GetPCLK7Freq+0x20>)
 80020c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c2:	091b      	lsrs	r3, r3, #4
 80020c4:	f003 0307 	and.w	r3, r3, #7
 80020c8:	4903      	ldr	r1, [pc, #12]	@ (80020d8 <HAL_RCC_GetPCLK7Freq+0x24>)
 80020ca:	5ccb      	ldrb	r3, [r1, r3]
 80020cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	46020c00 	.word	0x46020c00
 80020d8:	080032e4 	.word	0x080032e4

080020dc <HAL_RCC_GetPLL1RFreq>:
/**
  * @brief  Return the PLL1R frequency.
  * @retval PLL1R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1RFreq(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL1R divider */
  pllr = ((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U;
 80020e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002110 <HAL_RCC_GetPLL1RFreq+0x34>)
 80020e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020e6:	0e1b      	lsrs	r3, r3, #24
 80020e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80020ec:	3301      	adds	r3, #1
 80020ee:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1R one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllr);
 80020f0:	f000 f810 	bl	8002114 <RCC_PLL1_GetVCOOutputFreq>
 80020f4:	eef0 7a40 	vmov.f32	s15, s0
 80020f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020fc:	ee17 2a90 	vmov	r2, s15
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	46020c00 	.word	0x46020c00

08002114 <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static float_t RCC_PLL1_GetVCOOutputFreq(void)
{
 8002114:	b480      	push	{r7}
 8002116:	b087      	sub	sp, #28
 8002118:	af00      	add	r7, sp, #0
  float_t pllm;
  float_t plln;
  float_t pllfracn;

  /* Get PLL1 DIVR register value */
  tmpreg1 = RCC->PLL1DIVR;
 800211a:	4b36      	ldr	r3, [pc, #216]	@ (80021f4 <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 800211c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800211e:	60fb      	str	r3, [r7, #12]

  /* Retrieve PLL1 multiplication factor */
  tmp = (tmpreg1 & RCC_PLL1DIVR_PLL1N) + 1U;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002126:	3301      	adds	r3, #1
 8002128:	617b      	str	r3, [r7, #20]
  plln = (float_t) tmp;
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	ee07 3a90 	vmov	s15, r3
 8002130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002134:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Get PLL1 CFGR register value */
  tmpreg1 = RCC->PLL1CFGR;
 8002138:	4b2e      	ldr	r3, [pc, #184]	@ (80021f4 <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 800213a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213c:	60fb      	str	r3, [r7, #12]

  /* Retrieve PLL1 divider */
  tmp = ((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	0a1b      	lsrs	r3, r3, #8
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	3301      	adds	r3, #1
 8002148:	617b      	str	r3, [r7, #20]
  pllm = (float_t) tmp;
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	ee07 3a90 	vmov	s15, r3
 8002150:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002154:	edc7 7a01 	vstr	s15, [r7, #4]

  /* Check if fractional part is enable */
  if ((tmpreg1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f003 0310 	and.w	r3, r3, #16
 800215e:	2b00      	cmp	r3, #0
 8002160:	d006      	beq.n	8002170 <RCC_PLL1_GetVCOOutputFreq+0x5c>
  {
    tmp = ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos);
 8002162:	4b24      	ldr	r3, [pc, #144]	@ (80021f4 <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 8002164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002166:	08db      	lsrs	r3, r3, #3
 8002168:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800216c:	617b      	str	r3, [r7, #20]
 800216e:	e001      	b.n	8002174 <RCC_PLL1_GetVCOOutputFreq+0x60>
  }
  else
  {
    tmp = 0u;
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]
  }
  pllfracn = (float_t)tmp;
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	ee07 3a90 	vmov	s15, r3
 800217a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800217e:	edc7 7a00 	vstr	s15, [r7]

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLL1CFGR_PLL1SRC)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d002      	beq.n	8002192 <RCC_PLL1_GetVCOOutputFreq+0x7e>
 800218c:	2b03      	cmp	r3, #3
 800218e:	d003      	beq.n	8002198 <RCC_PLL1_GetVCOOutputFreq+0x84>
 8002190:	e013      	b.n	80021ba <RCC_PLL1_GetVCOOutputFreq+0xa6>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      pllsrc = (float_t)HSI_VALUE;
 8002192:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <RCC_PLL1_GetVCOOutputFreq+0xe4>)
 8002194:	613b      	str	r3, [r7, #16]
      break;
 8002196:	e014      	b.n	80021c2 <RCC_PLL1_GetVCOOutputFreq+0xae>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      tmp = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8002198:	4b16      	ldr	r3, [pc, #88]	@ (80021f4 <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	0d1b      	lsrs	r3, r3, #20
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	4a16      	ldr	r2, [pc, #88]	@ (80021fc <RCC_PLL1_GetVCOOutputFreq+0xe8>)
 80021a4:	fa22 f303 	lsr.w	r3, r2, r3
 80021a8:	617b      	str	r3, [r7, #20]
      pllsrc = (float_t)tmp;
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	ee07 3a90 	vmov	s15, r3
 80021b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021b4:	edc7 7a04 	vstr	s15, [r7, #16]
      break;
 80021b8:	e003      	b.n	80021c2 <RCC_PLL1_GetVCOOutputFreq+0xae>

    default:
      pllsrc = (float_t)0;
 80021ba:	f04f 0300 	mov.w	r3, #0
 80021be:	613b      	str	r3, [r7, #16]
      break;
 80021c0:	bf00      	nop
  }

  /* Compute VCO output frequency */
  return ((pllsrc / pllm) * (plln + (pllfracn / (float_t)0x2000u)));
 80021c2:	edd7 6a04 	vldr	s13, [r7, #16]
 80021c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80021ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021ce:	edd7 7a00 	vldr	s15, [r7]
 80021d2:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8002200 <RCC_PLL1_GetVCOOutputFreq+0xec>
 80021d6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80021da:	edd7 7a02 	vldr	s15, [r7, #8]
 80021de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021e2:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80021e6:	eeb0 0a67 	vmov.f32	s0, s15
 80021ea:	371c      	adds	r7, #28
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	46020c00 	.word	0x46020c00
 80021f8:	4b742400 	.word	0x4b742400
 80021fc:	01e84800 	.word	0x01e84800
 8002200:	46000000 	.word	0x46000000

08002204 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e049      	b.n	80022aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d106      	bne.n	8002230 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7fe fb0a 	bl	8000844 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2202      	movs	r2, #2
 8002234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3304      	adds	r3, #4
 8002240:	4619      	mov	r1, r3
 8002242:	4610      	mov	r0, r2
 8002244:	f000 f95c 	bl	8002500 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2201      	movs	r2, #1
 800226c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
	...

080022b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d001      	beq.n	80022cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e033      	b.n	8002334 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2202      	movs	r2, #2
 80022d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a19      	ldr	r2, [pc, #100]	@ (8002340 <HAL_TIM_Base_Start+0x8c>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d009      	beq.n	80022f2 <HAL_TIM_Base_Start+0x3e>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022e6:	d004      	beq.n	80022f2 <HAL_TIM_Base_Start+0x3e>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a15      	ldr	r2, [pc, #84]	@ (8002344 <HAL_TIM_Base_Start+0x90>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d115      	bne.n	800231e <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	4b13      	ldr	r3, [pc, #76]	@ (8002348 <HAL_TIM_Base_Start+0x94>)
 80022fa:	4013      	ands	r3, r2
 80022fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2b06      	cmp	r3, #6
 8002302:	d015      	beq.n	8002330 <HAL_TIM_Base_Start+0x7c>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800230a:	d011      	beq.n	8002330 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f042 0201 	orr.w	r2, r2, #1
 800231a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800231c:	e008      	b.n	8002330 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f042 0201 	orr.w	r2, r2, #1
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	e000      	b.n	8002332 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002330:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	40012c00 	.word	0x40012c00
 8002344:	40000400 	.word	0x40000400
 8002348:	00010007 	.word	0x00010007

0800234c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002356:	2300      	movs	r3, #0
 8002358:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002360:	2b01      	cmp	r3, #1
 8002362:	d101      	bne.n	8002368 <HAL_TIM_ConfigClockSource+0x1c>
 8002364:	2302      	movs	r3, #2
 8002366:	e0c2      	b.n	80024ee <HAL_TIM_ConfigClockSource+0x1a2>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2202      	movs	r2, #2
 8002374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002386:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800238a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002392:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	68ba      	ldr	r2, [r7, #8]
 800239a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a55      	ldr	r2, [pc, #340]	@ (80024f8 <HAL_TIM_ConfigClockSource+0x1ac>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	f000 808d 	beq.w	80024c2 <HAL_TIM_ConfigClockSource+0x176>
 80023a8:	4a53      	ldr	r2, [pc, #332]	@ (80024f8 <HAL_TIM_ConfigClockSource+0x1ac>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	f200 8092 	bhi.w	80024d4 <HAL_TIM_ConfigClockSource+0x188>
 80023b0:	4a52      	ldr	r2, [pc, #328]	@ (80024fc <HAL_TIM_ConfigClockSource+0x1b0>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	f000 8085 	beq.w	80024c2 <HAL_TIM_ConfigClockSource+0x176>
 80023b8:	4a50      	ldr	r2, [pc, #320]	@ (80024fc <HAL_TIM_ConfigClockSource+0x1b0>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	f200 808a 	bhi.w	80024d4 <HAL_TIM_ConfigClockSource+0x188>
 80023c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023c4:	d03a      	beq.n	800243c <HAL_TIM_ConfigClockSource+0xf0>
 80023c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023ca:	f200 8083 	bhi.w	80024d4 <HAL_TIM_ConfigClockSource+0x188>
 80023ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023d2:	f000 8082 	beq.w	80024da <HAL_TIM_ConfigClockSource+0x18e>
 80023d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023da:	d87b      	bhi.n	80024d4 <HAL_TIM_ConfigClockSource+0x188>
 80023dc:	2b70      	cmp	r3, #112	@ 0x70
 80023de:	d016      	beq.n	800240e <HAL_TIM_ConfigClockSource+0xc2>
 80023e0:	2b70      	cmp	r3, #112	@ 0x70
 80023e2:	d877      	bhi.n	80024d4 <HAL_TIM_ConfigClockSource+0x188>
 80023e4:	2b60      	cmp	r3, #96	@ 0x60
 80023e6:	d04c      	beq.n	8002482 <HAL_TIM_ConfigClockSource+0x136>
 80023e8:	2b60      	cmp	r3, #96	@ 0x60
 80023ea:	d873      	bhi.n	80024d4 <HAL_TIM_ConfigClockSource+0x188>
 80023ec:	2b50      	cmp	r3, #80	@ 0x50
 80023ee:	d038      	beq.n	8002462 <HAL_TIM_ConfigClockSource+0x116>
 80023f0:	2b50      	cmp	r3, #80	@ 0x50
 80023f2:	d86f      	bhi.n	80024d4 <HAL_TIM_ConfigClockSource+0x188>
 80023f4:	2b40      	cmp	r3, #64	@ 0x40
 80023f6:	d054      	beq.n	80024a2 <HAL_TIM_ConfigClockSource+0x156>
 80023f8:	2b40      	cmp	r3, #64	@ 0x40
 80023fa:	d86b      	bhi.n	80024d4 <HAL_TIM_ConfigClockSource+0x188>
 80023fc:	2b20      	cmp	r3, #32
 80023fe:	d060      	beq.n	80024c2 <HAL_TIM_ConfigClockSource+0x176>
 8002400:	2b20      	cmp	r3, #32
 8002402:	d867      	bhi.n	80024d4 <HAL_TIM_ConfigClockSource+0x188>
 8002404:	2b00      	cmp	r3, #0
 8002406:	d05c      	beq.n	80024c2 <HAL_TIM_ConfigClockSource+0x176>
 8002408:	2b10      	cmp	r3, #16
 800240a:	d05a      	beq.n	80024c2 <HAL_TIM_ConfigClockSource+0x176>
 800240c:	e062      	b.n	80024d4 <HAL_TIM_ConfigClockSource+0x188>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800241e:	f000 f984 	bl	800272a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002430:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	609a      	str	r2, [r3, #8]
      break;
 800243a:	e04f      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x190>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800244c:	f000 f96d 	bl	800272a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689a      	ldr	r2, [r3, #8]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800245e:	609a      	str	r2, [r3, #8]
      break;
 8002460:	e03c      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x190>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800246e:	461a      	mov	r2, r3
 8002470:	f000 f8ba 	bl	80025e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2150      	movs	r1, #80	@ 0x50
 800247a:	4618      	mov	r0, r3
 800247c:	f000 f938 	bl	80026f0 <TIM_ITRx_SetConfig>
      break;
 8002480:	e02c      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x190>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800248e:	461a      	mov	r2, r3
 8002490:	f000 f8f2 	bl	8002678 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2160      	movs	r1, #96	@ 0x60
 800249a:	4618      	mov	r0, r3
 800249c:	f000 f928 	bl	80026f0 <TIM_ITRx_SetConfig>
      break;
 80024a0:	e01c      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x190>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024ae:	461a      	mov	r2, r3
 80024b0:	f000 f89a 	bl	80025e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2140      	movs	r1, #64	@ 0x40
 80024ba:	4618      	mov	r0, r3
 80024bc:	f000 f918 	bl	80026f0 <TIM_ITRx_SetConfig>
      break;
 80024c0:	e00c      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x190>
#endif /* USB_OTG_HS || USB_DRD_FS */
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4619      	mov	r1, r3
 80024cc:	4610      	mov	r0, r2
 80024ce:	f000 f90f 	bl	80026f0 <TIM_ITRx_SetConfig>
      break;
 80024d2:	e003      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x190>
    }

    default:
      status = HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	73fb      	strb	r3, [r7, #15]
      break;
 80024d8:	e000      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x190>
      break;
 80024da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80024ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	00100040 	.word	0x00100040
 80024fc:	00100030 	.word	0x00100030

08002500 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a31      	ldr	r2, [pc, #196]	@ (80025d8 <TIM_Base_SetConfig+0xd8>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d007      	beq.n	8002528 <TIM_Base_SetConfig+0x28>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800251e:	d003      	beq.n	8002528 <TIM_Base_SetConfig+0x28>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a2e      	ldr	r2, [pc, #184]	@ (80025dc <TIM_Base_SetConfig+0xdc>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d108      	bne.n	800253a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800252e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	68fa      	ldr	r2, [r7, #12]
 8002536:	4313      	orrs	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a26      	ldr	r2, [pc, #152]	@ (80025d8 <TIM_Base_SetConfig+0xd8>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d00f      	beq.n	8002562 <TIM_Base_SetConfig+0x62>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002548:	d00b      	beq.n	8002562 <TIM_Base_SetConfig+0x62>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a23      	ldr	r2, [pc, #140]	@ (80025dc <TIM_Base_SetConfig+0xdc>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d007      	beq.n	8002562 <TIM_Base_SetConfig+0x62>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a22      	ldr	r2, [pc, #136]	@ (80025e0 <TIM_Base_SetConfig+0xe0>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d003      	beq.n	8002562 <TIM_Base_SetConfig+0x62>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a21      	ldr	r2, [pc, #132]	@ (80025e4 <TIM_Base_SetConfig+0xe4>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d108      	bne.n	8002574 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	68fa      	ldr	r2, [r7, #12]
 8002570:	4313      	orrs	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	4313      	orrs	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	689a      	ldr	r2, [r3, #8]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a10      	ldr	r2, [pc, #64]	@ (80025d8 <TIM_Base_SetConfig+0xd8>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d007      	beq.n	80025aa <TIM_Base_SetConfig+0xaa>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a10      	ldr	r2, [pc, #64]	@ (80025e0 <TIM_Base_SetConfig+0xe0>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d003      	beq.n	80025aa <TIM_Base_SetConfig+0xaa>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a0f      	ldr	r2, [pc, #60]	@ (80025e4 <TIM_Base_SetConfig+0xe4>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d103      	bne.n	80025b2 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	691a      	ldr	r2, [r3, #16]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f043 0204 	orr.w	r2, r3, #4
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2201      	movs	r2, #1
 80025c2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	601a      	str	r2, [r3, #0]
}
 80025ca:	bf00      	nop
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	40012c00 	.word	0x40012c00
 80025dc:	40000400 	.word	0x40000400
 80025e0:	40014400 	.word	0x40014400
 80025e4:	40014800 	.word	0x40014800

080025e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b087      	sub	sp, #28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
 80025fe:	f023 0201 	bic.w	r2, r3, #1
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	4a18      	ldr	r2, [pc, #96]	@ (800266c <TIM_TI1_ConfigInputStage+0x84>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d007      	beq.n	800261e <TIM_TI1_ConfigInputStage+0x36>
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	4a17      	ldr	r2, [pc, #92]	@ (8002670 <TIM_TI1_ConfigInputStage+0x88>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d003      	beq.n	800261e <TIM_TI1_ConfigInputStage+0x36>
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	4a16      	ldr	r2, [pc, #88]	@ (8002674 <TIM_TI1_ConfigInputStage+0x8c>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d105      	bne.n	800262a <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	f023 0204 	bic.w	r2, r3, #4
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002636:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	011b      	lsls	r3, r3, #4
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4313      	orrs	r3, r2
 8002640:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f023 030a 	bic.w	r3, r3, #10
 8002648:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	4313      	orrs	r3, r2
 8002650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	621a      	str	r2, [r3, #32]
}
 800265e:	bf00      	nop
 8002660:	371c      	adds	r7, #28
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	40012c00 	.word	0x40012c00
 8002670:	40014400 	.word	0x40014400
 8002674:	40014800 	.word	0x40014800

08002678 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002678:	b480      	push	{r7}
 800267a:	b087      	sub	sp, #28
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6a1b      	ldr	r3, [r3, #32]
 8002688:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6a1b      	ldr	r3, [r3, #32]
 800268e:	f023 0210 	bic.w	r2, r3, #16
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	621a      	str	r2, [r3, #32]
#if defined(TIM_CCER_CC2NE)
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	4a14      	ldr	r2, [pc, #80]	@ (80026ec <TIM_TI2_ConfigInputStage+0x74>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d105      	bne.n	80026aa <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	621a      	str	r2, [r3, #32]
  }
#endif /* TIM_CCER_CC2NE */

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	699b      	ldr	r3, [r3, #24]
 80026ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80026b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	031b      	lsls	r3, r3, #12
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4313      	orrs	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80026c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	011b      	lsls	r3, r3, #4
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	693a      	ldr	r2, [r7, #16]
 80026d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	697a      	ldr	r2, [r7, #20]
 80026de:	621a      	str	r2, [r3, #32]
}
 80026e0:	bf00      	nop
 80026e2:	371c      	adds	r7, #28
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	40012c00 	.word	0x40012c00

080026f0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800270a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	4313      	orrs	r3, r2
 8002712:	f043 0307 	orr.w	r3, r3, #7
 8002716:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	609a      	str	r2, [r3, #8]
}
 800271e:	bf00      	nop
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800272a:	b480      	push	{r7}
 800272c:	b087      	sub	sp, #28
 800272e:	af00      	add	r7, sp, #0
 8002730:	60f8      	str	r0, [r7, #12]
 8002732:	60b9      	str	r1, [r7, #8]
 8002734:	607a      	str	r2, [r7, #4]
 8002736:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002744:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	021a      	lsls	r2, r3, #8
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	431a      	orrs	r2, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	4313      	orrs	r3, r2
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	4313      	orrs	r3, r2
 8002756:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	609a      	str	r2, [r3, #8]
}
 800275e:	bf00      	nop
 8002760:	371c      	adds	r7, #28
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
	...

0800276c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800277c:	2b01      	cmp	r3, #1
 800277e:	d101      	bne.n	8002784 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002780:	2302      	movs	r3, #2
 8002782:	e051      	b.n	8002828 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2202      	movs	r2, #2
 8002790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a22      	ldr	r2, [pc, #136]	@ (8002834 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d108      	bne.n	80027c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80027b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	68fa      	ldr	r2, [r7, #12]
 80027bc:	4313      	orrs	r3, r2
 80027be:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80027c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	68fa      	ldr	r2, [r7, #12]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a14      	ldr	r2, [pc, #80]	@ (8002834 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d009      	beq.n	80027fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027f0:	d004      	beq.n	80027fc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a10      	ldr	r2, [pc, #64]	@ (8002838 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d10c      	bne.n	8002816 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002802:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	4313      	orrs	r3, r2
 800280c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68ba      	ldr	r2, [r7, #8]
 8002814:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	40012c00 	.word	0x40012c00
 8002838:	40000400 	.word	0x40000400

0800283c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e042      	b.n	80028d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002854:	2b00      	cmp	r3, #0
 8002856:	d106      	bne.n	8002866 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f000 f83b 	bl	80028dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2224      	movs	r2, #36	@ 0x24
 800286a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 0201 	bic.w	r2, r2, #1
 800287c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002882:	2b00      	cmp	r3, #0
 8002884:	d002      	beq.n	800288c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 fad0 	bl	8002e2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 f82f 	bl	80028f0 <UART_SetConfig>
 8002892:	4603      	mov	r3, r0
 8002894:	2b01      	cmp	r3, #1
 8002896:	d101      	bne.n	800289c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e01b      	b.n	80028d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80028aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80028ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f042 0201 	orr.w	r2, r2, #1
 80028ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 fb4f 	bl	8002f70 <UART_CheckIdleState>
 80028d2:	4603      	mov	r3, r0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028f4:	b08c      	sub	sp, #48	@ 0x30
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	431a      	orrs	r2, r3
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	695b      	ldr	r3, [r3, #20]
 800290e:	431a      	orrs	r2, r3
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	4313      	orrs	r3, r2
 8002916:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	4b98      	ldr	r3, [pc, #608]	@ (8002b80 <UART_SetConfig+0x290>)
 8002920:	4013      	ands	r3, r2
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	6812      	ldr	r2, [r2, #0]
 8002926:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002928:	430b      	orrs	r3, r1
 800292a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	68da      	ldr	r2, [r3, #12]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a8d      	ldr	r2, [pc, #564]	@ (8002b84 <UART_SetConfig+0x294>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d004      	beq.n	800295c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	6a1b      	ldr	r3, [r3, #32]
 8002956:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002958:	4313      	orrs	r3, r2
 800295a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002966:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	6812      	ldr	r2, [r2, #0]
 800296e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002970:	430b      	orrs	r3, r1
 8002972:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297a:	f023 010f 	bic.w	r1, r3, #15
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	430a      	orrs	r2, r1
 8002988:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a7e      	ldr	r2, [pc, #504]	@ (8002b88 <UART_SetConfig+0x298>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d125      	bne.n	80029e0 <UART_SetConfig+0xf0>
 8002994:	4b7d      	ldr	r3, [pc, #500]	@ (8002b8c <UART_SetConfig+0x29c>)
 8002996:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800299a:	f003 0303 	and.w	r3, r3, #3
 800299e:	2b03      	cmp	r3, #3
 80029a0:	d81a      	bhi.n	80029d8 <UART_SetConfig+0xe8>
 80029a2:	a201      	add	r2, pc, #4	@ (adr r2, 80029a8 <UART_SetConfig+0xb8>)
 80029a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a8:	080029b9 	.word	0x080029b9
 80029ac:	080029c9 	.word	0x080029c9
 80029b0:	080029c1 	.word	0x080029c1
 80029b4:	080029d1 	.word	0x080029d1
 80029b8:	2301      	movs	r3, #1
 80029ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029be:	e07c      	b.n	8002aba <UART_SetConfig+0x1ca>
 80029c0:	2304      	movs	r3, #4
 80029c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029c6:	e078      	b.n	8002aba <UART_SetConfig+0x1ca>
 80029c8:	2308      	movs	r3, #8
 80029ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029ce:	e074      	b.n	8002aba <UART_SetConfig+0x1ca>
 80029d0:	2310      	movs	r3, #16
 80029d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029d6:	e070      	b.n	8002aba <UART_SetConfig+0x1ca>
 80029d8:	2320      	movs	r3, #32
 80029da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029de:	e06c      	b.n	8002aba <UART_SetConfig+0x1ca>
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a6a      	ldr	r2, [pc, #424]	@ (8002b90 <UART_SetConfig+0x2a0>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d138      	bne.n	8002a5c <UART_SetConfig+0x16c>
 80029ea:	4b68      	ldr	r3, [pc, #416]	@ (8002b8c <UART_SetConfig+0x29c>)
 80029ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029f0:	f003 030c 	and.w	r3, r3, #12
 80029f4:	2b0c      	cmp	r3, #12
 80029f6:	d82d      	bhi.n	8002a54 <UART_SetConfig+0x164>
 80029f8:	a201      	add	r2, pc, #4	@ (adr r2, 8002a00 <UART_SetConfig+0x110>)
 80029fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029fe:	bf00      	nop
 8002a00:	08002a35 	.word	0x08002a35
 8002a04:	08002a55 	.word	0x08002a55
 8002a08:	08002a55 	.word	0x08002a55
 8002a0c:	08002a55 	.word	0x08002a55
 8002a10:	08002a45 	.word	0x08002a45
 8002a14:	08002a55 	.word	0x08002a55
 8002a18:	08002a55 	.word	0x08002a55
 8002a1c:	08002a55 	.word	0x08002a55
 8002a20:	08002a3d 	.word	0x08002a3d
 8002a24:	08002a55 	.word	0x08002a55
 8002a28:	08002a55 	.word	0x08002a55
 8002a2c:	08002a55 	.word	0x08002a55
 8002a30:	08002a4d 	.word	0x08002a4d
 8002a34:	2300      	movs	r3, #0
 8002a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a3a:	e03e      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002a3c:	2304      	movs	r3, #4
 8002a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a42:	e03a      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002a44:	2308      	movs	r3, #8
 8002a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a4a:	e036      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002a4c:	2310      	movs	r3, #16
 8002a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a52:	e032      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002a54:	2320      	movs	r3, #32
 8002a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a5a:	e02e      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a48      	ldr	r2, [pc, #288]	@ (8002b84 <UART_SetConfig+0x294>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d126      	bne.n	8002ab4 <UART_SetConfig+0x1c4>
 8002a66:	4b49      	ldr	r3, [pc, #292]	@ (8002b8c <UART_SetConfig+0x29c>)
 8002a68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002a6c:	f003 0303 	and.w	r3, r3, #3
 8002a70:	2b03      	cmp	r3, #3
 8002a72:	d81b      	bhi.n	8002aac <UART_SetConfig+0x1bc>
 8002a74:	a201      	add	r2, pc, #4	@ (adr r2, 8002a7c <UART_SetConfig+0x18c>)
 8002a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7a:	bf00      	nop
 8002a7c:	08002a8d 	.word	0x08002a8d
 8002a80:	08002a9d 	.word	0x08002a9d
 8002a84:	08002a95 	.word	0x08002a95
 8002a88:	08002aa5 	.word	0x08002aa5
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a92:	e012      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002a94:	2304      	movs	r3, #4
 8002a96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a9a:	e00e      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002a9c:	2308      	movs	r3, #8
 8002a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aa2:	e00a      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002aa4:	2310      	movs	r3, #16
 8002aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aaa:	e006      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002aac:	2320      	movs	r3, #32
 8002aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ab2:	e002      	b.n	8002aba <UART_SetConfig+0x1ca>
 8002ab4:	2320      	movs	r3, #32
 8002ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a31      	ldr	r2, [pc, #196]	@ (8002b84 <UART_SetConfig+0x294>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	f040 80b4 	bne.w	8002c2e <UART_SetConfig+0x33e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ac6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002aca:	3b02      	subs	r3, #2
 8002acc:	2b0e      	cmp	r3, #14
 8002ace:	d830      	bhi.n	8002b32 <UART_SetConfig+0x242>
 8002ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ad8 <UART_SetConfig+0x1e8>)
 8002ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad6:	bf00      	nop
 8002ad8:	08002b15 	.word	0x08002b15
 8002adc:	08002b33 	.word	0x08002b33
 8002ae0:	08002b1d 	.word	0x08002b1d
 8002ae4:	08002b33 	.word	0x08002b33
 8002ae8:	08002b33 	.word	0x08002b33
 8002aec:	08002b33 	.word	0x08002b33
 8002af0:	08002b23 	.word	0x08002b23
 8002af4:	08002b33 	.word	0x08002b33
 8002af8:	08002b33 	.word	0x08002b33
 8002afc:	08002b33 	.word	0x08002b33
 8002b00:	08002b33 	.word	0x08002b33
 8002b04:	08002b33 	.word	0x08002b33
 8002b08:	08002b33 	.word	0x08002b33
 8002b0c:	08002b33 	.word	0x08002b33
 8002b10:	08002b2b 	.word	0x08002b2b
    {
      case UART_CLOCKSOURCE_PCLK7:
        pclk = HAL_RCC_GetPCLK7Freq();
 8002b14:	f7ff face 	bl	80020b4 <HAL_RCC_GetPCLK7Freq>
 8002b18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002b1a:	e010      	b.n	8002b3e <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002b94 <UART_SetConfig+0x2a4>)
 8002b1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002b20:	e00d      	b.n	8002b3e <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b22:	f7ff fa5b 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002b26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002b28:	e009      	b.n	8002b3e <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002b30:	e005      	b.n	8002b3e <UART_SetConfig+0x24e>
      default:
        pclk = 0U;
 8002b32:	2300      	movs	r3, #0
 8002b34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002b3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	f000 8159 	beq.w	8002df8 <UART_SetConfig+0x508>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4a:	4a13      	ldr	r2, [pc, #76]	@ (8002b98 <UART_SetConfig+0x2a8>)
 8002b4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b50:	461a      	mov	r2, r3
 8002b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b54:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	4413      	add	r3, r2
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d305      	bcc.n	8002b76 <UART_SetConfig+0x286>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d912      	bls.n	8002b9c <UART_SetConfig+0x2ac>
      {
        ret = HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002b7c:	e13c      	b.n	8002df8 <UART_SetConfig+0x508>
 8002b7e:	bf00      	nop
 8002b80:	cfff69f3 	.word	0xcfff69f3
 8002b84:	46002400 	.word	0x46002400
 8002b88:	40013800 	.word	0x40013800
 8002b8c:	46020c00 	.word	0x46020c00
 8002b90:	40004400 	.word	0x40004400
 8002b94:	00f42400 	.word	0x00f42400
 8002b98:	080032ec 	.word	0x080032ec
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	60fa      	str	r2, [r7, #12]
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba8:	4a9e      	ldr	r2, [pc, #632]	@ (8002e24 <UART_SetConfig+0x534>)
 8002baa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	603b      	str	r3, [r7, #0]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002bbe:	f7fd faed 	bl	800019c <__aeabi_uldivmod>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	4610      	mov	r0, r2
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f04f 0200 	mov.w	r2, #0
 8002bce:	f04f 0300 	mov.w	r3, #0
 8002bd2:	020b      	lsls	r3, r1, #8
 8002bd4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002bd8:	0202      	lsls	r2, r0, #8
 8002bda:	6979      	ldr	r1, [r7, #20]
 8002bdc:	6849      	ldr	r1, [r1, #4]
 8002bde:	0849      	lsrs	r1, r1, #1
 8002be0:	2000      	movs	r0, #0
 8002be2:	460c      	mov	r4, r1
 8002be4:	4605      	mov	r5, r0
 8002be6:	eb12 0804 	adds.w	r8, r2, r4
 8002bea:	eb43 0905 	adc.w	r9, r3, r5
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	469a      	mov	sl, r3
 8002bf6:	4693      	mov	fp, r2
 8002bf8:	4652      	mov	r2, sl
 8002bfa:	465b      	mov	r3, fp
 8002bfc:	4640      	mov	r0, r8
 8002bfe:	4649      	mov	r1, r9
 8002c00:	f7fd facc 	bl	800019c <__aeabi_uldivmod>
 8002c04:	4602      	mov	r2, r0
 8002c06:	460b      	mov	r3, r1
 8002c08:	4613      	mov	r3, r2
 8002c0a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002c0c:	6a3b      	ldr	r3, [r7, #32]
 8002c0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c12:	d308      	bcc.n	8002c26 <UART_SetConfig+0x336>
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c1a:	d204      	bcs.n	8002c26 <UART_SetConfig+0x336>
        {
          huart->Instance->BRR = usartdiv;
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6a3a      	ldr	r2, [r7, #32]
 8002c22:	60da      	str	r2, [r3, #12]
 8002c24:	e0e8      	b.n	8002df8 <UART_SetConfig+0x508>
        }
        else
        {
          ret = HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002c2c:	e0e4      	b.n	8002df8 <UART_SetConfig+0x508>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	69db      	ldr	r3, [r3, #28]
 8002c32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c36:	d177      	bne.n	8002d28 <UART_SetConfig+0x438>
  {
    switch (clocksource)
 8002c38:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002c3c:	2b10      	cmp	r3, #16
 8002c3e:	d838      	bhi.n	8002cb2 <UART_SetConfig+0x3c2>
 8002c40:	a201      	add	r2, pc, #4	@ (adr r2, 8002c48 <UART_SetConfig+0x358>)
 8002c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c46:	bf00      	nop
 8002c48:	08002c8d 	.word	0x08002c8d
 8002c4c:	08002c95 	.word	0x08002c95
 8002c50:	08002cb3 	.word	0x08002cb3
 8002c54:	08002cb3 	.word	0x08002cb3
 8002c58:	08002c9d 	.word	0x08002c9d
 8002c5c:	08002cb3 	.word	0x08002cb3
 8002c60:	08002cb3 	.word	0x08002cb3
 8002c64:	08002cb3 	.word	0x08002cb3
 8002c68:	08002ca3 	.word	0x08002ca3
 8002c6c:	08002cb3 	.word	0x08002cb3
 8002c70:	08002cb3 	.word	0x08002cb3
 8002c74:	08002cb3 	.word	0x08002cb3
 8002c78:	08002cb3 	.word	0x08002cb3
 8002c7c:	08002cb3 	.word	0x08002cb3
 8002c80:	08002cb3 	.word	0x08002cb3
 8002c84:	08002cb3 	.word	0x08002cb3
 8002c88:	08002cab 	.word	0x08002cab
    {
#if defined(USART2)
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c8c:	f7ff f9ea 	bl	8002064 <HAL_RCC_GetPCLK1Freq>
 8002c90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c92:	e014      	b.n	8002cbe <UART_SetConfig+0x3ce>
#endif /* USART2 */
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c94:	f7ff f9fa 	bl	800208c <HAL_RCC_GetPCLK2Freq>
 8002c98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c9a:	e010      	b.n	8002cbe <UART_SetConfig+0x3ce>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c9c:	4b62      	ldr	r3, [pc, #392]	@ (8002e28 <UART_SetConfig+0x538>)
 8002c9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ca0:	e00d      	b.n	8002cbe <UART_SetConfig+0x3ce>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ca2:	f7ff f99b 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002ca6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ca8:	e009      	b.n	8002cbe <UART_SetConfig+0x3ce>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002caa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002cb0:	e005      	b.n	8002cbe <UART_SetConfig+0x3ce>
      default:
        pclk = 0U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002cbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 8099 	beq.w	8002df8 <UART_SetConfig+0x508>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cca:	4a56      	ldr	r2, [pc, #344]	@ (8002e24 <UART_SetConfig+0x534>)
 8002ccc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8002cd8:	005a      	lsls	r2, r3, #1
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	085b      	lsrs	r3, r3, #1
 8002ce0:	441a      	add	r2, r3
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	2b0f      	cmp	r3, #15
 8002cf0:	d916      	bls.n	8002d20 <UART_SetConfig+0x430>
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cf8:	d212      	bcs.n	8002d20 <UART_SetConfig+0x430>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002cfa:	6a3b      	ldr	r3, [r7, #32]
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	f023 030f 	bic.w	r3, r3, #15
 8002d02:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d04:	6a3b      	ldr	r3, [r7, #32]
 8002d06:	085b      	lsrs	r3, r3, #1
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	8bfb      	ldrh	r3, [r7, #30]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	8bfa      	ldrh	r2, [r7, #30]
 8002d1c:	60da      	str	r2, [r3, #12]
 8002d1e:	e06b      	b.n	8002df8 <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002d26:	e067      	b.n	8002df8 <UART_SetConfig+0x508>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d28:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002d2c:	2b10      	cmp	r3, #16
 8002d2e:	d838      	bhi.n	8002da2 <UART_SetConfig+0x4b2>
 8002d30:	a201      	add	r2, pc, #4	@ (adr r2, 8002d38 <UART_SetConfig+0x448>)
 8002d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d36:	bf00      	nop
 8002d38:	08002d7d 	.word	0x08002d7d
 8002d3c:	08002d85 	.word	0x08002d85
 8002d40:	08002da3 	.word	0x08002da3
 8002d44:	08002da3 	.word	0x08002da3
 8002d48:	08002d8d 	.word	0x08002d8d
 8002d4c:	08002da3 	.word	0x08002da3
 8002d50:	08002da3 	.word	0x08002da3
 8002d54:	08002da3 	.word	0x08002da3
 8002d58:	08002d93 	.word	0x08002d93
 8002d5c:	08002da3 	.word	0x08002da3
 8002d60:	08002da3 	.word	0x08002da3
 8002d64:	08002da3 	.word	0x08002da3
 8002d68:	08002da3 	.word	0x08002da3
 8002d6c:	08002da3 	.word	0x08002da3
 8002d70:	08002da3 	.word	0x08002da3
 8002d74:	08002da3 	.word	0x08002da3
 8002d78:	08002d9b 	.word	0x08002d9b
    {
#if defined(USART2)
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d7c:	f7ff f972 	bl	8002064 <HAL_RCC_GetPCLK1Freq>
 8002d80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d82:	e014      	b.n	8002dae <UART_SetConfig+0x4be>
#endif /* USART2 */
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d84:	f7ff f982 	bl	800208c <HAL_RCC_GetPCLK2Freq>
 8002d88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d8a:	e010      	b.n	8002dae <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d8c:	4b26      	ldr	r3, [pc, #152]	@ (8002e28 <UART_SetConfig+0x538>)
 8002d8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d90:	e00d      	b.n	8002dae <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d92:	f7ff f923 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002d96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d98:	e009      	b.n	8002dae <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002da0:	e005      	b.n	8002dae <UART_SetConfig+0x4be>
      default:
        pclk = 0U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002dac:	bf00      	nop
    }

    if (pclk != 0U)
 8002dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d021      	beq.n	8002df8 <UART_SetConfig+0x508>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db8:	4a1a      	ldr	r2, [pc, #104]	@ (8002e24 <UART_SetConfig+0x534>)
 8002dba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc2:	fbb3 f2f2 	udiv	r2, r3, r2
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	085b      	lsrs	r3, r3, #1
 8002dcc:	441a      	add	r2, r3
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dd8:	6a3b      	ldr	r3, [r7, #32]
 8002dda:	2b0f      	cmp	r3, #15
 8002ddc:	d909      	bls.n	8002df2 <UART_SetConfig+0x502>
 8002dde:	6a3b      	ldr	r3, [r7, #32]
 8002de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002de4:	d205      	bcs.n	8002df2 <UART_SetConfig+0x502>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002de6:	6a3b      	ldr	r3, [r7, #32]
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60da      	str	r2, [r3, #12]
 8002df0:	e002      	b.n	8002df8 <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	2200      	movs	r2, #0
 8002e12:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002e14:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3730      	adds	r7, #48	@ 0x30
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e22:	bf00      	nop
 8002e24:	080032ec 	.word	0x080032ec
 8002e28:	00f42400 	.word	0x00f42400

08002e2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e38:	f003 0308 	and.w	r3, r3, #8
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00a      	beq.n	8002e56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00a      	beq.n	8002e78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00a      	beq.n	8002e9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00a      	beq.n	8002ebc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec0:	f003 0310 	and.w	r3, r3, #16
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00a      	beq.n	8002ede <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee2:	f003 0320 	and.w	r3, r3, #32
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00a      	beq.n	8002f00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d01a      	beq.n	8002f42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f2a:	d10a      	bne.n	8002f42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00a      	beq.n	8002f64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	605a      	str	r2, [r3, #4]
  }
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b098      	sub	sp, #96	@ 0x60
 8002f74:	af02      	add	r7, sp, #8
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f80:	f7fd ff32 	bl	8000de8 <HAL_GetTick>
 8002f84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0308 	and.w	r3, r3, #8
 8002f90:	2b08      	cmp	r3, #8
 8002f92:	d12f      	bne.n	8002ff4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f88e 	bl	80030c4 <UART_WaitOnFlagUntilTimeout>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d022      	beq.n	8002ff4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb6:	e853 3f00 	ldrex	r3, [r3]
 8002fba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002fc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002fd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fd4:	e841 2300 	strex	r3, r2, [r1]
 8002fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1e6      	bne.n	8002fae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e063      	b.n	80030bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0304 	and.w	r3, r3, #4
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d149      	bne.n	8003096 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003002:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800300a:	2200      	movs	r2, #0
 800300c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 f857 	bl	80030c4 <UART_WaitOnFlagUntilTimeout>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d03c      	beq.n	8003096 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	e853 3f00 	ldrex	r3, [r3]
 8003028:	623b      	str	r3, [r7, #32]
   return(result);
 800302a:	6a3b      	ldr	r3, [r7, #32]
 800302c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003030:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	461a      	mov	r2, r3
 8003038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800303a:	633b      	str	r3, [r7, #48]	@ 0x30
 800303c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800303e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003040:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003042:	e841 2300 	strex	r3, r2, [r1]
 8003046:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1e6      	bne.n	800301c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	3308      	adds	r3, #8
 8003054:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	e853 3f00 	ldrex	r3, [r3]
 800305c:	60fb      	str	r3, [r7, #12]
   return(result);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f023 0301 	bic.w	r3, r3, #1
 8003064:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	3308      	adds	r3, #8
 800306c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800306e:	61fa      	str	r2, [r7, #28]
 8003070:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003072:	69b9      	ldr	r1, [r7, #24]
 8003074:	69fa      	ldr	r2, [r7, #28]
 8003076:	e841 2300 	strex	r3, r2, [r1]
 800307a:	617b      	str	r3, [r7, #20]
   return(result);
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1e5      	bne.n	800304e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2220      	movs	r2, #32
 8003086:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e012      	b.n	80030bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2220      	movs	r2, #32
 800309a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3758      	adds	r7, #88	@ 0x58
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	603b      	str	r3, [r7, #0]
 80030d0:	4613      	mov	r3, r2
 80030d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030d4:	e04f      	b.n	8003176 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030dc:	d04b      	beq.n	8003176 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030de:	f7fd fe83 	bl	8000de8 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d302      	bcc.n	80030f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e04e      	b.n	8003196 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0304 	and.w	r3, r3, #4
 8003102:	2b00      	cmp	r3, #0
 8003104:	d037      	beq.n	8003176 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	2b80      	cmp	r3, #128	@ 0x80
 800310a:	d034      	beq.n	8003176 <UART_WaitOnFlagUntilTimeout+0xb2>
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2b40      	cmp	r3, #64	@ 0x40
 8003110:	d031      	beq.n	8003176 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	f003 0308 	and.w	r3, r3, #8
 800311c:	2b08      	cmp	r3, #8
 800311e:	d110      	bne.n	8003142 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2208      	movs	r2, #8
 8003126:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f000 f838 	bl	800319e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2208      	movs	r2, #8
 8003132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e029      	b.n	8003196 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	69db      	ldr	r3, [r3, #28]
 8003148:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800314c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003150:	d111      	bne.n	8003176 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800315a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 f81e 	bl	800319e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2220      	movs	r2, #32
 8003166:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e00f      	b.n	8003196 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	69da      	ldr	r2, [r3, #28]
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	4013      	ands	r3, r2
 8003180:	68ba      	ldr	r2, [r7, #8]
 8003182:	429a      	cmp	r2, r3
 8003184:	bf0c      	ite	eq
 8003186:	2301      	moveq	r3, #1
 8003188:	2300      	movne	r3, #0
 800318a:	b2db      	uxtb	r3, r3
 800318c:	461a      	mov	r2, r3
 800318e:	79fb      	ldrb	r3, [r7, #7]
 8003190:	429a      	cmp	r2, r3
 8003192:	d0a0      	beq.n	80030d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800319e:	b480      	push	{r7}
 80031a0:	b095      	sub	sp, #84	@ 0x54
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031ae:	e853 3f00 	ldrex	r3, [r3]
 80031b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80031ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	461a      	mov	r2, r3
 80031c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80031c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80031ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80031cc:	e841 2300 	strex	r3, r2, [r1]
 80031d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80031d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1e6      	bne.n	80031a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	3308      	adds	r3, #8
 80031de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e0:	6a3b      	ldr	r3, [r7, #32]
 80031e2:	e853 3f00 	ldrex	r3, [r3]
 80031e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ee:	f023 0301 	bic.w	r3, r3, #1
 80031f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	3308      	adds	r3, #8
 80031fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003200:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003202:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003204:	e841 2300 	strex	r3, r2, [r1]
 8003208:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800320a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1e3      	bne.n	80031d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003214:	2b01      	cmp	r3, #1
 8003216:	d118      	bne.n	800324a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	e853 3f00 	ldrex	r3, [r3]
 8003224:	60bb      	str	r3, [r7, #8]
   return(result);
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	f023 0310 	bic.w	r3, r3, #16
 800322c:	647b      	str	r3, [r7, #68]	@ 0x44
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	461a      	mov	r2, r3
 8003234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003236:	61bb      	str	r3, [r7, #24]
 8003238:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323a:	6979      	ldr	r1, [r7, #20]
 800323c:	69ba      	ldr	r2, [r7, #24]
 800323e:	e841 2300 	strex	r3, r2, [r1]
 8003242:	613b      	str	r3, [r7, #16]
   return(result);
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1e6      	bne.n	8003218 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2220      	movs	r2, #32
 800324e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800325e:	bf00      	nop
 8003260:	3754      	adds	r7, #84	@ 0x54
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <memset>:
 800326a:	4402      	add	r2, r0
 800326c:	4603      	mov	r3, r0
 800326e:	4293      	cmp	r3, r2
 8003270:	d100      	bne.n	8003274 <memset+0xa>
 8003272:	4770      	bx	lr
 8003274:	f803 1b01 	strb.w	r1, [r3], #1
 8003278:	e7f9      	b.n	800326e <memset+0x4>
	...

0800327c <__libc_init_array>:
 800327c:	b570      	push	{r4, r5, r6, lr}
 800327e:	4d0d      	ldr	r5, [pc, #52]	@ (80032b4 <__libc_init_array+0x38>)
 8003280:	2600      	movs	r6, #0
 8003282:	4c0d      	ldr	r4, [pc, #52]	@ (80032b8 <__libc_init_array+0x3c>)
 8003284:	1b64      	subs	r4, r4, r5
 8003286:	10a4      	asrs	r4, r4, #2
 8003288:	42a6      	cmp	r6, r4
 800328a:	d109      	bne.n	80032a0 <__libc_init_array+0x24>
 800328c:	4d0b      	ldr	r5, [pc, #44]	@ (80032bc <__libc_init_array+0x40>)
 800328e:	2600      	movs	r6, #0
 8003290:	4c0b      	ldr	r4, [pc, #44]	@ (80032c0 <__libc_init_array+0x44>)
 8003292:	f000 f817 	bl	80032c4 <_init>
 8003296:	1b64      	subs	r4, r4, r5
 8003298:	10a4      	asrs	r4, r4, #2
 800329a:	42a6      	cmp	r6, r4
 800329c:	d105      	bne.n	80032aa <__libc_init_array+0x2e>
 800329e:	bd70      	pop	{r4, r5, r6, pc}
 80032a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80032a4:	3601      	adds	r6, #1
 80032a6:	4798      	blx	r3
 80032a8:	e7ee      	b.n	8003288 <__libc_init_array+0xc>
 80032aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80032ae:	3601      	adds	r6, #1
 80032b0:	4798      	blx	r3
 80032b2:	e7f2      	b.n	800329a <__libc_init_array+0x1e>
 80032b4:	0800330c 	.word	0x0800330c
 80032b8:	0800330c 	.word	0x0800330c
 80032bc:	0800330c 	.word	0x0800330c
 80032c0:	08003310 	.word	0x08003310

080032c4 <_init>:
 80032c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032c6:	bf00      	nop
 80032c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ca:	bc08      	pop	{r3}
 80032cc:	469e      	mov	lr, r3
 80032ce:	4770      	bx	lr

080032d0 <_fini>:
 80032d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032d2:	bf00      	nop
 80032d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032d6:	bc08      	pop	{r3}
 80032d8:	469e      	mov	lr, r3
 80032da:	4770      	bx	lr
