<profile>

<section name = "Vitis HLS Report for 'PE_wrapper_12_0_x2'" level="0">
<item name = "Date">Sat Sep 17 09:35:05 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33984, 33984, 0.113 ms, 0.113 ms, 33984, 33984, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_wrapper_12_0_x2_loop_1">1152, 1152, 18, -, -, 64, no</column>
<column name=" + PE_wrapper_12_0_x2_loop_2">16, 16, 1, -, -, 16, no</column>
<column name="- PE_wrapper_12_0_x2_loop_3_PE_wrapper_12_0_x2_loop_4_PE_wrapper_12_0_x2_loop_5">32829, 32829, 63, 1, 1, 32768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 272, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 40, 3688, 2208, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 203, -</column>
<column name="Register">-, -, 1860, 320, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U2260">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U2261">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U2262">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U2263">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U2264">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U2265">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U2266">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U2267">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2268">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2269">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2270">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2271">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2272">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2273">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2274">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2275">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_C_U">PE_wrapper_0_0_x0_local_C, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13787_fu_364_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln691_231_fu_346_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_232_fu_604_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_233_fu_670_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln691_234_fu_702_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_fu_330_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln890_96_fu_380_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln890_fu_708_p2">+, 0, 0, 19, 12, 1</column>
<column name="empty_1258_fu_732_p2">+, 0, 0, 17, 10, 10</column>
<column name="and_ln13792_fu_656_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state66_pp0_stage0_iter62">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i24_fu_630_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="cmp_i_i_mid1_fu_624_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln890_191_fu_386_p2">icmp, 0, 0, 13, 16, 17</column>
<column name="icmp_ln890_192_fu_374_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_193_fu_610_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="icmp_ln890_194_fu_650_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_fu_340_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_676_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln13792_1_fu_636_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln13792_fu_616_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln890_248_fu_682_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln890_249_fu_690_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln890_250_fu_714_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln890_fu_662_p3">select, 0, 0, 6, 1, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln13792_fu_644_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter62">9, 2, 1, 2</column>
<column name="ap_phi_mux_c6_V_58_phi_fu_248_p4">9, 2, 7, 14</column>
<column name="c5_V_reg_222">9, 2, 6, 12</column>
<column name="c6_V_58_reg_244">9, 2, 7, 14</column>
<column name="c6_V_reg_189">9, 2, 7, 14</column>
<column name="c7_V_58_reg_255">9, 2, 5, 10</column>
<column name="c7_V_reg_200">9, 2, 5, 10</column>
<column name="fifo_A_PE_12_0_x252_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_12_1_x253_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_12_0_x267_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_13_0_x268_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_12_0_x295_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten13_reg_211">9, 2, 16, 32</column>
<column name="indvar_flatten_reg_233">9, 2, 12, 24</column>
<column name="local_C_address1">14, 3, 10, 30</column>
<column name="local_C_d1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_1_reg_1024">32, 0, 32, 0</column>
<column name="add_2_reg_1029">32, 0, 32, 0</column>
<column name="add_3_reg_1034">32, 0, 32, 0</column>
<column name="add_4_reg_1039">32, 0, 32, 0</column>
<column name="add_5_reg_1044">32, 0, 32, 0</column>
<column name="add_6_reg_1049">32, 0, 32, 0</column>
<column name="add_7_reg_1054">32, 0, 32, 0</column>
<column name="add_ln691_reg_747">7, 0, 7, 0</column>
<column name="add_reg_1019">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter48">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter49">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter50">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter51">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter52">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter53">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter54">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter55">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter56">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter57">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter58">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter59">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter60">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter61">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter62">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="c5_V_reg_222">6, 0, 6, 0</column>
<column name="c6_V_58_reg_244">7, 0, 7, 0</column>
<column name="c6_V_reg_189">7, 0, 7, 0</column>
<column name="c7_V_58_reg_255">5, 0, 5, 0</column>
<column name="c7_V_reg_200">5, 0, 5, 0</column>
<column name="empty_reg_953">4, 0, 4, 0</column>
<column name="icmp_ln890_191_reg_774">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_211">16, 0, 16, 0</column>
<column name="indvar_flatten_reg_233">12, 0, 12, 0</column>
<column name="local_C_addr_58_reg_968">10, 0, 10, 0</column>
<column name="local_C_load_reg_974">32, 0, 32, 0</column>
<column name="mul_1_reg_984">32, 0, 32, 0</column>
<column name="mul_2_reg_989">32, 0, 32, 0</column>
<column name="mul_3_reg_994">32, 0, 32, 0</column>
<column name="mul_4_reg_999">32, 0, 32, 0</column>
<column name="mul_5_reg_1004">32, 0, 32, 0</column>
<column name="mul_6_reg_1009">32, 0, 32, 0</column>
<column name="mul_7_reg_1014">32, 0, 32, 0</column>
<column name="mul_reg_979">32, 0, 32, 0</column>
<column name="select_ln13792_1_reg_938">1, 0, 1, 0</column>
<column name="select_ln890_249_reg_947">7, 0, 7, 0</column>
<column name="v1_V_58_reg_813">32, 0, 32, 0</column>
<column name="v1_V_reg_853">32, 0, 32, 0</column>
<column name="v2_V_811_reg_823">32, 0, 32, 0</column>
<column name="v2_V_812_reg_828">32, 0, 32, 0</column>
<column name="v2_V_813_reg_833">32, 0, 32, 0</column>
<column name="v2_V_814_reg_838">32, 0, 32, 0</column>
<column name="v2_V_815_reg_843">32, 0, 32, 0</column>
<column name="v2_V_816_reg_848">32, 0, 32, 0</column>
<column name="v2_V_817_reg_778">32, 0, 32, 0</column>
<column name="v2_V_818_reg_783">32, 0, 32, 0</column>
<column name="v2_V_819_reg_788">32, 0, 32, 0</column>
<column name="v2_V_820_reg_793">32, 0, 32, 0</column>
<column name="v2_V_821_reg_798">32, 0, 32, 0</column>
<column name="v2_V_822_reg_803">32, 0, 32, 0</column>
<column name="v2_V_823_reg_808">32, 0, 32, 0</column>
<column name="v2_V_reg_818">32, 0, 32, 0</column>
<column name="zext_ln890_reg_752">7, 0, 10, 3</column>
<column name="icmp_ln890_191_reg_774">64, 32, 1, 0</column>
<column name="local_C_addr_58_reg_968">64, 32, 10, 0</column>
<column name="mul_1_reg_984">64, 32, 32, 0</column>
<column name="mul_2_reg_989">64, 32, 32, 0</column>
<column name="mul_3_reg_994">64, 32, 32, 0</column>
<column name="mul_4_reg_999">64, 32, 32, 0</column>
<column name="mul_5_reg_1004">64, 32, 32, 0</column>
<column name="mul_6_reg_1009">64, 32, 32, 0</column>
<column name="mul_7_reg_1014">64, 32, 32, 0</column>
<column name="select_ln13792_1_reg_938">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_wrapper_12_0_x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_wrapper_12_0_x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_wrapper_12_0_x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_wrapper_12_0_x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_wrapper_12_0_x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_wrapper_12_0_x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_wrapper_12_0_x2, return value</column>
<column name="fifo_A_PE_12_0_x252_dout">in, 256, ap_fifo, fifo_A_PE_12_0_x252, pointer</column>
<column name="fifo_A_PE_12_0_x252_empty_n">in, 1, ap_fifo, fifo_A_PE_12_0_x252, pointer</column>
<column name="fifo_A_PE_12_0_x252_read">out, 1, ap_fifo, fifo_A_PE_12_0_x252, pointer</column>
<column name="fifo_A_PE_12_1_x253_din">out, 256, ap_fifo, fifo_A_PE_12_1_x253, pointer</column>
<column name="fifo_A_PE_12_1_x253_full_n">in, 1, ap_fifo, fifo_A_PE_12_1_x253, pointer</column>
<column name="fifo_A_PE_12_1_x253_write">out, 1, ap_fifo, fifo_A_PE_12_1_x253, pointer</column>
<column name="fifo_B_PE_12_0_x267_dout">in, 256, ap_fifo, fifo_B_PE_12_0_x267, pointer</column>
<column name="fifo_B_PE_12_0_x267_empty_n">in, 1, ap_fifo, fifo_B_PE_12_0_x267, pointer</column>
<column name="fifo_B_PE_12_0_x267_read">out, 1, ap_fifo, fifo_B_PE_12_0_x267, pointer</column>
<column name="fifo_B_PE_13_0_x268_din">out, 256, ap_fifo, fifo_B_PE_13_0_x268, pointer</column>
<column name="fifo_B_PE_13_0_x268_full_n">in, 1, ap_fifo, fifo_B_PE_13_0_x268, pointer</column>
<column name="fifo_B_PE_13_0_x268_write">out, 1, ap_fifo, fifo_B_PE_13_0_x268, pointer</column>
<column name="fifo_C_drain_PE_12_0_x295_din">out, 32, ap_fifo, fifo_C_drain_PE_12_0_x295, pointer</column>
<column name="fifo_C_drain_PE_12_0_x295_full_n">in, 1, ap_fifo, fifo_C_drain_PE_12_0_x295, pointer</column>
<column name="fifo_C_drain_PE_12_0_x295_write">out, 1, ap_fifo, fifo_C_drain_PE_12_0_x295, pointer</column>
</table>
</item>
</section>
</profile>
