{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634911832205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634911832205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 01:10:32 2021 " "Processing started: Sat Oct 23 01:10:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634911832205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911832205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911832205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634911832455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634911832455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default.vhd 2 1 " "Found 2 design units, including 1 entities, in source file default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 default-behavior " "Found design unit 1: default-behavior" {  } { { "default.vhd" "" { Text "E:/GitHub Docs/VGAOSST/default.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838038 ""} { "Info" "ISGN_ENTITY_NAME" "1 default " "Found entity 1: default" {  } { { "default.vhd" "" { Text "E:/GitHub Docs/VGAOSST/default.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_files/osstwashere.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_files/osstwashere.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test2-behv " "Found design unit 1: test2-behv" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838040 ""} { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_files/test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_files/test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behavior " "Found design unit 1: test-behavior" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838041 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838042 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_timing-display_size " "Found design unit 1: vga_timing-display_size" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838043 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838046 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_CONTROLLER " "Elaborating entity \"VGA_CONTROLLER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634911838085 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Red " "Found inconsistent dimensions for element \"Red\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 872 2464 2512 896 "red\[7\]" "" } { 912 2464 2514 929 "red\[5\]" "" } { 928 2464 2512 945 "red\[4\]" "" } { 944 2464 2512 961 "red\[3\]" "" } { 960 2464 2519 977 "red\[2\]" "" } { 976 2464 2521 993 "red\[1\]" "" } { 992 2464 2523 1009 "red\[0\]" "" } { 896 2464 2514 913 "red\[6\]" "" } { 920 2208 2464 937 "red\[7..0\]" "" } { 944 2624 2800 960 "Red" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838086 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Green " "Found inconsistent dimensions for element \"Green\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1032 2464 2525 1049 "green\[7\]" "" } { 1048 2464 2517 1065 "green\[6\]" "" } { 1064 2464 2530 1081 "green\[5\]" "" } { 1080 2464 2530 1097 "green\[4\]" "" } { 1096 2464 2525 1113 "green\[3\]" "" } { 1112 2464 2533 1129 "green\[2\]" "" } { 1128 2464 2536 1145 "green\[1\]" "" } { 1144 2464 2523 1161 "green\[0\]" "" } { 1032 2208 2464 1049 "green\[7..0\]" "" } { 1096 2624 2800 1112 "Green" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838086 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Blue " "Found inconsistent dimensions for element \"Blue\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1184 2464 2512 1201 "blue\[7\]" "" } { 1200 2464 2527 1217 "blue\[6\]" "" } { 1216 2464 2514 1233 "blue\[5\]" "" } { 1232 2464 2524 1249 "blue\[4\]" "" } { 1248 2464 2513 1265 "blue\[3\]" "" } { 1264 2464 2512 1281 "blue\[2\]" "" } { 1280 2464 2518 1297 "blue\[1\]" "" } { 1296 2464 2521 1313 "blue\[0\]" "" } { 1184 2208 2464 1201 "blue\[7..0\]" "" } { 1248 2624 2800 1264 "Blue" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838086 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue " "Converted elements in bus name \"blue\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[7\] blue7 " "Converted element name(s) from \"blue\[7\]\" to \"blue7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1184 2464 2512 1201 "blue\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838086 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[6\] blue6 " "Converted element name(s) from \"blue\[6\]\" to \"blue6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1200 2464 2527 1217 "blue\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838086 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[5\] blue5 " "Converted element name(s) from \"blue\[5\]\" to \"blue5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1216 2464 2514 1233 "blue\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838086 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[4\] blue4 " "Converted element name(s) from \"blue\[4\]\" to \"blue4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1232 2464 2524 1249 "blue\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838086 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[3\] blue3 " "Converted element name(s) from \"blue\[3\]\" to \"blue3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1248 2464 2513 1265 "blue\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838086 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[2\] blue2 " "Converted element name(s) from \"blue\[2\]\" to \"blue2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1264 2464 2512 1281 "blue\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838086 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[1\] blue1 " "Converted element name(s) from \"blue\[1\]\" to \"blue1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1280 2464 2518 1297 "blue\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838086 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[0\] blue0 " "Converted element name(s) from \"blue\[0\]\" to \"blue0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1296 2464 2521 1313 "blue\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838086 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[7..0\] blue7..0 " "Converted element name(s) from \"blue\[7..0\]\" to \"blue7..0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1184 2208 2464 1201 "blue\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838086 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1184 2464 2512 1201 "blue\[7\]" "" } { 1200 2464 2527 1217 "blue\[6\]" "" } { 1216 2464 2514 1233 "blue\[5\]" "" } { 1232 2464 2524 1249 "blue\[4\]" "" } { 1248 2464 2513 1265 "blue\[3\]" "" } { 1264 2464 2512 1281 "blue\[2\]" "" } { 1280 2464 2518 1297 "blue\[1\]" "" } { 1296 2464 2521 1313 "blue\[0\]" "" } { 1184 2208 2464 1201 "blue\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1634911838086 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green " "Converted elements in bus name \"green\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[7\] green7 " "Converted element name(s) from \"green\[7\]\" to \"green7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1032 2464 2525 1049 "green\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[6\] green6 " "Converted element name(s) from \"green\[6\]\" to \"green6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1048 2464 2517 1065 "green\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[5\] green5 " "Converted element name(s) from \"green\[5\]\" to \"green5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1064 2464 2530 1081 "green\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[4\] green4 " "Converted element name(s) from \"green\[4\]\" to \"green4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1080 2464 2530 1097 "green\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[3\] green3 " "Converted element name(s) from \"green\[3\]\" to \"green3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1096 2464 2525 1113 "green\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[2\] green2 " "Converted element name(s) from \"green\[2\]\" to \"green2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1112 2464 2533 1129 "green\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[1\] green1 " "Converted element name(s) from \"green\[1\]\" to \"green1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1128 2464 2536 1145 "green\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[0\] green0 " "Converted element name(s) from \"green\[0\]\" to \"green0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1144 2464 2523 1161 "green\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[7..0\] green7..0 " "Converted element name(s) from \"green\[7..0\]\" to \"green7..0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1032 2208 2464 1049 "green\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1032 2464 2525 1049 "green\[7\]" "" } { 1048 2464 2517 1065 "green\[6\]" "" } { 1064 2464 2530 1081 "green\[5\]" "" } { 1080 2464 2530 1097 "green\[4\]" "" } { 1096 2464 2525 1113 "green\[3\]" "" } { 1112 2464 2533 1129 "green\[2\]" "" } { 1128 2464 2536 1145 "green\[1\]" "" } { 1144 2464 2523 1161 "green\[0\]" "" } { 1032 2208 2464 1049 "green\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1634911838087 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red " "Converted elements in bus name \"red\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[7\] red7 " "Converted element name(s) from \"red\[7\]\" to \"red7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 872 2464 2512 896 "red\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[5\] red5 " "Converted element name(s) from \"red\[5\]\" to \"red5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 912 2464 2514 929 "red\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[4\] red4 " "Converted element name(s) from \"red\[4\]\" to \"red4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 928 2464 2512 945 "red\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[3\] red3 " "Converted element name(s) from \"red\[3\]\" to \"red3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 944 2464 2512 961 "red\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[2\] red2 " "Converted element name(s) from \"red\[2\]\" to \"red2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 960 2464 2519 977 "red\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[1\] red1 " "Converted element name(s) from \"red\[1\]\" to \"red1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 976 2464 2521 993 "red\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[0\] red0 " "Converted element name(s) from \"red\[0\]\" to \"red0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 992 2464 2523 1009 "red\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[6\] red6 " "Converted element name(s) from \"red\[6\]\" to \"red6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 896 2464 2514 913 "red\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[7..0\] red7..0 " "Converted element name(s) from \"red\[7..0\]\" to \"red7..0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 920 2208 2464 937 "red\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838087 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 872 2464 2512 896 "red\[7\]" "" } { 912 2464 2514 929 "red\[5\]" "" } { 928 2464 2512 945 "red\[4\]" "" } { 944 2464 2512 961 "red\[3\]" "" } { 960 2464 2519 977 "red\[2\]" "" } { 976 2464 2521 993 "red\[1\]" "" } { 992 2464 2523 1009 "red\[0\]" "" } { 896 2464 2514 913 "red\[6\]" "" } { 920 2208 2464 937 "red\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1634911838087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test2 test2:inst4 " "Elaborating entity \"test2\" for hierarchy \"test2:inst4\"" {  } { { "VGA_CONTROLLER.bdf" "inst4" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 992 1808 2000 1104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838088 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red OSSTWasHere.vhd(56) " "VHDL Process Statement warning at OSSTWasHere.vhd(56): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911838090 "|VGA_CONTROLLER|test2:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue OSSTWasHere.vhd(56) " "VHDL Process Statement warning at OSSTWasHere.vhd(56): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[0\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[1\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[2\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[3\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[4\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[5\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[6\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] OSSTWasHere.vhd(56) " "Inferred latch for \"blue\[7\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[0\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[1\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[2\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[3\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[4\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[5\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[6\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] OSSTWasHere.vhd(56) " "Inferred latch for \"red\[7\]\" at OSSTWasHere.vhd(56)" {  } { { "TEST_FILES/OSSTWasHere.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/OSSTWasHere.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 "|VGA_CONTROLLER|test2:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing vga_timing:inst " "Elaborating entity \"vga_timing\" for hierarchy \"vga_timing:inst\"" {  } { { "VGA_CONTROLLER.bdf" "inst" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 832 1352 1592 1008 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst1\"" {  } { { "VGA_CONTROLLER.bdf" "inst1" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 648 984 1312 824 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634911838125 ""}  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634911838125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/GitHub Docs/VGAOSST/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634911838162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/apps/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst3\"" {  } { { "VGA_CONTROLLER.bdf" "inst3" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1232 1808 2000 1344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838164 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(56) " "VHDL Process Statement warning at hw_image_generator.vhd(56): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(56) " "VHDL Process Statement warning at hw_image_generator.vhd(56): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[4\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[5\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[6\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] hw_image_generator.vhd(56) " "Inferred latch for \"blue\[7\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838166 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838167 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[4\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838167 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[5\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838167 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[6\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838167 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] hw_image_generator.vhd(56) " "Inferred latch for \"red\[7\]\" at hw_image_generator.vhd(56)" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838167 "|VGA_CONTROLLER|hw_image_generator:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "default default:inst19 " "Elaborating entity \"default\" for hierarchy \"default:inst19\"" {  } { { "VGA_CONTROLLER.bdf" "inst19" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1376 1808 2000 1488 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:inst2 " "Elaborating entity \"test\" for hierarchy \"test:inst2\"" {  } { { "VGA_CONTROLLER.bdf" "inst2" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 1112 1808 2000 1224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911838172 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red test.vhd(56) " "VHDL Process Statement warning at test.vhd(56): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue test.vhd(56) " "VHDL Process Statement warning at test.vhd(56): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] test.vhd(56) " "Inferred latch for \"blue\[0\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] test.vhd(56) " "Inferred latch for \"blue\[1\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] test.vhd(56) " "Inferred latch for \"blue\[2\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] test.vhd(56) " "Inferred latch for \"blue\[3\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] test.vhd(56) " "Inferred latch for \"blue\[4\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] test.vhd(56) " "Inferred latch for \"blue\[5\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] test.vhd(56) " "Inferred latch for \"blue\[6\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] test.vhd(56) " "Inferred latch for \"blue\[7\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] test.vhd(56) " "Inferred latch for \"red\[0\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] test.vhd(56) " "Inferred latch for \"red\[1\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] test.vhd(56) " "Inferred latch for \"red\[2\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] test.vhd(56) " "Inferred latch for \"red\[3\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] test.vhd(56) " "Inferred latch for \"red\[4\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] test.vhd(56) " "Inferred latch for \"red\[5\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] test.vhd(56) " "Inferred latch for \"red\[6\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] test.vhd(56) " "Inferred latch for \"red\[7\]\" at test.vhd(56)" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911838173 "|VGA_CONTROLLER|test:inst2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 35 -1 0 } } { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634911839358 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634911839358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634911839704 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_timing:inst\|horizontal_coord\[31\] Low " "Register vga_timing:inst\|horizontal_coord\[31\] will power up to Low" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634911839805 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_timing:inst\|vertical_coord\[31\] Low " "Register vga_timing:inst\|vertical_coord\[31\] will power up to Low" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634911839805 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_timing:inst\|vertical_coord\[0\] Low " "Register vga_timing:inst\|vertical_coord\[0\] will power up to Low" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634911839805 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_timing:inst\|horizontal_coord\[0\] Low " "Register vga_timing:inst\|horizontal_coord\[0\] will power up to Low" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634911839805 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1634911839805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634911840645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634911840645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "525 " "Implemented 525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634911840681 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634911840681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "511 " "Implemented 511 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634911840681 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1634911840681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634911840681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634911840694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 01:10:40 2021 " "Processing ended: Sat Oct 23 01:10:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634911840694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634911840694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634911840694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634911840694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634911841736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634911841736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 01:10:41 2021 " "Processing started: Sat Oct 23 01:10:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634911841736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634911841736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGAOSST -c VGAOSST " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGAOSST -c VGAOSST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634911841736 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634911841809 ""}
{ "Info" "0" "" "Project  = VGAOSST" {  } {  } 0 0 "Project  = VGAOSST" 0 0 "Fitter" 0 0 1634911841809 ""}
{ "Info" "0" "" "Revision = VGAOSST" {  } {  } 0 0 "Revision = VGAOSST" 0 0 "Fitter" 0 0 1634911841809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634911841851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634911841851 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGAOSST EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"VGAOSST\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634911841857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634911841892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634911841892 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/GitHub Docs/VGAOSST/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1634911841926 ""}  } { { "db/pll_altpll.v" "" { Text "E:/GitHub Docs/VGAOSST/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1634911841926 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634911841974 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634911841978 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634911842068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634911842068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634911842068 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634911842068 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634911842070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634911842070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634911842070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634911842070 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1634911842070 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634911842071 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGAOSST.sdc " "Synopsys Design Constraints File file not found: 'VGAOSST.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634911842436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634911842436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634911842437 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1634911842437 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634911842440 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1634911842440 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634911842440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634911842478 ""}  } { { "db/pll_altpll.v" "" { Text "E:/GitHub Docs/VGAOSST/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634911842478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node Reset~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634911842478 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 872 1112 1280 888 "Reset" "" } } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634911842478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634911842632 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634911842633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634911842633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634911842633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634911842633 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634911842634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634911842634 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634911842634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634911842648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634911842648 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634911842648 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634911842666 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1634911842668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634911842956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634911843017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634911843027 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634911843228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634911843228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634911843410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634911843748 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634911843748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634911843796 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1634911843796 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634911843796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634911843798 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634911843888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634911843894 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634911844015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634911844015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634911844171 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634911844445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GitHub Docs/VGAOSST/output_files/VGAOSST.fit.smsg " "Generated suppressed messages file E:/GitHub Docs/VGAOSST/output_files/VGAOSST.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634911844685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6497 " "Peak virtual memory: 6497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634911844939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 01:10:44 2021 " "Processing ended: Sat Oct 23 01:10:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634911844939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634911844939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634911844939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634911844939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634911845852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634911845853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 01:10:45 2021 " "Processing started: Sat Oct 23 01:10:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634911845853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634911845853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGAOSST -c VGAOSST " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGAOSST -c VGAOSST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634911845853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634911846049 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1634911846277 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634911846287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634911846783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 01:10:46 2021 " "Processing ended: Sat Oct 23 01:10:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634911846783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634911846783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634911846783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634911846783 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634911847370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634911847811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634911847811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 01:10:47 2021 " "Processing started: Sat Oct 23 01:10:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634911847811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1634911847811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGAOSST -c VGAOSST " "Command: quartus_sta VGAOSST -c VGAOSST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1634911847811 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1634911847887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1634911848000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1634911848000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848036 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGAOSST.sdc " "Synopsys Design Constraints File file not found: 'VGAOSST.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1634911848161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848161 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clock Clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1634911848162 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1634911848162 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634911848162 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848162 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1634911848162 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1634911848164 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634911848164 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1634911848164 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1634911848170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 31.065 " "Worst-case setup slack is 31.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.065               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.065               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634911848189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634911848191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.934 " "Worst-case minimum pulse width slack is 9.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 Clock  " "    9.934               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.583               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.583               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848195 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634911848211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634911848230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634911848507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634911848563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 31.672 " "Worst-case setup slack is 31.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.672               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.672               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634911848574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634911848577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.943 " "Worst-case minimum pulse width slack is 9.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 Clock  " "    9.943               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.580               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.580               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848580 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634911848593 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634911848684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 35.939 " "Worst-case setup slack is 35.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.939               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.939               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634911848695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634911848697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.594 " "Worst-case minimum pulse width slack is 9.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 Clock  " "    9.594               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.662               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.662               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634911848701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634911848701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634911848981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634911848982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634911849023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 01:10:49 2021 " "Processing ended: Sat Oct 23 01:10:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634911849023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634911849023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634911849023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634911849023 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634911849627 ""}
