$date
	Sat Mar 12 15:35:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dummy $end
$var wire 1 ! a $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
$end
#10
