$date
	Sun Oct 23 10:00:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#687384
b1101 !
1"
#687386
b1101 &
b1101 %
1$
#687387
0"
#687390
b101000 &
b101000 %
#687394
b10100 &
b10100 %
#687398
b1010 &
b1010 %
#687402
b101 &
b101 %
#687406
b10000 &
b10000 %
#687410
b1000 &
b1000 %
#687414
b100 &
b100 %
#687418
b10 &
b10 %
#687422
b1 &
1#
b1 %
#687426
b0 &
b0 %
0#
0$
#1681300
b1111 !
1"
#1681302
b1111 &
b1111 %
1$
#1681303
0"
#1681306
b101110 &
b101110 %
#1681310
b10111 &
b10111 %
#1681314
b1000110 &
b1000110 %
#1681318
b100011 &
b100011 %
#1681322
b1101010 &
b1101010 %
#1681326
b110101 &
b110101 %
#1681330
b10100000 &
b10100000 %
#1681334
b1010000 &
b1010000 %
#1681338
b101000 &
b101000 %
#1681342
b10100 &
b10100 %
#1681346
b1010 &
b1010 %
#1681350
b101 &
b101 %
#1681354
b10000 &
b10000 %
#1681358
b1000 &
b1000 %
#1681362
b100 &
b100 %
#1681366
b10 &
b10 %
#1681370
b1 &
b1 %
1#
#1681374
b0 &
0#
b0 %
0$
#2712406
b1100 &
b1100 %
1$
b1100 !
1"
#2712407
0"
#2712410
b110 &
b110 %
#2712414
b11 &
b11 %
#2712418
b1010 &
b1010 %
#2712422
b101 &
b101 %
#2712426
b10000 &
b10000 %
#2712430
b1000 &
b1000 %
#2712434
b100 &
b100 %
#2712438
b10 &
b10 %
#2712442
b1 &
b1 %
1#
#2712446
b0 &
0#
b0 %
0$
#4500012
