module wideexpr_00796(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[2]?^((ctrl[7]?((s3)>>({s5,$signed($signed((ctrl[0]?s0:1'sb0)))}))>>>(+($signed(+(~(+(5'sb10001)))))):$signed((s0)<<($signed(((3'sb001)<<<(+(5'b10100)))^~(s2)))))):((ctrl[4]?(ctrl[1]?(~|(({4{(u3)<<<(6'sb000000)}})^(~|(3'sb011))))^(2'sb01):{$signed(((+(s5))<<<(s2))&(+(3'sb001))),(ctrl[0]?s5:u2),6'sb010000,(ctrl[4]?6'sb111010:$signed($unsigned({u0})))}):(({4{$signed(s7)}})^~(u1))>=((ctrl[4]?6'b011011:{(4'sb0101)>>>({2{~^(u3)}}),($signed((s3)^(1'sb1)))&(s7),!({{2{s7}}})}))))>({5'b11001,(s1)|({((3'sb011)!=(-(2'b00)))<<((ctrl[7]?(-(5'b11101))|((s1)<<<(s7)):(ctrl[1]?(2'sb11)|(5'sb01010):s2)))})}));
  assign y1 = (ctrl[7]?+((ctrl[5]?+($signed(+($signed(2'sb10)))):3'sb000)):1'sb0);
  assign y2 = $signed(6'sb100110);
  assign y3 = $unsigned((($unsigned((ctrl[1]?(s6)+((ctrl[0]?+((ctrl[5]?s7:s5)):-((ctrl[7]?u7:s4)))):+(+(s5)))))>>(({3'sb001,($signed(1'sb0))<<<(((+(s5))<<<((ctrl[5]?s5:s6)))<<<({4{s4}})),(ctrl[0]?(5'sb10101)&((ctrl[4]?(u6)>(u6):{1{3'sb011}})):5'sb11111),{1{{(ctrl[3]?{2{s7}}:{s5,s6,s1}),$signed(-(4'b0110)),3'sb001,(ctrl[5]?(s4)<<(u7):s2)}}}})<<($signed((ctrl[0]?s1:(ctrl[4]?3'sb101:(s5)<<((ctrl[2]?u2:s0))))))))>>>((ctrl[1]?+((1'sb1)|(($signed(((ctrl[0]?s5:s7))<<<((s6)+(4'sb1000))))<<<({2{(ctrl[6]?(s5)<<(4'sb1001):(s5)<<(6'sb011001))}}))):2'sb01)));
  assign y4 = (((ctrl[5]?s7:(ctrl[7]?$signed(s6):(s1)<<<((6'sb110101)<<(4'sb1101)))))>=($signed({4{!(4'sb1100)}})))^($unsigned(&(u0)));
  assign y5 = (ctrl[6]?((~(s7))<<<({1{u2}}))>>>((ctrl[6]?(((1'sb1)<((ctrl[2]?{s3,s6,2'sb10,4'sb0011}:(u4)>=(s5))))>=({(ctrl[5]?+(3'sb001):(s5)<<<(1'sb1)),($signed(2'sb00))>>>($signed(u0)),(ctrl[1]?(2'sb10)>(1'sb0):(5'b00100)<<(s1))}))|((($signed(3'sb111))+(&(4'b1110)))>>>(s4)):1'b0)):{1{4'sb1100}});
  assign y6 = 2'b01;
  assign y7 = u0;
endmodule
