
*** Running vivado
    with args -log lab4_soc_axitoaudio_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_soc_axitoaudio_0_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_soc_axitoaudio_0_1.tcl -notrace
Command: synth_design -top lab4_soc_axitoaudio_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1309.938 ; gain = 83.000 ; free physical = 6149 ; free virtual = 14025
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_soc_axitoaudio_0_1' [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axitoaudio_0_1/synth/lab4_soc_axitoaudio_0_1.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axitoaudio_v1_0' declared at '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0.vhd:5' bound to instance 'U0' of component 'axitoaudio_v1_0' [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axitoaudio_0_1/synth/lab4_soc_axitoaudio_0_1.vhd:149]
INFO: [Synth 8-638] synthesizing module 'axitoaudio_v1_0' [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axitoaudio_v1_0_S00_AXI' declared at '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0_S00_AXI.vhd:5' bound to instance 'axitoaudio_v1_0_S00_AXI_inst' of component 'axitoaudio_v1_0_S00_AXI' [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'axitoaudio_v1_0_S00_AXI' [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0_S00_AXI.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'axitoaudio_v1_0_S00_AXI' (1#1) [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axitoaudio_v1_0' (2#1) [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ipshared/1b50/hdl/axitoaudio_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'lab4_soc_axitoaudio_0_1' (3#1) [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axitoaudio_0_1/synth/lab4_soc_axitoaudio_0_1.vhd:84]
WARNING: [Synth 8-3331] design axitoaudio_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axitoaudio_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axitoaudio_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axitoaudio_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axitoaudio_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axitoaudio_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1351.477 ; gain = 124.539 ; free physical = 6144 ; free virtual = 14021
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1351.477 ; gain = 124.539 ; free physical = 6140 ; free virtual = 14017
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.469 ; gain = 0.000 ; free physical = 6042 ; free virtual = 13920
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 6132 ; free virtual = 14010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 6132 ; free virtual = 14010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 6132 ; free virtual = 14010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 6125 ; free virtual = 14003
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axitoaudio_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design lab4_soc_axitoaudio_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design lab4_soc_axitoaudio_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design lab4_soc_axitoaudio_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design lab4_soc_axitoaudio_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design lab4_soc_axitoaudio_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design lab4_soc_axitoaudio_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/axitoaudio_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/axitoaudio_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axitoaudio_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axitoaudio_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/axitoaudio_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axitoaudio_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/axitoaudio_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module lab4_soc_axitoaudio_0_1.
INFO: [Synth 8-3332] Sequential element (U0/axitoaudio_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module lab4_soc_axitoaudio_0_1.
INFO: [Synth 8-3332] Sequential element (U0/axitoaudio_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module lab4_soc_axitoaudio_0_1.
INFO: [Synth 8-3332] Sequential element (U0/axitoaudio_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module lab4_soc_axitoaudio_0_1.
INFO: [Synth 8-3332] Sequential element (U0/axitoaudio_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module lab4_soc_axitoaudio_0_1.
INFO: [Synth 8-3332] Sequential element (U0/axitoaudio_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module lab4_soc_axitoaudio_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 6115 ; free virtual = 13993
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5931 ; free virtual = 13809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5931 ; free virtual = 13809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5929 ; free virtual = 13807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5927 ; free virtual = 13805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5927 ; free virtual = 13805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5927 ; free virtual = 13805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5927 ; free virtual = 13805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5927 ; free virtual = 13805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5927 ; free virtual = 13805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   215|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   277|
|2     |  U0                             |axitoaudio_v1_0         |   277|
|3     |    axitoaudio_v1_0_S00_AXI_inst |axitoaudio_v1_0_S00_AXI |   277|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5927 ; free virtual = 13805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1689.469 ; gain = 124.539 ; free physical = 5985 ; free virtual = 13863
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1689.469 ; gain = 462.531 ; free physical = 5992 ; free virtual = 13870
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:57 . Memory (MB): peak = 1689.469 ; gain = 488.352 ; free physical = 5969 ; free virtual = 13847
INFO: [Common 17-1381] The checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/lab4_soc_axitoaudio_0_1_synth_1/lab4_soc_axitoaudio_0_1.dcp' has been generated.
