digraph "CFG for '_Z27Correlation_backward_input2iPfiiiS_iiiS_iiiii' function" {
	label="CFG for '_Z27Correlation_backward_input2iPfiiiS_iiiS_iiiii' function";

	Node0x54b7e30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%15:\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %17 = mul i32 %16, %13\l  %18 = add i32 %17, %10\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = mul i32 %19, %13\l  %21 = add i32 %20, %10\l  %22 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %24 = add nsw i32 %11, -1\l  %25 = sdiv i32 %24, 2\l  %26 = sdiv i32 %12, %14\l  %27 = shl nsw i32 %26, 1\l  %28 = add nuw nsw i32 %27, 1\l  %29 = shl nsw i32 %10, 1\l  %30 = add nsw i32 %29, %4\l  %31 = mul i32 %11, %2\l  %32 = mul i32 %31, %11\l  %33 = sitofp i32 %32 to float\l  %34 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %23\l  store float 0.000000e+00, float addrspace(3)* %34, align 4, !tbaa !5\l  %35 = icmp slt i32 %23, %6\l  br i1 %35, label %36, label %49\l|{<s0>T|<s1>F}}"];
	Node0x54b7e30:s0 -> Node0x54bb7a0;
	Node0x54b7e30:s1 -> Node0x54bb830;
	Node0x54bb7a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%36:\l36:                                               \l  %37 = add nsw i32 %29, %3\l  %38 = add i32 %25, %12\l  %39 = sub i32 %21, %38\l  %40 = sub i32 %18, %38\l  %41 = sub i32 %25, %12\l  %42 = add i32 %41, %21\l  %43 = add i32 %41, %18\l  %44 = add nsw i32 %8, -1\l  %45 = add nsw i32 %7, -1\l  %46 = mul i32 %37, %0\l  %47 = add i32 %46, %18\l  %48 = mul i32 %6, %0\l  br label %51\l}"];
	Node0x54bb7a0 -> Node0x54bc030;
	Node0x54bb830 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%49:\l49:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %50 = icmp eq i32 %23, 0\l  br i1 %50, label %137, label %205\l|{<s0>T|<s1>F}}"];
	Node0x54bb830:s0 -> Node0x54bc3e0;
	Node0x54bb830:s1 -> Node0x54bc470;
	Node0x54bc030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%51:\l51:                                               \l  %52 = phi float [ 0.000000e+00, %36 ], [ %124, %123 ]\l  %53 = phi i32 [ %23, %36 ], [ %125, %123 ]\l  %54 = freeze i32 %53\l  %55 = freeze i32 %28\l  %56 = sdiv i32 %54, %55\l  %57 = mul i32 %56, %55\l  %58 = sub i32 %54, %57\l  %59 = sub i32 %26, %58\l  %60 = mul i32 %59, %14\l  %61 = sub i32 %26, %56\l  %62 = mul i32 %61, %14\l  %63 = add i32 %39, %60\l  %64 = sdiv i32 %63, %13\l  %65 = add i32 %40, %62\l  %66 = sdiv i32 %65, %13\l  %67 = add i32 %42, %60\l  %68 = sdiv i32 %67, %13\l  %69 = add i32 %43, %62\l  %70 = sdiv i32 %69, %13\l  %71 = icmp sgt i32 %68, -1\l  %72 = icmp sgt i32 %70, -1\l  %73 = select i1 %71, i1 %72, i1 false\l  %74 = icmp slt i32 %64, %8\l  %75 = select i1 %73, i1 %74, i1 false\l  %76 = icmp slt i32 %66, %7\l  %77 = select i1 %75, i1 %76, i1 false\l  br i1 %77, label %78, label %123\l|{<s0>T|<s1>F}}"];
	Node0x54bc030:s0 -> Node0x54bd810;
	Node0x54bc030:s1 -> Node0x54bc5b0;
	Node0x54bd810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%78:\l78:                                               \l  %79 = icmp sgt i32 %64, %68\l  %80 = icmp sgt i32 %66, %70\l  %81 = select i1 %79, i1 true, i1 %80\l  br i1 %81, label %123, label %82\l|{<s0>T|<s1>F}}"];
	Node0x54bd810:s0 -> Node0x54bc5b0;
	Node0x54bd810:s1 -> Node0x54bdb20;
	Node0x54bdb20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%82:\l82:                                               \l  %83 = tail call i32 @llvm.smax.i32(i32 %64, i32 0)\l  %84 = tail call i32 @llvm.smin.i32(i32 %44, i32 %68)\l  %85 = tail call i32 @llvm.smax.i32(i32 %66, i32 0)\l  %86 = tail call i32 @llvm.smin.i32(i32 %45, i32 %70)\l  %87 = add i32 %60, %21\l  %88 = add i32 %47, %62\l  %89 = mul i32 %88, %30\l  %90 = add i32 %87, %89\l  %91 = mul i32 %90, %2\l  %92 = add i32 %91, %22\l  %93 = sext i32 %92 to i64\l  %94 = getelementptr inbounds float, float addrspace(1)* %9, i64 %93\l  %95 = load float, float addrspace(1)* %94, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %96 = icmp sgt i32 %85, %86\l  br i1 %96, label %123, label %97\l|{<s0>T|<s1>F}}"];
	Node0x54bdb20:s0 -> Node0x54bc5b0;
	Node0x54bdb20:s1 -> Node0x54bf000;
	Node0x54bf000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%97:\l97:                                               \l  %98 = icmp sgt i32 %83, %84\l  %99 = add i32 %53, %48\l  %100 = mul i32 %99, %7\l  br label %101\l}"];
	Node0x54bf000 -> Node0x54bf2f0;
	Node0x54bf2f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%101:\l101:                                              \l  %102 = phi float [ %52, %97 ], [ %109, %108 ]\l  %103 = phi i32 [ %85, %97 ], [ %110, %108 ]\l  br i1 %98, label %108, label %104\l|{<s0>T|<s1>F}}"];
	Node0x54bf2f0:s0 -> Node0x54bf3b0;
	Node0x54bf2f0:s1 -> Node0x54bf610;
	Node0x54bf610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%104:\l104:                                              \l  %105 = add i32 %100, %103\l  %106 = mul i32 %105, %8\l  br label %112\l}"];
	Node0x54bf610 -> Node0x54bf870;
	Node0x54bf930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%107:\l107:                                              \l  store float %120, float addrspace(3)* %34, align 4, !tbaa !5\l  br label %108\l}"];
	Node0x54bf930 -> Node0x54bf3b0;
	Node0x54bf3b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%108:\l108:                                              \l  %109 = phi float [ %120, %107 ], [ %102, %101 ]\l  %110 = add nuw nsw i32 %103, 1\l  %111 = icmp slt i32 %103, %86\l  br i1 %111, label %101, label %123, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x54bf3b0:s0 -> Node0x54bf2f0;
	Node0x54bf3b0:s1 -> Node0x54bc5b0;
	Node0x54bf870 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%112:\l112:                                              \l  %113 = phi float [ %102, %104 ], [ %120, %112 ]\l  %114 = phi i32 [ %83, %104 ], [ %121, %112 ]\l  %115 = add i32 %114, %106\l  %116 = sext i32 %115 to i64\l  %117 = getelementptr inbounds float, float addrspace(1)* %5, i64 %116\l  %118 = load float, float addrspace(1)* %117, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %119 = fmul contract float %95, %118\l  %120 = fadd contract float %113, %119\l  %121 = add nuw nsw i32 %114, 1\l  %122 = icmp slt i32 %114, %84\l  br i1 %122, label %112, label %107, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x54bf870:s0 -> Node0x54bf870;
	Node0x54bf870:s1 -> Node0x54bf930;
	Node0x54bc5b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%123:\l123:                                              \l  %124 = phi float [ %52, %82 ], [ %52, %78 ], [ %52, %51 ], [ %109, %108 ]\l  %125 = add nuw nsw i32 %53, 512\l  %126 = icmp slt i32 %125, %6\l  br i1 %126, label %51, label %49, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x54bc5b0:s0 -> Node0x54bc030;
	Node0x54bc5b0:s1 -> Node0x54bb830;
	Node0x54c0ee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%127:\l127:                                              \l  %128 = mul i32 %2, %0\l  %129 = add i32 %128, %22\l  %130 = mul i32 %129, %3\l  %131 = add i32 %130, %17\l  %132 = mul i32 %131, %4\l  %133 = add i32 %132, %20\l  %134 = fdiv contract float %202, %33\l  %135 = sext i32 %133 to i64\l  %136 = getelementptr inbounds float, float addrspace(1)* %1, i64 %135\l  store float %134, float addrspace(1)* %136, align 4, !tbaa !5\l  br label %205\l}"];
	Node0x54c0ee0 -> Node0x54bc470;
	Node0x54bc3e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%137:\l137:                                              \l  %138 = phi i32 [ %203, %137 ], [ 0, %49 ]\l  %139 = phi float [ %202, %137 ], [ 0.000000e+00, %49 ]\l  %140 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %138\l  %141 = load float, float addrspace(3)* %140, align 16, !tbaa !5\l  %142 = fadd contract float %139, %141\l  %143 = or i32 %138, 1\l  %144 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %143\l  %145 = load float, float addrspace(3)* %144, align 4, !tbaa !5\l  %146 = fadd contract float %142, %145\l  %147 = or i32 %138, 2\l  %148 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %147\l  %149 = load float, float addrspace(3)* %148, align 8, !tbaa !5\l  %150 = fadd contract float %146, %149\l  %151 = or i32 %138, 3\l  %152 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %151\l  %153 = load float, float addrspace(3)* %152, align 4, !tbaa !5\l  %154 = fadd contract float %150, %153\l  %155 = or i32 %138, 4\l  %156 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %155\l  %157 = load float, float addrspace(3)* %156, align 16, !tbaa !5\l  %158 = fadd contract float %154, %157\l  %159 = or i32 %138, 5\l  %160 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %159\l  %161 = load float, float addrspace(3)* %160, align 4, !tbaa !5\l  %162 = fadd contract float %158, %161\l  %163 = or i32 %138, 6\l  %164 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %163\l  %165 = load float, float addrspace(3)* %164, align 8, !tbaa !5\l  %166 = fadd contract float %162, %165\l  %167 = or i32 %138, 7\l  %168 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %167\l  %169 = load float, float addrspace(3)* %168, align 4, !tbaa !5\l  %170 = fadd contract float %166, %169\l  %171 = or i32 %138, 8\l  %172 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %171\l  %173 = load float, float addrspace(3)* %172, align 16, !tbaa !5\l  %174 = fadd contract float %170, %173\l  %175 = or i32 %138, 9\l  %176 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %175\l  %177 = load float, float addrspace(3)* %176, align 4, !tbaa !5\l  %178 = fadd contract float %174, %177\l  %179 = or i32 %138, 10\l  %180 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %179\l  %181 = load float, float addrspace(3)* %180, align 8, !tbaa !5\l  %182 = fadd contract float %178, %181\l  %183 = or i32 %138, 11\l  %184 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %183\l  %185 = load float, float addrspace(3)* %184, align 4, !tbaa !5\l  %186 = fadd contract float %182, %185\l  %187 = or i32 %138, 12\l  %188 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %187\l  %189 = load float, float addrspace(3)* %188, align 16, !tbaa !5\l  %190 = fadd contract float %186, %189\l  %191 = or i32 %138, 13\l  %192 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %191\l  %193 = load float, float addrspace(3)* %192, align 4, !tbaa !5\l  %194 = fadd contract float %190, %193\l  %195 = or i32 %138, 14\l  %196 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %195\l  %197 = load float, float addrspace(3)* %196, align 8, !tbaa !5\l  %198 = fadd contract float %194, %197\l  %199 = or i32 %138, 15\l  %200 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input2iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %199\l  %201 = load float, float addrspace(3)* %200, align 4, !tbaa !5\l  %202 = fadd contract float %198, %201\l  %203 = add nuw nsw i32 %138, 16\l  %204 = icmp eq i32 %203, 512\l  br i1 %204, label %127, label %137, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x54bc3e0:s0 -> Node0x54c0ee0;
	Node0x54bc3e0:s1 -> Node0x54bc3e0;
	Node0x54bc470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%205:\l205:                                              \l  ret void\l}"];
}
