// Seed: 2504541347
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input logic [7:0] id_2;
  output logic [7:0] id_1;
  wire [-1 : 1] id_4;
  always assume (id_2.id_2[-1] - id_2);
  assign id_1[-1'b0] = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd12
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout supply1 id_3;
  input wire _id_2;
  output wire id_1;
  assign id_3 = id_4 ? -1 && -1 && $realtime : id_4["" : id_2];
  id_5 :
  assert property (@(posedge id_4) id_2)
  else;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
