# ALU_74181
Implementation of the IC 74181 ALU using Logisim and Verilog, simulated and synthesized in Xilinx Vivado 2023.1. Includes RTL schematics, synthesized design, and Look-Up Tables (LUTs) for detailed analysis.
