<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/user/openCologne/4.Advanced--4/First_Implementation/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/trick_sw_detection.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/i2s/src/i2s.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timer.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timers.sv'
(VERI-1482) Analyzing Verilog file '/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv(44,8-44,12) (VERI-1018) compiling module 'opl3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv(48,1-132,11) (VERI-9000) elaborating module 'opl3_pkg'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv(1,1-1,1) (VERI-9000) elaborating module '$unit__home_user_openCologne_4_Advanced__4_1_hw_modules_operator_src_calc_phase_inc_sv'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv(1,1-1,1) (VERI-9000) elaborating module '$unit__home_user_openCologne_4_Advanced__4_1_hw_modules_channels_src_dac_prep_sv'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv(44,1-107,10) (VERI-9000) elaborating module 'opl3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv(50,1-71,10) (VERI-9000) elaborating module 'reset_sync_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv(44,1-143,10) (VERI-9000) elaborating module 'host_if_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv(46,1-63,10) (VERI-9000) elaborating module 'clk_div_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv(44,1-373,10) (VERI-9000) elaborating module 'channels_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv(44,1-63,10) (VERI-9000) elaborating module 'leds_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v(41,1-814,10) (VERI-9000) elaborating module 'afifo_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv(23,1-37,10) (VERI-9000) elaborating module 'synchronizer_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_18'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv(46,1-553,10) (VERI-9000) elaborating module 'control_operators_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv(45,1-108,10) (VERI-9000) elaborating module 'dac_prep_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_40'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_41'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_42'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_43'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv(44,1-264,10) (VERI-9000) elaborating module 'operator_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_17'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_39'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv(46,1-116,10) (VERI-9000) elaborating module 'calc_phase_inc_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv(44,1-256,10) (VERI-9000) elaborating module 'envelope_generator_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv(44,1-331,10) (VERI-9000) elaborating module 'phase_generator_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_16'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_16'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_17'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_18'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_19'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_27'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_28'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_29'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_30'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_31'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_32'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_38'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv(45,1-82,10) (VERI-9000) elaborating module 'vibrato_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv(45,1-97,10) (VERI-9000) elaborating module 'ksl_add_rom_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv(45,1-180,10) (VERI-9000) elaborating module 'mem_multi_bank_reset_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv(44,1-157,10) (VERI-9000) elaborating module 'env_rate_counter_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv(44,1-88,10) (VERI-9000) elaborating module 'tremolo_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv(46,1-127,10) (VERI-9000) elaborating module 'calc_rhythm_phase_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv(49,1-313,10) (VERI-9000) elaborating module 'opl3_log_sine_lut_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv(49,1-313,10) (VERI-9000) elaborating module 'opl3_exp_lut_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_20'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_21'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_22'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_23'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_24'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_26'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_33'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_34'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_35'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_36'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_37'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_25'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv(48,1-132,11) (VERI-9000) elaborating module 'opl3_pkg'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv(1,1-1,1) (VERI-9000) elaborating module '$unit__home_user_openCologne_4_Advanced__4_1_hw_modules_operator_src_calc_phase_inc_sv'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv(1,1-1,1) (VERI-9000) elaborating module '$unit__home_user_openCologne_4_Advanced__4_1_hw_modules_channels_src_dac_prep_sv'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv(44,1-107,10) (VERI-9000) elaborating module 'opl3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv(50,1-71,10) (VERI-9000) elaborating module 'reset_sync_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv(44,1-143,10) (VERI-9000) elaborating module 'host_if_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv(46,1-63,10) (VERI-9000) elaborating module 'clk_div_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv(44,1-373,10) (VERI-9000) elaborating module 'channels_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv(44,1-63,10) (VERI-9000) elaborating module 'leds_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v(41,1-814,10) (VERI-9000) elaborating module 'afifo_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv(23,1-37,10) (VERI-9000) elaborating module 'synchronizer_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_18'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv(46,1-553,10) (VERI-9000) elaborating module 'control_operators_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv(45,1-108,10) (VERI-9000) elaborating module 'dac_prep_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_40'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_41'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_42'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_43'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv(44,1-264,10) (VERI-9000) elaborating module 'operator_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_17'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_39'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv(46,1-116,10) (VERI-9000) elaborating module 'calc_phase_inc_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv(44,1-256,10) (VERI-9000) elaborating module 'envelope_generator_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv(44,1-331,10) (VERI-9000) elaborating module 'phase_generator_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_16'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_16'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_16'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_17'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_18'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_19'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_27'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_28'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_29'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_30'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_31'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_32'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_38'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv(45,1-82,10) (VERI-9000) elaborating module 'vibrato_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv(45,1-97,10) (VERI-9000) elaborating module 'ksl_add_rom_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv(45,1-180,10) (VERI-9000) elaborating module 'mem_multi_bank_reset_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv(44,1-157,10) (VERI-9000) elaborating module 'env_rate_counter_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv(44,1-88,10) (VERI-9000) elaborating module 'tremolo_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv(46,1-127,10) (VERI-9000) elaborating module 'calc_rhythm_phase_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv(49,1-313,10) (VERI-9000) elaborating module 'opl3_log_sine_lut_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv(49,1-313,10) (VERI-9000) elaborating module 'opl3_exp_lut_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_17'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_18'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_20'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_21'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_22'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_23'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_24'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_26'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_33'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_34'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_35'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_36'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_37'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_19'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_20'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_21'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_22'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_25'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_16'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv(48,1-132,11) (VERI-9000) elaborating module 'opl3_pkg'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv(1,1-1,1) (VERI-9000) elaborating module '$unit__home_user_openCologne_4_Advanced__4_1_hw_modules_operator_src_calc_phase_inc_sv'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv(1,1-1,1) (VERI-9000) elaborating module '$unit__home_user_openCologne_4_Advanced__4_1_hw_modules_channels_src_dac_prep_sv'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv(44,1-107,10) (VERI-9000) elaborating module 'opl3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv(50,1-71,10) (VERI-9000) elaborating module 'reset_sync_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv(44,1-143,10) (VERI-9000) elaborating module 'host_if_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv(46,1-63,10) (VERI-9000) elaborating module 'clk_div_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv(44,1-373,10) (VERI-9000) elaborating module 'channels_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv(44,1-63,10) (VERI-9000) elaborating module 'leds_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v(41,1-814,10) (VERI-9000) elaborating module 'afifo_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv(23,1-37,10) (VERI-9000) elaborating module 'synchronizer_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_18'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv(46,1-553,10) (VERI-9000) elaborating module 'control_operators_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv(45,1-108,10) (VERI-9000) elaborating module 'dac_prep_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_40'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_41'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_42'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_43'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv(44,1-264,10) (VERI-9000) elaborating module 'operator_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_17'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_39'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_2'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv(50,1-82,10) (VERI-9000) elaborating module 'edge_detector_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv(46,1-116,10) (VERI-9000) elaborating module 'calc_phase_inc_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv(44,1-256,10) (VERI-9000) elaborating module 'envelope_generator_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv(44,1-331,10) (VERI-9000) elaborating module 'phase_generator_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_16'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_3'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_4'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_5'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_6'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_16'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_16'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_17'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_18'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_19'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_27'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_28'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_29'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_30'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_31'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_32'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_38'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv(45,1-82,10) (VERI-9000) elaborating module 'vibrato_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv(45,1-97,10) (VERI-9000) elaborating module 'ksl_add_rom_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv(45,1-180,10) (VERI-9000) elaborating module 'mem_multi_bank_reset_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv(44,1-157,10) (VERI-9000) elaborating module 'env_rate_counter_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv(44,1-88,10) (VERI-9000) elaborating module 'tremolo_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv(46,1-127,10) (VERI-9000) elaborating module 'calc_rhythm_phase_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv(49,1-313,10) (VERI-9000) elaborating module 'opl3_log_sine_lut_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv(49,1-313,10) (VERI-9000) elaborating module 'opl3_exp_lut_uniq_1'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_17'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_18'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_7'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_8'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv(44,1-123,10) (VERI-9000) elaborating module 'mem_multi_bank_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_20'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_21'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_22'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_23'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_24'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_26'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_33'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_34'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_35'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_36'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_37'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_19'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_20'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_21'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv(48,1-85,10) (VERI-9000) elaborating module 'mem_simple_dual_port_async_read_uniq_22'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_9'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_10'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_11'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_12'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_13'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_14'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv(44,1-58,10) (VERI-9000) elaborating module 'pipeline_sr_uniq_25'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_15'
INFO - /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv(44,1-107,10) (VERI-9000) elaborating module 'mem_simple_dual_port_uniq_16'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>