/** ==================================================================
 *  @file   l3_noc_attila_monica_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   L3_NOC_ATTILA_MONICA
 *
 *  @Filename:    l3_noc_attila_monica_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __L3_NOC_ATTILA_MONICA_CRED_H
#define __L3_NOC_ATTILA_MONICA_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance L3_NOC_ATTILA_CONFIG_REGISTERS of component L3_NOC_ATTILA_MONICA mapped in MONICA at address 0x44000000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component L3_NOC_ATTILA_MONICA
     *
     */

    /* 
     *  List of bundle arrays for component L3_NOC_ATTILA_MONICA
     *
     */

    /* 
     *  List of bundles for component L3_NOC_ATTILA_MONICA
     *
     */

    /* 
     * List of registers for component L3_NOC_ATTILA_MONICA
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_VERSIONREG 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_MAINCTLREG 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL 0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL 0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN 0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR 0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MSTADDR 0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVADDR 0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_INFO 0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSLSB 0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSMSB 0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_MSTADDR 0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_INFO 0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_WR 0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_ADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_ADDR 0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_DECERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_DECERR 0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG 0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_VERSIONREG 0x104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG 0x108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_NTTPADDR_0 0x110ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL 0x140ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL 0x144ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN 0x148ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR 0x14Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MSTADDR 0x150ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVADDR 0x154ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_INFO 0x158ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSLSB 0x15Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSMSB 0x160ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_INFO 0x164ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x168ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x16Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_ADDRSPACESIZELOG 0x180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG 0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_VERSIONREG 0x304ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG 0x308ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_NTTPADDR_0 0x310ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL 0x340ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL 0x344ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN 0x348ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR  0x34Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MSTADDR 0x350ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVADDR 0x354ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_INFO 0x358ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSLSB 0x35Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSMSB 0x360ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_INFO 0x364ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x368ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x36Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_ADDRSPACESIZELOG 0x380ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG 0x400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_VERSIONREG 0x404ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG 0x408ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_NTTPADDR_0 0x410ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL 0x440ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL 0x444ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN 0x448ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR 0x44Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MSTADDR 0x450ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVADDR 0x454ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_INFO 0x458ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSLSB 0x45Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSMSB 0x460ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_INFO 0x464ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x468ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x46Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_ADDRSPACESIZELOG 0x480ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG 0x500ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_VERSIONREG 0x504ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK0      0x508ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR0    0x50Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK1      0x510ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR1    0x514ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG 0x600ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_VERSIONREG 0x604ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG 0x608ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL 0x640ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN 0x648ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR 0x64Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MSTADDR 0x650ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVADDR 0x654ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_INFO 0x658ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSLSB 0x65Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSMSB 0x660ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG 0x700ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_VERSIONREG 0x704ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_BANDWIDTH
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_BANDWIDTH 0x708ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_WATERMARK
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_WATERMARK 0x70Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_PRESS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_PRESS  0x710ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_CLEARHISTORY
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_CLEARHISTORY 0x714ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG 0x800ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_VERSIONREG 0x804ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_CNF
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_CNF 0x808ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG 0x800000ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_VERSIONREG 0x800004ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_MAINCTLREG 0x800008ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL 0x800040ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL 0x800044ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN 0x800048ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR 0x80004Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MSTADDR 0x800050ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVADDR 0x800054ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_INFO 0x800058ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSLSB 0x80005Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSMSB 0x800060ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_MSTADDR 0x800064ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_INFO 0x800068ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_WR 0x80006Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_ADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_ADDR 0x800070ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_DECERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_DECERR 0x800074ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG 0x800300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_VERSIONREG 0x800304ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG 0x800308ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_NTTPADDR_0 0x800310ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL 0x800340ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL 0x800344ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN 0x800348ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR  0x80034Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MSTADDR 0x800350ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVADDR 0x800354ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_INFO 0x800358ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSLSB 0x80035Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSMSB 0x800360ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO 0x800364ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x800368ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x80036Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_ADDRSPACESIZELOG 0x800380ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG 0x800400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_VERSIONREG 0x800404ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG 0x800408ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_NTTPADDR_0 0x800410ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL 0x800440ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL 0x800444ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN 0x800448ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR  0x80044Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MSTADDR 0x800450ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVADDR 0x800454ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_INFO 0x800458ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSLSB 0x80045Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSMSB 0x800460ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_INFO 0x800464ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x800468ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x80046Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_ADDRSPACESIZELOG 0x800480ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG 0x800500ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_VERSIONREG 0x800504ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG 0x800508ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_NTTPADDR_0 0x800510ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL 0x800540ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL 0x800544ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN 0x800548ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR 0x80054Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MSTADDR 0x800550ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVADDR 0x800554ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_INFO 0x800558ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSLSB 0x80055Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSMSB 0x800560ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_INFO 0x800564ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x800568ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x80056Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_ADDRSPACESIZELOG 0x800580ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG 0x800700ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_VERSIONREG 0x800704ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG 0x800708ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_NTTPADDR_0 0x800710ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL 0x800740ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL 0x800744ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN 0x800748ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR 0x80074Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MSTADDR 0x800750ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVADDR 0x800754ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_INFO 0x800758ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSLSB 0x80075Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSMSB 0x800760ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_INFO 0x800764ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x800768ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x80076Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_ADDRSPACESIZELOG 0x800780ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG 0x800800ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_VERSIONREG 0x800804ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG 0x800808ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_NTTPADDR_0 0x800810ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL 0x800840ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL 0x800844ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN 0x800848ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR  0x80084Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MSTADDR 0x800850ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVADDR 0x800854ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_INFO 0x800858ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSLSB 0x80085Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSMSB 0x800860ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_INFO 0x800864ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x800868ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x80086Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_ADDRSPACESIZELOG 0x800880ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG 0x800900ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_VERSIONREG 0x800904ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG 0x800908ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_NTTPADDR_0 0x800910ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL 0x800940ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL 0x800944ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN 0x800948ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR 0x80094Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MSTADDR 0x800950ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVADDR 0x800954ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_INFO 0x800958ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSLSB 0x80095Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSMSB 0x800960ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_INFO 0x800964ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x800968ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x80096Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_ADDRSPACESIZELOG 0x800980ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG 0x800A00ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_VERSIONREG 0x800A04ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG 0x800A08ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_NTTPADDR_0 0x800A10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL 0x800A40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL 0x800A44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN 0x800A48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR 0x800A4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MSTADDR 0x800A50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVADDR 0x800A54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_INFO 0x800A58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSLSB 0x800A5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSMSB 0x800A60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_INFO 0x800A64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x800A68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x800A6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_ADDRSPACESIZELOG 0x800A80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG 0x800C00ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_VERSIONREG 0x800C04ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG 0x800C08ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_NTTPADDR_0 0x800C10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL 0x800C40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL 0x800C44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN 0x800C48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR 0x800C4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MSTADDR 0x800C50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVADDR 0x800C54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_INFO 0x800C58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSLSB 0x800C5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSMSB 0x800C60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_INFO 0x800C64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x800C68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x800C6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_ADDRSPACESIZELOG 0x800C80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG 0x801000ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_VERSIONREG 0x801004ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK0      0x801008ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR0    0x80100Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK1      0x801010ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR1    0x801014ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG 0x801100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_VERSIONREG 0x801104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG 0x801108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL 0x801140ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN 0x801148ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR 0x80114Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MSTADDR 0x801150ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVADDR 0x801154ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_INFO 0x801158ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSLSB 0x80115Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSMSB 0x801160ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG 0x801300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_VERSIONREG 0x801304ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_BANDWIDTH
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_BANDWIDTH 0x801308ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_WATERMARK
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_WATERMARK 0x80130Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_PRESS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_PRESS  0x801310ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_CLEARHISTORY
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_CLEARHISTORY 0x801314ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG 0x801400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_VERSIONREG 0x801404ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_BANDWIDTH
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_BANDWIDTH 0x801408ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_WATERMARK
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_WATERMARK 0x80140Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_PRESS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_PRESS 0x801410ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_CLEARHISTORY
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_CLEARHISTORY 0x801414ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG 0x801800ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_VERSIONREG 0x801804ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_BANDWIDTH
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_BANDWIDTH 0x801808ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_WATERMARK
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_WATERMARK 0x80180Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_PRESS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_PRESS 0x801810ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_CLEARHISTORY
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_CLEARHISTORY 0x801814ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG 0x1000000ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_VERSIONREG 0x1000004ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_MAINCTLREG 0x1000008ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL 0x1000040ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL 0x1000044ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN 0x1000048ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR 0x100004Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MSTADDR 0x1000050ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVADDR 0x1000054ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_INFO 0x1000058ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSLSB 0x100005Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSMSB 0x1000060ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_MSTADDR 0x1000064ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_INFO 0x1000068ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_WR 0x100006Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_ADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_ADDR 0x1000070ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_DECERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_DECERR 0x1000074ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG 0x1000100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_VERSIONREG 0x1000104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG 0x1000108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_NTTPADDR_0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_NTTPADDR_0 0x1000110ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL 0x1000140ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL 0x1000144ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN 0x1000148ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR 0x100014Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MSTADDR 0x1000150ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVADDR 0x1000154ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_INFO 0x1000158ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSLSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSLSB 0x100015Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSMSB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSMSB 0x1000160ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_INFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_INFO 0x1000164ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR 0x1000168ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE 0x100016Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_ADDRSPACESIZELOG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_ADDRSPACESIZELOG 0x1000180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG 0x1000200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_VERSIONREG 0x1000204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK0      0x1000208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR0    0x100020Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK1      0x1000210ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR1    0x1000214ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG 0x1000400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_VERSIONREG 0x1000404ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EN       0x1000408ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_SOFTEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_SOFTEN   0x100040Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_TRIGEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_TRIGEN   0x1000410ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT   0x1000414ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT   0x1000418ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL0 0x100041Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL1 0x1000420ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_IDENTIFIER
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_IDENTIFIER 0x1000424ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_COLLECTTIME
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_COLLECTTIME 0x1000428ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVADDR 0x100042Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MSTADDR 0x1000430ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVOFS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVOFS 0x1000434ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MANUAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MANUAL 0x1000438ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SEND
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SEND 0x100043Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_GLOBALEN 0x1000440ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN0 0x1000444ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_MSTADDR 0x1000448ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_RD 0x100044Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_WR 0x1000450ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_ERR 0x1000454ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_USERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_USERINFO 0x100045Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_MSTADDR 0x1000460ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_RD 0x1000464ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_WR 0x1000468ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_ERR 0x100046Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_USERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_USERINFO 0x1000474ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN1 0x1000478ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_MSTADDR 0x100047Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_RD 0x1000480ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_WR 0x1000484ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_ERR 0x1000488ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_USERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_USERINFO 0x1000490ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_MSTADDR 0x1000494ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_RD 0x1000498ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_WR 0x100049Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_ERR 0x10004A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_USERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_USERINFO 0x10004A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MINVAL 0x10004ACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MAXVAL 0x10004B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL 0x10004B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL  0x10004B8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_GLOBALEN 0x10004C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_EN0 0x10004C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_MSTADDR 0x10004C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_RD 0x10004CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_WR 0x10004D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_ERR 0x10004D4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_USERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_USERINFO 0x10004DCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_MSTADDR 0x10004E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_RD 0x10004E4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_WR 0x10004E8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_ERR 0x10004ECul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_USERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_USERINFO 0x10004F4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MINVAL 0x10004F8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MAXVAL 0x10004FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL 0x1000500ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL  0x1000504ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG 0x1000600ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_VERSIONREG 0x1000604ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EN        0x1000608ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_SOFTEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_SOFTEN    0x100060Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_TRIGEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_TRIGEN    0x1000610ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT    0x1000614ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT    0x1000618ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL0 0x100061Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL1 0x1000620ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL2 0x1000624ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL3 0x1000628ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_IDENTIFIER
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_IDENTIFIER 0x100062Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_COLLECTTIME
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_COLLECTTIME 0x1000630ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVADDR 0x1000634ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MSTADDR 0x1000638ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVOFS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVOFS 0x100063Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MANUAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MANUAL 0x1000640ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SEND
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SEND 0x1000644ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_GLOBALEN 0x1000648ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_EN0 0x100064Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_MSTADDR 0x1000650ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_REQUSERINFO 0x1000654ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RSPUSERINFO 0x1000658ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RD 0x100065Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_WR 0x1000660ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_ERR 0x1000664ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_SLVADDR 0x1000668ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_MSTADDR 0x100066Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_REQUSERINFO 0x1000670ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RSPUSERINFO 0x1000674ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RD 0x1000678ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_WR 0x100067Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_ERR 0x1000680ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_SLVADDR 0x1000684ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MINVAL 0x1000688ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MAXVAL 0x100068Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL 0x1000690ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL   0x1000694ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_GLOBALEN 0x100069Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_EN0 0x10006A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_MSTADDR 0x10006A4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_REQUSERINFO 0x10006A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RSPUSERINFO 0x10006ACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RD 0x10006B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_WR 0x10006B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_ERR 0x10006B8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_SLVADDR 0x10006BCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_MSTADDR 0x10006C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_REQUSERINFO 0x10006C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RSPUSERINFO 0x10006C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RD 0x10006CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_WR 0x10006D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_ERR 0x10006D4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_SLVADDR 0x10006D8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MINVAL 0x10006DCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MAXVAL 0x10006E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL 0x10006E4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL   0x10006E8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_GLOBALEN 0x10006F0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_EN0 0x10006F4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_MSTADDR 0x10006F8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_REQUSERINFO 0x10006FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RSPUSERINFO 0x1000700ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RD 0x1000704ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_WR 0x1000708ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_ERR 0x100070Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_SLVADDR 0x1000710ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_MSTADDR 0x1000714ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_REQUSERINFO 0x1000718ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RSPUSERINFO 0x100071Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RD 0x1000720ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_WR 0x1000724ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_ERR 0x1000728ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_SLVADDR 0x100072Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MINVAL 0x1000730ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MAXVAL 0x1000734ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL 0x1000738ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL   0x100073Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_GLOBALEN 0x1000744ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_EN0 0x1000748ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_MSTADDR 0x100074Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_REQUSERINFO 0x1000750ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RSPUSERINFO 0x1000754ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RD 0x1000758ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_WR 0x100075Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_ERR 0x1000760ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_SLVADDR 0x1000764ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_MSTADDR 0x1000768ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_REQUSERINFO 0x100076Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RSPUSERINFO 0x1000770ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RD 0x1000774ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_WR 0x1000778ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_ERR 0x100077Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_SLVADDR 0x1000780ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MINVAL 0x1000784ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MAXVAL 0x1000788ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL 0x100078Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL   0x1000790ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG 0x1000800ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_VERSIONREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_VERSIONREG 0x1000804ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EN        0x1000808ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_SOFTEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_SOFTEN    0x100080Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_TRIGEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_TRIGEN    0x1000810ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT    0x1000814ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT    0x1000818ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL0 0x100081Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL1 0x1000820ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL2 0x1000824ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL3 0x1000828ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_IDENTIFIER
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_IDENTIFIER 0x100082Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_COLLECTTIME
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_COLLECTTIME 0x1000830ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVADDR 0x1000834ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MSTADDR 0x1000838ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVOFS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVOFS 0x100083Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MANUAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MANUAL 0x1000840ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SEND
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SEND 0x1000844ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_GLOBALEN 0x1000848ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_EN0 0x100084Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_MSTADDR 0x1000850ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_REQUSERINFO 0x1000854ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RSPUSERINFO 0x1000858ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RD 0x100085Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_WR 0x1000860ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_ERR 0x1000864ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_SLVADDR 0x1000868ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_MSTADDR 0x100086Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_REQUSERINFO 0x1000870ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RSPUSERINFO 0x1000874ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RD 0x1000878ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_WR 0x100087Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_ERR 0x1000880ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_SLVADDR 0x1000884ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MINVAL 0x1000888ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MAXVAL 0x100088Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL 0x1000890ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL   0x1000894ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_GLOBALEN 0x100089Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_EN0 0x10008A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_MSTADDR 0x10008A4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_REQUSERINFO 0x10008A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RSPUSERINFO 0x10008ACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RD 0x10008B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_WR 0x10008B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_ERR 0x10008B8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_SLVADDR 0x10008BCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_MSTADDR 0x10008C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_REQUSERINFO 0x10008C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RSPUSERINFO 0x10008C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RD 0x10008CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_WR 0x10008D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_ERR 0x10008D4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_SLVADDR 0x10008D8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MINVAL 0x10008DCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MAXVAL 0x10008E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL 0x10008E4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL   0x10008E8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_GLOBALEN 0x10008F0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_EN0 0x10008F4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_MSTADDR 0x10008F8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_REQUSERINFO 0x10008FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RSPUSERINFO 0x1000900ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RD 0x1000904ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_WR 0x1000908ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_ERR 0x100090Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_SLVADDR 0x1000910ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_MSTADDR 0x1000914ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_REQUSERINFO 0x1000918ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RSPUSERINFO 0x100091Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RD 0x1000920ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_WR 0x1000924ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_ERR 0x1000928ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_SLVADDR 0x100092Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MINVAL 0x1000930ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MAXVAL 0x1000934ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL 0x1000938ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL   0x100093Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_GLOBALEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_GLOBALEN 0x1000944ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_EN0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_EN0 0x1000948ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_MSTADDR 0x100094Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_REQUSERINFO 0x1000950ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RSPUSERINFO 0x1000954ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RD 0x1000958ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_WR 0x100095Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_ERR 0x1000960ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_SLVADDR 0x1000964ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_MSTADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_MSTADDR 0x1000968ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_REQUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_REQUSERINFO 0x100096Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RSPUSERINFO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RSPUSERINFO 0x1000970ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RD
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RD 0x1000974ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_WR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_WR 0x1000978ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_ERR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_ERR 0x100097Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_SLVADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_SLVADDR 0x1000980ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MINVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MINVAL 0x1000984ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MAXVAL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MAXVAL 0x1000988ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL 0x100098Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL   0x1000990ul

    /* 
     * List of register bitfields for component L3_NOC_ATTILA_MONICA
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x1A. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_WR__STDERRLOG_CUSTOMINFO_WR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_WR__STDERRLOG_CUSTOMINFO_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_WR__STDERRLOG_CUSTOMINFO_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_ADDR__STDERRLOG_CUSTOMINFO_ADDR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_ADDR__STDERRLOG_CUSTOMINFO_ADDR BITFIELD(20, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_ADDR__STDERRLOG_CUSTOMINFO_ADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_DECERR__STDERRLOG_CUSTOMINFO_DECERR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_DECERR__STDERRLOG_CUSTOMINFO_DECERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_CUSTOMINFO_DECERR__STDERRLOG_CUSTOMINFO_DECERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0x3. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0x4. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x37. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK0__MASK0   
 *
 * @BRIEF        mask flag inputs 0 Type: Control. Reset value: 0xF. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK0__MASK0 BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK0__MASK0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR0__REGERR0   
 *
 * @BRIEF        flag inputs 0 Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR0__REGERR0 BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR0__REGERR0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK1__MASK1   
 *
 * @BRIEF        mask flag inputs 1 Type: Control. Reset value: 0xF. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK1__MASK1 BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_MASK1__MASK1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR1__REGERR1   
 *
 * @BRIEF        flag inputs 1 Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR1__REGERR1 BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_REGERR1__REGERR1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x38. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x31. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_BANDWIDTH__BANDWIDTH   
 *
 * @BRIEF        Bandwidth, in bytes per second. Type: Control. Reset value: 
 *               0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_BANDWIDTH__BANDWIDTH BITFIELD(15, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_BANDWIDTH__BANDWIDTH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_WATERMARK__WATERMARK   
 *
 * @BRIEF        Peak permissible bandwidth, in bytes. Type: Control. Reset 
 *               value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_WATERMARK__WATERMARK BITFIELD(11, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_WATERMARK__WATERMARK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_PRESS__PRESS_LOW   
 *
 * @BRIEF        Pressure value inserted if the measured bandWidth is over 
 *               the watermark. The pressure is bar graph encoded. Type: 
 *               Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_PRESS__PRESS_LOW BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_PRESS__PRESS_LOW__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_PRESS__PRESS_HIGH   
 *
 * @BRIEF        Pressure value inserted if the measured bandWidth is under 
 *               the watermark. The pressure is bar graph encoded. Type: 
 *               Control. Reset value: 0x1. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_PRESS__PRESS_HIGH BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_PRESS__PRESS_HIGH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY   
 *
 * @BRIEF        Write a 1 clear the traffic counter Type: Give_AutoCleared. 
 *               Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x2D. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_CNF__CNF_RATE   
 *
 * @BRIEF        Indicates the throughput ratio between input and output 
 *               (Rate = [16 x (Incoming_Throughput/Outgoing_Throuput)] - 1), 
 *               when bit StAndFwd bit is reset. Ignored when bit bit 
 *               StAndFwd bit is set. Type: Control. Reset value: 0x3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_CNF__CNF_RATE BITFIELD(4, 1)
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_CNF__CNF_RATE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_CNF__CNF_STANDFWD   
 *
 * @BRIEF        When this bit is set, the Packet Transport Unit stores the 
 *               entire NTTP packet, then forwards it on Tx port. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_CNF__CNF_STANDFWD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_CNF__CNF_STANDFWD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x1A. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_WR__STDERRLOG_CUSTOMINFO_WR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_WR__STDERRLOG_CUSTOMINFO_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_WR__STDERRLOG_CUSTOMINFO_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_ADDR__STDERRLOG_CUSTOMINFO_ADDR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_ADDR__STDERRLOG_CUSTOMINFO_ADDR BITFIELD(20, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_ADDR__STDERRLOG_CUSTOMINFO_ADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_DECERR__STDERRLOG_CUSTOMINFO_DECERR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_DECERR__STDERRLOG_CUSTOMINFO_DECERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_CUSTOMINFO_DECERR__STDERRLOG_CUSTOMINFO_DECERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0x9. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0xA. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0xB. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0xD. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0xE. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0xF. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0x10. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0x12. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x37. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK0__MASK0   
 *
 * @BRIEF        mask flag inputs 0 Type: Control. Reset value: 0x1FF. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK0__MASK0 BITFIELD(8, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK0__MASK0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR0__REGERR0   
 *
 * @BRIEF        flag inputs 0 Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR0__REGERR0 BITFIELD(8, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR0__REGERR0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK1__MASK1   
 *
 * @BRIEF        mask flag inputs 1 Type: Control. Reset value: 0x1FF. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK1__MASK1 BITFIELD(8, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_MASK1__MASK1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR1__REGERR1   
 *
 * @BRIEF        flag inputs 1 Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR1__REGERR1 BITFIELD(8, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_REGERR1__REGERR1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x38. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x31. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_BANDWIDTH__BANDWIDTH   
 *
 * @BRIEF        Bandwidth, in bytes per second. Type: Control. Reset value: 
 *               0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_BANDWIDTH__BANDWIDTH BITFIELD(15, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_BANDWIDTH__BANDWIDTH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_WATERMARK__WATERMARK   
 *
 * @BRIEF        Peak permissible bandwidth, in bytes. Type: Control. Reset 
 *               value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_WATERMARK__WATERMARK BITFIELD(11, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_WATERMARK__WATERMARK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_PRESS__PRESS_LOW   
 *
 * @BRIEF        Pressure value inserted if the measured bandWidth is over 
 *               the watermark. The pressure is bar graph encoded. Type: 
 *               Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_PRESS__PRESS_LOW BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_PRESS__PRESS_LOW__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_PRESS__PRESS_HIGH   
 *
 * @BRIEF        Pressure value inserted if the measured bandWidth is under 
 *               the watermark. The pressure is bar graph encoded. Type: 
 *               Control. Reset value: 0x1. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_PRESS__PRESS_HIGH BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_PRESS__PRESS_HIGH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY   
 *
 * @BRIEF        Write a 1 clear the traffic counter Type: Give_AutoCleared. 
 *               Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x31. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_BANDWIDTH__BANDWIDTH   
 *
 * @BRIEF        Bandwidth, in bytes per second. Type: Control. Reset value: 
 *               0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_BANDWIDTH__BANDWIDTH BITFIELD(15, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_BANDWIDTH__BANDWIDTH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_WATERMARK__WATERMARK   
 *
 * @BRIEF        Peak permissible bandwidth, in bytes. Type: Control. Reset 
 *               value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_WATERMARK__WATERMARK BITFIELD(11, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_WATERMARK__WATERMARK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_PRESS__PRESS_LOW   
 *
 * @BRIEF        Pressure value inserted if the measured bandWidth is over 
 *               the watermark. The pressure is bar graph encoded. Type: 
 *               Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_PRESS__PRESS_LOW BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_PRESS__PRESS_LOW__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_PRESS__PRESS_HIGH   
 *
 * @BRIEF        Pressure value inserted if the measured bandWidth is under 
 *               the watermark. The pressure is bar graph encoded. Type: 
 *               Control. Reset value: 0x1. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_PRESS__PRESS_HIGH BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_PRESS__PRESS_HIGH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY   
 *
 * @BRIEF        Write a 1 clear the traffic counter Type: Give_AutoCleared. 
 *               Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x31. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_BANDWIDTH__BANDWIDTH   
 *
 * @BRIEF        Bandwidth, in bytes per second. Type: Control. Reset value: 
 *               0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_BANDWIDTH__BANDWIDTH BITFIELD(15, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_BANDWIDTH__BANDWIDTH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_WATERMARK__WATERMARK   
 *
 * @BRIEF        Peak permissible bandwidth, in bytes. Type: Control. Reset 
 *               value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_WATERMARK__WATERMARK BITFIELD(11, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_WATERMARK__WATERMARK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_PRESS__PRESS_LOW   
 *
 * @BRIEF        Pressure value inserted if the measured bandWidth is over 
 *               the watermark. The pressure is bar graph encoded. Type: 
 *               Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_PRESS__PRESS_LOW BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_PRESS__PRESS_LOW__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_PRESS__PRESS_HIGH   
 *
 * @BRIEF        Pressure value inserted if the measured bandWidth is under 
 *               the watermark. The pressure is bar graph encoded. Type: 
 *               Control. Reset value: 0x1. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_PRESS__PRESS_HIGH BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_PRESS__PRESS_HIGH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY   
 *
 * @BRIEF        Write a 1 clear the traffic counter Type: Give_AutoCleared. 
 *               Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_CLEARHISTORY__CLEARHISTORY__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x1A. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_WR__STDERRLOG_CUSTOMINFO_WR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_WR__STDERRLOG_CUSTOMINFO_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_WR__STDERRLOG_CUSTOMINFO_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_ADDR__STDERRLOG_CUSTOMINFO_ADDR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_ADDR__STDERRLOG_CUSTOMINFO_ADDR BITFIELD(20, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_ADDR__STDERRLOG_CUSTOMINFO_ADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_DECERR__STDERRLOG_CUSTOMINFO_DECERR   
 *
 * @BRIEF        Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_DECERR__STDERRLOG_CUSTOMINFO_DECERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_CUSTOMINFO_DECERR__STDERRLOG_CUSTOMINFO_DECERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x13. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC   
 *
 * @BRIEF        Sets Secure mode parameters. When set, all accesses through 
 *               the service network must be in secure mode, otherwise an 
 *               error is detected. Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC BITFIELD(4, 4)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_SEC__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM   
 *
 * @BRIEF        Reserved for Arteris internal testing. Must be set to 0. 
 *               Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM BITFIELD(3, 3)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_CM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT   
 *
 * @BRIEF        Asserted when a Fault condition is detected:if the unit 
 *               includes Error Logging, Flt is asserted when the FltCnt 
 *               register fieldindicates a Fault, and de-asserted when FltCnt 
 *               is reset.If no Error Logging is implemented, this bit 
 *               becomes unit-dependent.In all cases, Flt bit and Flt pin 
 *               (service network) have the same logical level. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT BITFIELD(2, 2)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_FLT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN   
 *
 * @BRIEF        Sets the global core enable. Note: A disabled master does 
 *               not generate any NTTP requests, and a disabled slave replies 
 *               with an error packet to any request it receives. Type: 
 *               Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_MAINCTLREG__STDHOSTHDR_MAINCTLREG_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0   
 *
 * @BRIEF        Sets the Rx port address. Type: Control. Reset value: 0x19. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0 BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_NTTPADDR_0__STDHOSTHDR_NTTPADDR_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0   
 *
 * @BRIEF        Severity level parameters Type: Control. Reset value: 0x2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0 BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG   
 *
 * @BRIEF        Clears "Error Logging Valid" bit when written to 1. Type: 
 *               Give_AutoCleared. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG BITFIELD(31, 31)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_CLRLOG__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level FAULT 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT BITFIELD(19, 19)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_FLTCNT__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT   
 *
 * @BRIEF        Asserted when at least one error with severity level ERROR 
 *               is detected. Reset when written to 1. Type: Take. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT BITFIELD(18, 18)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRCNT__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE   
 *
 * @BRIEF        Indicates logging type. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE BITFIELD(1, 1)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD   
 *
 * @BRIEF        Error Logging Valid. Asserted when logging information is 
 *               valid(indicates that an error has been logged). Type: 
 *               Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRLOGVLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1   
 *
 * @BRIEF        This field contains the number of payload cell(s) minus one 
 *               of the logged packet. Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1 BITFIELD(23, 18)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_LEN1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ   
 *
 * @BRIEF        StopOfs or WrapSize field of the logged packet (meaning 
 *               depends on Wrp bit of logged opcode). Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ BITFIELD(15, 12)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_STOPOFSWRPSZ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR   
 *
 * @BRIEF        Err bit of the logged packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR BITFIELD(11, 11)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_ERR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE   
 *
 * @BRIEF        Pressure field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE BITFIELD(6, 6)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_PRESSURE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE   
 *
 * @BRIEF        Opcode of the logged packet. Type: Status. Reset value: X. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_HDR__STDERRLOG_HDR_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR   
 *
 * @BRIEF        Master Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MSTADDR__STDERRLOG_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR   
 *
 * @BRIEF        Slave Address field of the logged packet. Type: Status. 
 *               Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVADDR__STDERRLOG_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_INFO__STDERRLOG_INFO   
 *
 * @BRIEF        Info field of the logged packet. Type: Status. Reset value: 
 *               X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_INFO__STDERRLOG_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_INFO__STDERRLOG_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB   
 *
 * @BRIEF        Lsb of the "slave offset" field, concatenated with "start 
 *               offset" field of the logged packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSLSB__STDERRLOG_SLVOFSLSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB   
 *
 * @BRIEF        Msb of the "slave offset" field of the logged packet 
 *               (according to NTTP packet format, this register field may 
 *               exceed the actual "slave offset" size. Unused bits are stuck 
 *               at 0, if any). Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SLVOFSMSB__STDERRLOG_SLVOFSMSB__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO   
 *
 * @BRIEF        Info field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_INFO__STDERRLOG_CUSTOMINFO_INFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR   
 *
 * @BRIEF        MstAddr field of the response packet. Type: Status. Reset 
 *               value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR__STDERRLOG_CUSTOMINFO_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE   
 *
 * @BRIEF        Opcode of the response packet. Type: Status. Reset value: X. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE__STDERRLOG_CUSTOMINFO_OPCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG   
 *
 * @BRIEF        The address space size is equal to 2**AddrSpaceSizeLog * 4K 
 *               in bytes. Type: Control. Reset value: 0x1F. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_ADDRSPACESIZELOG__ADDRSPACESIZELOG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x37. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK0__MASK0   
 *
 * @BRIEF        mask flag inputs 0 Type: Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK0__MASK0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK0__MASK0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR0__REGERR0   
 *
 * @BRIEF        flag inputs 0 Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR0__REGERR0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR0__REGERR0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK1__MASK1   
 *
 * @BRIEF        mask flag inputs 1 Type: Control. Reset value: 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK1__MASK1 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_MASK1__MASK1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR1__REGERR1   
 *
 * @BRIEF        flag inputs 1 Type: Status. Reset value: X. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR1__REGERR1 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_REGERR1__REGERR1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x3A. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EN__EN   
 *
 * @BRIEF        enable performance monitoring, this will also shutdown the 
 *               clock if En=0 Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EN__EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EN__EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_SOFTEN__SOFTEN   
 *
 * @BRIEF        software enable for performance monitoring  Type: Control. 
 *               Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_SOFTEN__SOFTEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_SOFTEN__SOFTEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_TRIGEN__TRIGEN   
 *
 * @BRIEF        TrigEn when set, it enable the external trigger start and 
 *               stop Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_TRIGEN__TRIGEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_TRIGEN__TRIGEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT   
 *
 * @BRIEF        req event select Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT   
 *
 * @BRIEF        rsp event select Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL0__EVTMUX_SEL0   
 *
 * @BRIEF        the select of the mux 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL0__EVTMUX_SEL0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL0__EVTMUX_SEL0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL1__EVTMUX_SEL1   
 *
 * @BRIEF        the select of the mux 1 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL1__EVTMUX_SEL1 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_EVTMUX_SEL1__EVTMUX_SEL1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_IDENTIFIER__DUMP_IDENTIFIER   
 *
 * @BRIEF        probe identifier Type: Control. Reset value: 0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_IDENTIFIER__DUMP_IDENTIFIER BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_IDENTIFIER__DUMP_IDENTIFIER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_COLLECTTIME__DUMP_COLLECTTIME   
 *
 * @BRIEF        number of cycle to wait between two statistics frame Type: 
 *               Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_COLLECTTIME__DUMP_COLLECTTIME BITFIELD(15, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_COLLECTTIME__DUMP_COLLECTTIME__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVADDR__DUMP_SLVADDR   
 *
 * @BRIEF        dump slave address Type: Control. Reset value: 0x19. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVADDR__DUMP_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVADDR__DUMP_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MSTADDR__DUMP_MSTADDR   
 *
 * @BRIEF        dump master address Type: Control. Reset value: 0xE0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MSTADDR__DUMP_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MSTADDR__DUMP_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVOFS__DUMP_SLVOFS   
 *
 * @BRIEF        dump slave offset Type: Control. Reset value: 0x800. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVOFS__DUMP_SLVOFS BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SLVOFS__DUMP_SLVOFS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MANUAL__DUMP_MANUAL   
 *
 * @BRIEF        define the dump mode: if != 0 the dump is controlled by the 
 *               Send register. Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MANUAL__DUMP_MANUAL BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_MANUAL__DUMP_MANUAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SEND__DUMP_SEND   
 *
 * @BRIEF        In manual mode, is used to send the dump content and 
 *               initialize the counters. Type: Give_AutoCleared. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SEND__DUMP_SEND BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_DUMP_SEND__DUMP_SEND__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_GLOBALEN__FILTER0_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_GLOBALEN__FILTER0_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_GLOBALEN__FILTER0_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN0__FILTER0_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN0__FILTER0_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN0__FILTER0_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_MSTADDR__FILTER0_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_MSTADDR__FILTER0_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_MSTADDR__FILTER0_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_RD__FILTER0_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_RD__FILTER0_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_RD__FILTER0_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_WR__FILTER0_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_WR__FILTER0_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_WR__FILTER0_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_ERR__FILTER0_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_ERR__FILTER0_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_ERR__FILTER0_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_USERINFO__FILTER0_MASK0_USERINFO   
 *
 * @BRIEF        Mask/Match of UserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_USERINFO__FILTER0_MASK0_USERINFO BITFIELD(17, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK0_USERINFO__FILTER0_MASK0_USERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_MSTADDR__FILTER0_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_MSTADDR__FILTER0_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_MSTADDR__FILTER0_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_RD__FILTER0_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_RD__FILTER0_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_RD__FILTER0_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_WR__FILTER0_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_WR__FILTER0_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_WR__FILTER0_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_ERR__FILTER0_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_ERR__FILTER0_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_ERR__FILTER0_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_USERINFO__FILTER0_MATCH0_USERINFO   
 *
 * @BRIEF        Mask/Match of UserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_USERINFO__FILTER0_MATCH0_USERINFO BITFIELD(17, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH0_USERINFO__FILTER0_MATCH0_USERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN1__FILTER0_EN1   
 *
 * @BRIEF        enable filter stage 1 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN1__FILTER0_EN1 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_EN1__FILTER0_EN1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_MSTADDR__FILTER0_MASK1_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_MSTADDR__FILTER0_MASK1_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_MSTADDR__FILTER0_MASK1_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_RD__FILTER0_MASK1_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_RD__FILTER0_MASK1_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_RD__FILTER0_MASK1_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_WR__FILTER0_MASK1_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_WR__FILTER0_MASK1_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_WR__FILTER0_MASK1_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_ERR__FILTER0_MASK1_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_ERR__FILTER0_MASK1_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_ERR__FILTER0_MASK1_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_USERINFO__FILTER0_MASK1_USERINFO   
 *
 * @BRIEF        Mask/Match of UserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_USERINFO__FILTER0_MASK1_USERINFO BITFIELD(17, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MASK1_USERINFO__FILTER0_MASK1_USERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_MSTADDR__FILTER0_MATCH1_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_MSTADDR__FILTER0_MATCH1_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_MSTADDR__FILTER0_MATCH1_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_RD__FILTER0_MATCH1_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_RD__FILTER0_MATCH1_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_RD__FILTER0_MATCH1_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_WR__FILTER0_MATCH1_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_WR__FILTER0_MATCH1_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_WR__FILTER0_MATCH1_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_ERR__FILTER0_MATCH1_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_ERR__FILTER0_MATCH1_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_ERR__FILTER0_MATCH1_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_USERINFO__FILTER0_MATCH1_USERINFO   
 *
 * @BRIEF        Mask/Match of UserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_USERINFO__FILTER0_MATCH1_USERINFO BITFIELD(17, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER0_MATCH1_USERINFO__FILTER0_MATCH1_USERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MINVAL__OP0_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MINVAL__OP0_THRESHOLD_MINVAL BITFIELD(11, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MINVAL__OP0_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MAXVAL__OP0_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MAXVAL__OP0_THRESHOLD_MAXVAL BITFIELD(11, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_THRESHOLD_MAXVAL__OP0_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL__OP0_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL__OP0_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL__OP0_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_GLOBALEN__FILTER1_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_GLOBALEN__FILTER1_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_GLOBALEN__FILTER1_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_EN0__FILTER1_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_EN0__FILTER1_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_EN0__FILTER1_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_MSTADDR__FILTER1_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_MSTADDR__FILTER1_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_MSTADDR__FILTER1_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_RD__FILTER1_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_RD__FILTER1_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_RD__FILTER1_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_WR__FILTER1_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_WR__FILTER1_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_WR__FILTER1_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_ERR__FILTER1_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_ERR__FILTER1_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_ERR__FILTER1_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_USERINFO__FILTER1_MASK0_USERINFO   
 *
 * @BRIEF        Mask/Match of UserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_USERINFO__FILTER1_MASK0_USERINFO BITFIELD(17, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MASK0_USERINFO__FILTER1_MASK0_USERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_MSTADDR__FILTER1_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_MSTADDR__FILTER1_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_MSTADDR__FILTER1_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_RD__FILTER1_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_RD__FILTER1_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_RD__FILTER1_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_WR__FILTER1_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_WR__FILTER1_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_WR__FILTER1_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_ERR__FILTER1_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_ERR__FILTER1_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_ERR__FILTER1_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_USERINFO__FILTER1_MATCH0_USERINFO   
 *
 * @BRIEF        Mask/Match of UserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_USERINFO__FILTER1_MATCH0_USERINFO BITFIELD(17, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_FILTER1_MATCH0_USERINFO__FILTER1_MATCH0_USERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MINVAL__OP1_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MINVAL__OP1_THRESHOLD_MINVAL BITFIELD(11, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MINVAL__OP1_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MAXVAL__OP1_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MAXVAL__OP1_THRESHOLD_MAXVAL BITFIELD(11, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_THRESHOLD_MAXVAL__OP1_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL__OP1_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL__OP1_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL__OP1_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x3A. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EN__EN   
 *
 * @BRIEF        enable performance monitoring, this will also shutdown the 
 *               clock if En=0 Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EN__EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EN__EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_SOFTEN__SOFTEN   
 *
 * @BRIEF        software enable for performance monitoring  Type: Control. 
 *               Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_SOFTEN__SOFTEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_SOFTEN__SOFTEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_TRIGEN__TRIGEN   
 *
 * @BRIEF        TrigEn when set, it enable the external trigger start and 
 *               stop Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_TRIGEN__TRIGEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_TRIGEN__TRIGEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT   
 *
 * @BRIEF        req event select Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT   
 *
 * @BRIEF        rsp event select Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL0__EVTMUX_SEL0   
 *
 * @BRIEF        the select of the mux 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL0__EVTMUX_SEL0 BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL0__EVTMUX_SEL0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL1__EVTMUX_SEL1   
 *
 * @BRIEF        the select of the mux 1 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL1__EVTMUX_SEL1 BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL1__EVTMUX_SEL1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL2__EVTMUX_SEL2   
 *
 * @BRIEF        the select of the mux 2 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL2__EVTMUX_SEL2 BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL2__EVTMUX_SEL2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL3__EVTMUX_SEL3   
 *
 * @BRIEF        the select of the mux 3 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL3__EVTMUX_SEL3 BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_EVTMUX_SEL3__EVTMUX_SEL3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_IDENTIFIER__DUMP_IDENTIFIER   
 *
 * @BRIEF        probe identifier Type: Control. Reset value: 0x1. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_IDENTIFIER__DUMP_IDENTIFIER BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_IDENTIFIER__DUMP_IDENTIFIER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_COLLECTTIME__DUMP_COLLECTTIME   
 *
 * @BRIEF        number of cycle to wait between two statistics frame Type: 
 *               Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_COLLECTTIME__DUMP_COLLECTTIME BITFIELD(15, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_COLLECTTIME__DUMP_COLLECTTIME__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVADDR__DUMP_SLVADDR   
 *
 * @BRIEF        dump slave address Type: Control. Reset value: 0x19. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVADDR__DUMP_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVADDR__DUMP_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MSTADDR__DUMP_MSTADDR   
 *
 * @BRIEF        dump master address Type: Control. Reset value: 0xE0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MSTADDR__DUMP_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MSTADDR__DUMP_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVOFS__DUMP_SLVOFS   
 *
 * @BRIEF        dump slave offset Type: Control. Reset value: 0x800. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVOFS__DUMP_SLVOFS BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SLVOFS__DUMP_SLVOFS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MANUAL__DUMP_MANUAL   
 *
 * @BRIEF        define the dump mode: if != 0 the dump is controlled by the 
 *               Send register. Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MANUAL__DUMP_MANUAL BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_MANUAL__DUMP_MANUAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SEND__DUMP_SEND   
 *
 * @BRIEF        In manual mode, is used to send the dump content and 
 *               initialize the counters. Type: Give_AutoCleared. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SEND__DUMP_SEND BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_DUMP_SEND__DUMP_SEND__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_GLOBALEN__FILTER0_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_GLOBALEN__FILTER0_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_GLOBALEN__FILTER0_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_EN0__FILTER0_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_EN0__FILTER0_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_EN0__FILTER0_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_MSTADDR__FILTER0_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_MSTADDR__FILTER0_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_MSTADDR__FILTER0_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_REQUSERINFO__FILTER0_MASK0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_REQUSERINFO__FILTER0_MASK0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_REQUSERINFO__FILTER0_MASK0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RSPUSERINFO__FILTER0_MASK0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RSPUSERINFO__FILTER0_MASK0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RSPUSERINFO__FILTER0_MASK0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RD__FILTER0_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RD__FILTER0_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_RD__FILTER0_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_WR__FILTER0_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_WR__FILTER0_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_WR__FILTER0_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_ERR__FILTER0_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_ERR__FILTER0_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_ERR__FILTER0_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_SLVADDR__FILTER0_MASK0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_SLVADDR__FILTER0_MASK0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MASK0_SLVADDR__FILTER0_MASK0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_MSTADDR__FILTER0_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_MSTADDR__FILTER0_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_MSTADDR__FILTER0_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_REQUSERINFO__FILTER0_MATCH0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_REQUSERINFO__FILTER0_MATCH0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_REQUSERINFO__FILTER0_MATCH0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RSPUSERINFO__FILTER0_MATCH0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RSPUSERINFO__FILTER0_MATCH0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RSPUSERINFO__FILTER0_MATCH0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RD__FILTER0_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RD__FILTER0_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_RD__FILTER0_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_WR__FILTER0_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_WR__FILTER0_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_WR__FILTER0_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_ERR__FILTER0_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_ERR__FILTER0_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_ERR__FILTER0_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_SLVADDR__FILTER0_MATCH0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_SLVADDR__FILTER0_MATCH0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER0_MATCH0_SLVADDR__FILTER0_MATCH0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MINVAL__OP0_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MINVAL__OP0_THRESHOLD_MINVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MINVAL__OP0_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MAXVAL__OP0_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MAXVAL__OP0_THRESHOLD_MAXVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_THRESHOLD_MAXVAL__OP0_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL__OP0_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL__OP0_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL__OP0_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_GLOBALEN__FILTER1_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_GLOBALEN__FILTER1_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_GLOBALEN__FILTER1_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_EN0__FILTER1_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_EN0__FILTER1_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_EN0__FILTER1_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_MSTADDR__FILTER1_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_MSTADDR__FILTER1_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_MSTADDR__FILTER1_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_REQUSERINFO__FILTER1_MASK0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_REQUSERINFO__FILTER1_MASK0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_REQUSERINFO__FILTER1_MASK0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RSPUSERINFO__FILTER1_MASK0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RSPUSERINFO__FILTER1_MASK0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RSPUSERINFO__FILTER1_MASK0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RD__FILTER1_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RD__FILTER1_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_RD__FILTER1_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_WR__FILTER1_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_WR__FILTER1_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_WR__FILTER1_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_ERR__FILTER1_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_ERR__FILTER1_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_ERR__FILTER1_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_SLVADDR__FILTER1_MASK0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_SLVADDR__FILTER1_MASK0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MASK0_SLVADDR__FILTER1_MASK0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_MSTADDR__FILTER1_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_MSTADDR__FILTER1_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_MSTADDR__FILTER1_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_REQUSERINFO__FILTER1_MATCH0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_REQUSERINFO__FILTER1_MATCH0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_REQUSERINFO__FILTER1_MATCH0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RSPUSERINFO__FILTER1_MATCH0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RSPUSERINFO__FILTER1_MATCH0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RSPUSERINFO__FILTER1_MATCH0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RD__FILTER1_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RD__FILTER1_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_RD__FILTER1_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_WR__FILTER1_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_WR__FILTER1_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_WR__FILTER1_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_ERR__FILTER1_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_ERR__FILTER1_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_ERR__FILTER1_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_SLVADDR__FILTER1_MATCH0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_SLVADDR__FILTER1_MATCH0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER1_MATCH0_SLVADDR__FILTER1_MATCH0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MINVAL__OP1_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MINVAL__OP1_THRESHOLD_MINVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MINVAL__OP1_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MAXVAL__OP1_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MAXVAL__OP1_THRESHOLD_MAXVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_THRESHOLD_MAXVAL__OP1_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL__OP1_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL__OP1_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL__OP1_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_GLOBALEN__FILTER2_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_GLOBALEN__FILTER2_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_GLOBALEN__FILTER2_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_EN0__FILTER2_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_EN0__FILTER2_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_EN0__FILTER2_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_MSTADDR__FILTER2_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_MSTADDR__FILTER2_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_MSTADDR__FILTER2_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_REQUSERINFO__FILTER2_MASK0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_REQUSERINFO__FILTER2_MASK0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_REQUSERINFO__FILTER2_MASK0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RSPUSERINFO__FILTER2_MASK0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RSPUSERINFO__FILTER2_MASK0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RSPUSERINFO__FILTER2_MASK0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RD__FILTER2_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RD__FILTER2_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_RD__FILTER2_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_WR__FILTER2_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_WR__FILTER2_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_WR__FILTER2_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_ERR__FILTER2_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_ERR__FILTER2_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_ERR__FILTER2_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_SLVADDR__FILTER2_MASK0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_SLVADDR__FILTER2_MASK0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MASK0_SLVADDR__FILTER2_MASK0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_MSTADDR__FILTER2_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_MSTADDR__FILTER2_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_MSTADDR__FILTER2_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_REQUSERINFO__FILTER2_MATCH0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_REQUSERINFO__FILTER2_MATCH0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_REQUSERINFO__FILTER2_MATCH0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RSPUSERINFO__FILTER2_MATCH0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RSPUSERINFO__FILTER2_MATCH0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RSPUSERINFO__FILTER2_MATCH0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RD__FILTER2_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RD__FILTER2_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_RD__FILTER2_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_WR__FILTER2_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_WR__FILTER2_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_WR__FILTER2_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_ERR__FILTER2_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_ERR__FILTER2_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_ERR__FILTER2_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_SLVADDR__FILTER2_MATCH0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_SLVADDR__FILTER2_MATCH0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER2_MATCH0_SLVADDR__FILTER2_MATCH0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MINVAL__OP2_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MINVAL__OP2_THRESHOLD_MINVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MINVAL__OP2_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MAXVAL__OP2_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MAXVAL__OP2_THRESHOLD_MAXVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_THRESHOLD_MAXVAL__OP2_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL__OP2_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL__OP2_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL__OP2_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_GLOBALEN__FILTER3_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_GLOBALEN__FILTER3_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_GLOBALEN__FILTER3_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_EN0__FILTER3_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_EN0__FILTER3_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_EN0__FILTER3_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_MSTADDR__FILTER3_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_MSTADDR__FILTER3_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_MSTADDR__FILTER3_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_REQUSERINFO__FILTER3_MASK0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_REQUSERINFO__FILTER3_MASK0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_REQUSERINFO__FILTER3_MASK0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RSPUSERINFO__FILTER3_MASK0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RSPUSERINFO__FILTER3_MASK0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RSPUSERINFO__FILTER3_MASK0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RD__FILTER3_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RD__FILTER3_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_RD__FILTER3_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_WR__FILTER3_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_WR__FILTER3_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_WR__FILTER3_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_ERR__FILTER3_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_ERR__FILTER3_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_ERR__FILTER3_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_SLVADDR__FILTER3_MASK0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_SLVADDR__FILTER3_MASK0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MASK0_SLVADDR__FILTER3_MASK0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_MSTADDR__FILTER3_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_MSTADDR__FILTER3_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_MSTADDR__FILTER3_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_REQUSERINFO__FILTER3_MATCH0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_REQUSERINFO__FILTER3_MATCH0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_REQUSERINFO__FILTER3_MATCH0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RSPUSERINFO__FILTER3_MATCH0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RSPUSERINFO__FILTER3_MATCH0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RSPUSERINFO__FILTER3_MATCH0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RD__FILTER3_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RD__FILTER3_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_RD__FILTER3_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_WR__FILTER3_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_WR__FILTER3_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_WR__FILTER3_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_ERR__FILTER3_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_ERR__FILTER3_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_ERR__FILTER3_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_SLVADDR__FILTER3_MATCH0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_SLVADDR__FILTER3_MATCH0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_FILTER3_MATCH0_SLVADDR__FILTER3_MATCH0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MINVAL__OP3_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MINVAL__OP3_THRESHOLD_MINVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MINVAL__OP3_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MAXVAL__OP3_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MAXVAL__OP3_THRESHOLD_MAXVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_THRESHOLD_MAXVAL__OP3_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL__OP3_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL__OP3_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL__OP3_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE   
 *
 * @BRIEF        The Core Code field is a constantreporting a vendor-specific 
 *               core generator code. Type: Constant. Reset value: 0x3A. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE BITFIELD(21, 16)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_CORECODE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE   
 *
 * @BRIEF        The Vendor Code field is a constantreporting the core 
 *               generator vendor code. Type: Constant. Reset value: 0x1. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID   
 *
 * @BRIEF        The Revision Identifier field is a constantreporting the 
 *               core generator revision number. Type: Constant. Reset value: 
 *               0x0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID BITFIELD(31, 24)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_REVISIONID__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM   
 *
 * @BRIEF        Reserved. Type: Reserved. Reset value: Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_VERSIONREG__STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EN__EN   
 *
 * @BRIEF        enable performance monitoring, this will also shutdown the 
 *               clock if En=0 Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EN__EN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EN__EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_SOFTEN__SOFTEN   
 *
 * @BRIEF        software enable for performance monitoring  Type: Control. 
 *               Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_SOFTEN__SOFTEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_SOFTEN__SOFTEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_TRIGEN__TRIGEN   
 *
 * @BRIEF        TrigEn when set, it enable the external trigger start and 
 *               stop Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_TRIGEN__TRIGEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_TRIGEN__TRIGEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT   
 *
 * @BRIEF        req event select Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT   
 *
 * @BRIEF        rsp event select Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL0__EVTMUX_SEL0   
 *
 * @BRIEF        the select of the mux 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL0__EVTMUX_SEL0 BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL0__EVTMUX_SEL0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL1__EVTMUX_SEL1   
 *
 * @BRIEF        the select of the mux 1 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL1__EVTMUX_SEL1 BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL1__EVTMUX_SEL1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL2__EVTMUX_SEL2   
 *
 * @BRIEF        the select of the mux 2 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL2__EVTMUX_SEL2 BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL2__EVTMUX_SEL2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL3__EVTMUX_SEL3   
 *
 * @BRIEF        the select of the mux 3 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL3__EVTMUX_SEL3 BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_EVTMUX_SEL3__EVTMUX_SEL3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_IDENTIFIER__DUMP_IDENTIFIER   
 *
 * @BRIEF        probe identifier Type: Control. Reset value: 0x2. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_IDENTIFIER__DUMP_IDENTIFIER BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_IDENTIFIER__DUMP_IDENTIFIER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_COLLECTTIME__DUMP_COLLECTTIME   
 *
 * @BRIEF        number of cycle to wait between two statistics frame Type: 
 *               Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_COLLECTTIME__DUMP_COLLECTTIME BITFIELD(15, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_COLLECTTIME__DUMP_COLLECTTIME__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVADDR__DUMP_SLVADDR   
 *
 * @BRIEF        dump slave address Type: Control. Reset value: 0x19. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVADDR__DUMP_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVADDR__DUMP_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MSTADDR__DUMP_MSTADDR   
 *
 * @BRIEF        dump master address Type: Control. Reset value: 0xE0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MSTADDR__DUMP_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MSTADDR__DUMP_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVOFS__DUMP_SLVOFS   
 *
 * @BRIEF        dump slave offset Type: Control. Reset value: 0x800. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVOFS__DUMP_SLVOFS BITFIELD(31, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SLVOFS__DUMP_SLVOFS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MANUAL__DUMP_MANUAL   
 *
 * @BRIEF        define the dump mode: if != 0 the dump is controlled by the 
 *               Send register. Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MANUAL__DUMP_MANUAL BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_MANUAL__DUMP_MANUAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SEND__DUMP_SEND   
 *
 * @BRIEF        In manual mode, is used to send the dump content and 
 *               initialize the counters. Type: Give_AutoCleared. Reset 
 *               value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SEND__DUMP_SEND BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_DUMP_SEND__DUMP_SEND__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_GLOBALEN__FILTER0_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_GLOBALEN__FILTER0_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_GLOBALEN__FILTER0_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_EN0__FILTER0_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_EN0__FILTER0_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_EN0__FILTER0_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_MSTADDR__FILTER0_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_MSTADDR__FILTER0_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_MSTADDR__FILTER0_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_REQUSERINFO__FILTER0_MASK0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_REQUSERINFO__FILTER0_MASK0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_REQUSERINFO__FILTER0_MASK0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RSPUSERINFO__FILTER0_MASK0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RSPUSERINFO__FILTER0_MASK0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RSPUSERINFO__FILTER0_MASK0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RD__FILTER0_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RD__FILTER0_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_RD__FILTER0_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_WR__FILTER0_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_WR__FILTER0_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_WR__FILTER0_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_ERR__FILTER0_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_ERR__FILTER0_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_ERR__FILTER0_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_SLVADDR__FILTER0_MASK0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_SLVADDR__FILTER0_MASK0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MASK0_SLVADDR__FILTER0_MASK0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_MSTADDR__FILTER0_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_MSTADDR__FILTER0_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_MSTADDR__FILTER0_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_REQUSERINFO__FILTER0_MATCH0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_REQUSERINFO__FILTER0_MATCH0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_REQUSERINFO__FILTER0_MATCH0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RSPUSERINFO__FILTER0_MATCH0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RSPUSERINFO__FILTER0_MATCH0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RSPUSERINFO__FILTER0_MATCH0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RD__FILTER0_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RD__FILTER0_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_RD__FILTER0_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_WR__FILTER0_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_WR__FILTER0_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_WR__FILTER0_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_ERR__FILTER0_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_ERR__FILTER0_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_ERR__FILTER0_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_SLVADDR__FILTER0_MATCH0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_SLVADDR__FILTER0_MATCH0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER0_MATCH0_SLVADDR__FILTER0_MATCH0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MINVAL__OP0_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MINVAL__OP0_THRESHOLD_MINVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MINVAL__OP0_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MAXVAL__OP0_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MAXVAL__OP0_THRESHOLD_MAXVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_THRESHOLD_MAXVAL__OP0_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL__OP0_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL__OP0_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL__OP0_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_GLOBALEN__FILTER1_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_GLOBALEN__FILTER1_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_GLOBALEN__FILTER1_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_EN0__FILTER1_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_EN0__FILTER1_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_EN0__FILTER1_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_MSTADDR__FILTER1_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_MSTADDR__FILTER1_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_MSTADDR__FILTER1_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_REQUSERINFO__FILTER1_MASK0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_REQUSERINFO__FILTER1_MASK0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_REQUSERINFO__FILTER1_MASK0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RSPUSERINFO__FILTER1_MASK0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RSPUSERINFO__FILTER1_MASK0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RSPUSERINFO__FILTER1_MASK0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RD__FILTER1_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RD__FILTER1_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_RD__FILTER1_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_WR__FILTER1_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_WR__FILTER1_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_WR__FILTER1_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_ERR__FILTER1_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_ERR__FILTER1_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_ERR__FILTER1_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_SLVADDR__FILTER1_MASK0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_SLVADDR__FILTER1_MASK0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MASK0_SLVADDR__FILTER1_MASK0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_MSTADDR__FILTER1_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_MSTADDR__FILTER1_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_MSTADDR__FILTER1_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_REQUSERINFO__FILTER1_MATCH0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_REQUSERINFO__FILTER1_MATCH0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_REQUSERINFO__FILTER1_MATCH0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RSPUSERINFO__FILTER1_MATCH0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RSPUSERINFO__FILTER1_MATCH0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RSPUSERINFO__FILTER1_MATCH0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RD__FILTER1_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RD__FILTER1_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_RD__FILTER1_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_WR__FILTER1_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_WR__FILTER1_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_WR__FILTER1_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_ERR__FILTER1_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_ERR__FILTER1_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_ERR__FILTER1_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_SLVADDR__FILTER1_MATCH0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_SLVADDR__FILTER1_MATCH0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER1_MATCH0_SLVADDR__FILTER1_MATCH0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MINVAL__OP1_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MINVAL__OP1_THRESHOLD_MINVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MINVAL__OP1_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MAXVAL__OP1_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MAXVAL__OP1_THRESHOLD_MAXVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_THRESHOLD_MAXVAL__OP1_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL__OP1_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL__OP1_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL__OP1_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_GLOBALEN__FILTER2_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_GLOBALEN__FILTER2_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_GLOBALEN__FILTER2_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_EN0__FILTER2_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_EN0__FILTER2_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_EN0__FILTER2_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_MSTADDR__FILTER2_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_MSTADDR__FILTER2_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_MSTADDR__FILTER2_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_REQUSERINFO__FILTER2_MASK0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_REQUSERINFO__FILTER2_MASK0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_REQUSERINFO__FILTER2_MASK0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RSPUSERINFO__FILTER2_MASK0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RSPUSERINFO__FILTER2_MASK0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RSPUSERINFO__FILTER2_MASK0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RD__FILTER2_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RD__FILTER2_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_RD__FILTER2_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_WR__FILTER2_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_WR__FILTER2_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_WR__FILTER2_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_ERR__FILTER2_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_ERR__FILTER2_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_ERR__FILTER2_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_SLVADDR__FILTER2_MASK0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_SLVADDR__FILTER2_MASK0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MASK0_SLVADDR__FILTER2_MASK0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_MSTADDR__FILTER2_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_MSTADDR__FILTER2_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_MSTADDR__FILTER2_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_REQUSERINFO__FILTER2_MATCH0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_REQUSERINFO__FILTER2_MATCH0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_REQUSERINFO__FILTER2_MATCH0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RSPUSERINFO__FILTER2_MATCH0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RSPUSERINFO__FILTER2_MATCH0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RSPUSERINFO__FILTER2_MATCH0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RD__FILTER2_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RD__FILTER2_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_RD__FILTER2_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_WR__FILTER2_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_WR__FILTER2_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_WR__FILTER2_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_ERR__FILTER2_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_ERR__FILTER2_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_ERR__FILTER2_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_SLVADDR__FILTER2_MATCH0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_SLVADDR__FILTER2_MATCH0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER2_MATCH0_SLVADDR__FILTER2_MATCH0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MINVAL__OP2_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MINVAL__OP2_THRESHOLD_MINVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MINVAL__OP2_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MAXVAL__OP2_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MAXVAL__OP2_THRESHOLD_MAXVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_THRESHOLD_MAXVAL__OP2_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL__OP2_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL__OP2_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL__OP2_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_GLOBALEN__FILTER3_GLOBALEN   
 *
 * @BRIEF        filter global enable Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_GLOBALEN__FILTER3_GLOBALEN BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_GLOBALEN__FILTER3_GLOBALEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_EN0__FILTER3_EN0   
 *
 * @BRIEF        enable filter stage 0 Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_EN0__FILTER3_EN0 BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_EN0__FILTER3_EN0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_MSTADDR__FILTER3_MASK0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_MSTADDR__FILTER3_MASK0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_MSTADDR__FILTER3_MASK0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_REQUSERINFO__FILTER3_MASK0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_REQUSERINFO__FILTER3_MASK0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_REQUSERINFO__FILTER3_MASK0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RSPUSERINFO__FILTER3_MASK0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RSPUSERINFO__FILTER3_MASK0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RSPUSERINFO__FILTER3_MASK0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RD__FILTER3_MASK0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RD__FILTER3_MASK0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_RD__FILTER3_MASK0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_WR__FILTER3_MASK0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_WR__FILTER3_MASK0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_WR__FILTER3_MASK0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_ERR__FILTER3_MASK0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_ERR__FILTER3_MASK0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_ERR__FILTER3_MASK0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_SLVADDR__FILTER3_MASK0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_SLVADDR__FILTER3_MASK0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MASK0_SLVADDR__FILTER3_MASK0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_MSTADDR__FILTER3_MATCH0_MSTADDR   
 *
 * @BRIEF        Mask/Match of MstAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_MSTADDR__FILTER3_MATCH0_MSTADDR BITFIELD(7, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_MSTADDR__FILTER3_MATCH0_MSTADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_REQUSERINFO__FILTER3_MATCH0_REQUSERINFO   
 *
 * @BRIEF        Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_REQUSERINFO__FILTER3_MATCH0_REQUSERINFO BITFIELD(23, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_REQUSERINFO__FILTER3_MATCH0_REQUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RSPUSERINFO__FILTER3_MATCH0_RSPUSERINFO   
 *
 * @BRIEF        Mask/Match of RspUserInfo Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RSPUSERINFO__FILTER3_MATCH0_RSPUSERINFO BITFIELD(2, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RSPUSERINFO__FILTER3_MATCH0_RSPUSERINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RD__FILTER3_MATCH0_RD   
 *
 * @BRIEF        Mask/Match of Rd Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RD__FILTER3_MATCH0_RD BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_RD__FILTER3_MATCH0_RD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_WR__FILTER3_MATCH0_WR   
 *
 * @BRIEF        Mask/Match of Wr Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_WR__FILTER3_MATCH0_WR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_WR__FILTER3_MATCH0_WR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_ERR__FILTER3_MATCH0_ERR   
 *
 * @BRIEF        Mask/Match of Err Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_ERR__FILTER3_MATCH0_ERR BITFIELD(0, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_ERR__FILTER3_MATCH0_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_SLVADDR__FILTER3_MATCH0_SLVADDR   
 *
 * @BRIEF        Mask/Match of SlvAddr Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_SLVADDR__FILTER3_MATCH0_SLVADDR BITFIELD(4, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_FILTER3_MATCH0_SLVADDR__FILTER3_MATCH0_SLVADDR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MINVAL__OP3_THRESHOLD_MINVAL   
 *
 * @BRIEF        min value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MINVAL__OP3_THRESHOLD_MINVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MINVAL__OP3_THRESHOLD_MINVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MAXVAL__OP3_THRESHOLD_MAXVAL   
 *
 * @BRIEF        max value Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MAXVAL__OP3_THRESHOLD_MAXVAL BITFIELD(10, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_THRESHOLD_MAXVAL__OP3_THRESHOLD_MAXVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL__OP3_EVTINFOSEL   
 *
 * @BRIEF        select event info data to add to counter (len/press or 
 *               latency) Type: Control. Reset value: 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL__OP3_EVTINFOSEL BITFIELD(1, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL__OP3_EVTINFOSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL   
 *
 * @BRIEF        select logical operation Type: Control. Reset value: 0x0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL BITFIELD(3, 0)
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__POS 0

    /* 
     * List of register bitfields values for component L3_NOC_ATTILA_MONICA
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_HOST_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DMM1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_ABE_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_L4CFG_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_FLAGMUX_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_CLK1_TARG_PWR_DISC_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_DSS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK1_RATE_ADAPT_RESP_32TO128_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_HOST_CLK2_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_DUCATI_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_SL2_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER0_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER1_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_L4PER3_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_FLAGMUX_CLK2_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CLK2_TARG_PWR_DISC_CLK1_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_ISS_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_IVAHD_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK2_CCPTX_BW_REGULATOR_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_HOST_CLK3_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTSTDLVL__STDERRLOG_SVRTSTDLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE
 *
 * @BRIEF        Error logging is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR
 *
 * @BRIEF        Errors are logged with severity level Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__ERROR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT
 *
 * @BRIEF        Errors are logged with severity level Fault. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_SVRTCUSTOMLVL__STDERRLOG_SVRTCUSTOMLVL_0__FAULT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD
 *
 * @BRIEF        Logged Error format is standard (header and necker 
 *               recorded). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_STD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM
 *
 * @BRIEF        Logged Error format is module dependent. CustomInfo 
 *               register(s) may be implemented to store additional 
 *               information. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_EMUSS_TARG_STDERRLOG_MAIN__STDERRLOG_MAIN_ERRTYPE__ERR_CUSTOM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_FLAGMUX_CLK3_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__NONE
 *
 * @BRIEF        collect is disabled default value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__ANY
 *
 * @BRIEF        collect all event : hit always (cycle) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__ANY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__XFER
 *
 * @BRIEF        collect transfers : actually used cycle for transfering a 
 *               NTTP word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__XFER 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__WAIT
 *
 * @BRIEF        collect wait cycle: transfer has been delayed by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__WAIT 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__BUSY
 *
 * @BRIEF        collect busy      : transfer has been delayed by destination 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__BUSY 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__PKT
 *
 * @BRIEF        collect packet    : new packet start - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__PKT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__DATA
 *
 * @BRIEF        collect data      : data cycle transfer, write for requests, 
 *               read for responses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__DATA 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__IDLES
 *
 * @BRIEF        collect idles     : tranfer is not initiated by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__IDLES 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__LATENCY
 *
 * @BRIEF        collect latency   : hit when actually detecting debug bit on 
 *               response links - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_REQEVT__REQEVT__LATENCY 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__NONE
 *
 * @BRIEF        collect is disabled default value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__ANY
 *
 * @BRIEF        collect all event : hit always (cycle) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__ANY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__XFER
 *
 * @BRIEF        collect transfers : actually used cycle for transfering a 
 *               NTTP word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__XFER 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__WAIT
 *
 * @BRIEF        collect wait cycle: transfer has been delayed by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__WAIT 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__BUSY
 *
 * @BRIEF        collect busy      : transfer has been delayed by destination 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__BUSY 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__PKT
 *
 * @BRIEF        collect packet    : new packet start - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__PKT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__DATA
 *
 * @BRIEF        collect data      : data cycle transfer, write for requests, 
 *               read for responses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__DATA 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__IDLES
 *
 * @BRIEF        collect idles     : tranfer is not initiated by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__IDLES 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__LATENCY
 *
 * @BRIEF        collect latency   : hit when actually detecting debug bit on 
 *               response links - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_RSPEVT__RSPEVT__LATENCY 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL__OP0_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL__OP0_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP0_SEL__OP0_SEL__EXT_EVT 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL__OP1_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL__OP1_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_SDRAM_OP1_SEL__OP1_SEL__EXT_EVT 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__NONE
 *
 * @BRIEF        collect is disabled default value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__ANY
 *
 * @BRIEF        collect all event : hit always (cycle) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__ANY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__XFER
 *
 * @BRIEF        collect transfers : actually used cycle for transfering a 
 *               NTTP word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__XFER 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__WAIT
 *
 * @BRIEF        collect wait cycle: transfer has been delayed by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__WAIT 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__BUSY
 *
 * @BRIEF        collect busy      : transfer has been delayed by destination 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__BUSY 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__PKT
 *
 * @BRIEF        collect packet    : new packet start - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__PKT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__DATA
 *
 * @BRIEF        collect data      : data cycle transfer, write for requests, 
 *               read for responses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__DATA 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__IDLES
 *
 * @BRIEF        collect idles     : tranfer is not initiated by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__IDLES 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__LATENCY
 *
 * @BRIEF        collect latency   : hit when actually detecting debug bit on 
 *               response links - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_REQEVT__REQEVT__LATENCY 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__NONE
 *
 * @BRIEF        collect is disabled default value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__ANY
 *
 * @BRIEF        collect all event : hit always (cycle) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__ANY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__XFER
 *
 * @BRIEF        collect transfers : actually used cycle for transfering a 
 *               NTTP word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__XFER 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__WAIT
 *
 * @BRIEF        collect wait cycle: transfer has been delayed by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__WAIT 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__BUSY
 *
 * @BRIEF        collect busy      : transfer has been delayed by destination 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__BUSY 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__PKT
 *
 * @BRIEF        collect packet    : new packet start - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__PKT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__DATA
 *
 * @BRIEF        collect data      : data cycle transfer, write for requests, 
 *               read for responses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__DATA 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__IDLES
 *
 * @BRIEF        collect idles     : tranfer is not initiated by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__IDLES 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__LATENCY
 *
 * @BRIEF        collect latency   : hit when actually detecting debug bit on 
 *               response links - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_RSPEVT__RSPEVT__LATENCY 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL__OP0_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL__OP0_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP0_SEL__OP0_SEL__EXT_EVT 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL__OP1_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL__OP1_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP1_SEL__OP1_SEL__EXT_EVT 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL__OP2_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL__OP2_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL__OP2_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL__OP2_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL__OP2_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_EVTINFOSEL__OP2_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP2_SEL__OP2_SEL__EXT_EVT 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL__OP3_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL__OP3_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL__OP3_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL__OP3_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL__OP3_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_EVTINFOSEL__OP3_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT0_OP3_SEL__OP3_SEL__EXT_EVT 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED
 *
 * @BRIEF        Third-party vendor. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__UNDEFINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS
 *
 * @BRIEF          - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_STDHOSTHDR_COREREG__STDHOSTHDR_COREREG_VENDORCODE__ARTERIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__NONE
 *
 * @BRIEF        collect is disabled default value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__ANY
 *
 * @BRIEF        collect all event : hit always (cycle) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__ANY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__XFER
 *
 * @BRIEF        collect transfers : actually used cycle for transfering a 
 *               NTTP word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__XFER 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__WAIT
 *
 * @BRIEF        collect wait cycle: transfer has been delayed by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__WAIT 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__BUSY
 *
 * @BRIEF        collect busy      : transfer has been delayed by destination 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__BUSY 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__PKT
 *
 * @BRIEF        collect packet    : new packet start - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__PKT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__DATA
 *
 * @BRIEF        collect data      : data cycle transfer, write for requests, 
 *               read for responses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__DATA 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__IDLES
 *
 * @BRIEF        collect idles     : tranfer is not initiated by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__IDLES 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__LATENCY
 *
 * @BRIEF        collect latency   : hit when actually detecting debug bit on 
 *               response links - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_REQEVT__REQEVT__LATENCY 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__NONE
 *
 * @BRIEF        collect is disabled default value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__ANY
 *
 * @BRIEF        collect all event : hit always (cycle) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__ANY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__XFER
 *
 * @BRIEF        collect transfers : actually used cycle for transfering a 
 *               NTTP word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__XFER 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__WAIT
 *
 * @BRIEF        collect wait cycle: transfer has been delayed by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__WAIT 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__BUSY
 *
 * @BRIEF        collect busy      : transfer has been delayed by destination 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__BUSY 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__PKT
 *
 * @BRIEF        collect packet    : new packet start - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__PKT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__DATA
 *
 * @BRIEF        collect data      : data cycle transfer, write for requests, 
 *               read for responses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__DATA 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__IDLES
 *
 * @BRIEF        collect idles     : tranfer is not initiated by source - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__IDLES 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__LATENCY
 *
 * @BRIEF        collect latency   : hit when actually detecting debug bit on 
 *               response links - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_RSPEVT__RSPEVT__LATENCY 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL__OP0_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL__OP0_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_EVTINFOSEL__OP0_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP0_SEL__OP0_SEL__EXT_EVT 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL__OP1_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL__OP1_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_EVTINFOSEL__OP1_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP1_SEL__OP1_SEL__EXT_EVT 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL__OP2_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL__OP2_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL__OP2_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL__OP2_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL__OP2_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_EVTINFOSEL__OP2_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP2_SEL__OP2_SEL__EXT_EVT 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL__OP3_EVTINFOSEL__LEN
 *
 * @BRIEF        select len from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL__OP3_EVTINFOSEL__LEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL__OP3_EVTINFOSEL__PRESS
 *
 * @BRIEF        select pressure if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL__OP3_EVTINFOSEL__PRESS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL__OP3_EVTINFOSEL__LATENCY
 *
 * @BRIEF        select latency if available from event info list - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_EVTINFOSEL__OP3_EVTINFOSEL__LATENCY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__FILTER_HIT
 *
 * @BRIEF        increment counter on each mask/match filter hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__FILTER_HIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__MIN_MAX_HIT
 *
 * @BRIEF        increment counter on each min/max level hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__MIN_MAX_HIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__EVT_INFO
 *
 * @BRIEF        add to counter the selected event info value (len/press or 
 *               latency) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__EVT_INFO 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__AND_FILTER
 *
 * @BRIEF        increment counter when all filter event hits (And(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__AND_FILTER 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__OR_FILTER
 *
 * @BRIEF        increment counter if any of filter event hits (Or(Fi)) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__OR_FILTER 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__SUM_REQ_EVT
 *
 * @BRIEF        add to counter the number of current request event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__SUM_REQ_EVT 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__SUM_RSP_EVT
 *
 * @BRIEF        add to counter the number of current response event that hit 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__SUM_RSP_EVT 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__SUM_ALL_EVT
 *
 * @BRIEF        add to counter the number of all event that hit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__SUM_ALL_EVT 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__EXT_EVT
 *
 * @BRIEF        increment counter on each selected external event hit  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3_NOC_ATTILA_MONICA__CLK3_STATCOLL_LAT1_OP3_SEL__OP3_SEL__EXT_EVT 0x8ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __L3_NOC_ATTILA_MONICA_CRED_H 
                                                            */
