tarted
grid
device HSSTLP_MUX
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config int CP_LANE0_CLK_RX_SEL = 1,
        config int CP_LANE0_CLK_TX_SEL = 1,
        config int CP_LANE1_CLK_RX_SEL = 1,
        config int CP_LANE1_CLK_TX_SEL = 1,
        config int CP_LANE2_CLK_RX_SEL = 1,
        config int CP_LANE2_CLK_TX_SEL = 1,
        config int CP_LANE3_CLK_RX_SEL = 1,
        config int CP_LANE3_CLK_TX_SEL = 1,
        config int CP_PD_CLK_GB = 0,
        config int CP_LANE0_PLL_LOCK_SEL = 0,
        config int CP_LANE1_PLL_LOCK_SEL = 0,
        config int CP_LANE2_PLL_LOCK_SEL = 0,
        config int CP_LANE3_PLL_LOCK_SEL = 0,
        config int CP_LANE0_PLL_REF_SEL = 0,
        config int CP_LANE1_PLL_REF_SEL = 0,
        config int CP_LANE2_PLL_REF_SEL = 0,
        config int CP_LANE3_PLL_REF_SEL = 0,
        config int CP_LANE0_SYNC_SEL = 0,
        config int CP_LANE1_SYNC_SEL = 0,
        config int CP_LANE2_SYNC_SEL = 0,
        config int CP_LANE3_SYNC_SEL = 0,
        config int CP_LANE0_PMA_RATE_CHANGE_ON_SEL = 0,
        config int CP_LANE1_PMA_RATE_CHANGE_ON_SEL = 0,
        config int CP_LANE2_PMA_RATE_CHANGE_ON_SEL = 0,
        config int CP_LANE3_PMA_RATE_CHANGE_ON_SEL = 0,
        config int CP_LANE0_PLL_PD_SEL = 0,
        config int CP_LANE1_PLL_PD_SEL = 0,
        config int CP_LANE2_PLL_PD_SEL = 0,
        config int CP_LANE3_PLL_PD_SEL = 0,
        config int CP_LANE0_PLL_RST_SEL = 0,
        config int CP_LANE1_PLL_RST_SEL = 0,
        config int CP_LANE2_PLL_RST_SEL = 0,
        config int CP_LANE3_PLL_RST_SEL = 0,
        config int CP_PLL0_TXPCLK_PLL_SEL = 0,
        config int CP_PLL1_TXPCLK_PLL_SEL = 0,
        config int CP_PLL0_PMA_PLL_REG_CML_REFCLK_PD = 0,
        config int CP_PLL1_PMA_PLL_REG_CML_REFCLK_PD = 0,
        config int CP_PLL0_PMA_PLL_REG_CML_CLK_OUT_EN = 0,
        config int CP_PLL1_PMA_PLL_REG_CML_CLK_OUT_EN = 0,
        config int CP_PLL0_PMA_PLL_REG_REFCLK_SEL = 0,
        config int CP_PLL1_PMA_PLL_REG_REFCLK_SEL = 0
    );
    port
    (
// configuration_body_def_on


    config input SC_PMA_CH_INT_PLL_0[258:0] = 259'h0
/* pragma  PAP_CFG_BIT_NAME  = "SC_PMA_CH_INT_PLL_0[258],SC_PMA_CH_INT_PLL_0[257],SC_PMA_CH_INT_PLL_0[256],SC_PMA_CH_INT_PLL_0[255],SC_PMA_CH_INT_PLL_0[254],SC_PMA_CH_INT_PLL_0[253],SC_PMA_CH_INT_PLL_0[252],SC_PMA_CH_INT_PLL_0[251],SC_PMA_CH_INT_PLL_0[250],SC_PMA_CH_INT_PLL_0[249],SC_PMA_CH_INT_PLL_0[248],SC_PMA_CH_INT_PLL_0[247],SC_PMA_CH_INT_PLL_0[246],SC_PMA_CH_INT_PLL_0[245],SC_PMA_CH_INT_PLL_0[244],SC_PMA_CH_INT_PLL_0[243],SC_PMA_CH_INT_PLL_0[242],SC_PMA_CH_INT_PLL_0[241],SC_PMA_CH_INT_PLL_0[240],SC_PMA_CH_INT_PLL_0[239],SC_PMA_CH_INT_PLL_0[238],SC_PMA_CH_INT_PLL_0[237],SC_PMA_CH_INT_PLL_0[236],SC_PMA_CH_INT_PLL_0[235],SC_PMA_CH_INT_PLL_0[234],SC_PMA_CH_INT_PLL_0[233],SC_PMA_CH_INT_PLL_0[232],SC_PMA_CH_INT_PLL_0[231],SC_PMA_CH_INT_PLL_0[230],SC_PMA_CH_INT_PLL_0[229],SC_PMA_CH_INT_PLL_0[228],SC_PMA_CH_INT_PLL_0[227],SC_PMA_CH_INT_PLL_0[226],SC_PMA_CH_INT_PLL_0[225],SC_PMA_CH_INT_PLL_0[224],SC_PMA_CH_INT_PLL_0[223],SC_PMA_CH_INT_PLL_0[222],SC_PMA_CH_INT_PLL_0[221],SC_PMA_CH_INT_PLL_0[220],SC_PMA_CH_INT_PLL_0[219],SC_PMA_CH_INT_PLL_0[218],SC_PMA_CH_INT_PLL_0[217],SC_PMA_CH_INT_PLL_0[216],SC_PMA_CH_INT_PLL_0[215],SC_PMA_CH_INT_PLL_0[214],SC_PMA_CH_INT_PLL_0[213],SC_PMA_CH_INT_PLL_0[212],SC_PMA_CH_INT_PLL_0[211],SC_PMA_CH_INT_PLL_0[210],SC_PMA_CH_INT_PLL_0[209],SC_PMA_CH_INT_PLL_0[208],SC_PMA_CH_INT_PLL_0[207],SC_PMA_CH_INT_PLL_0[206],SC_PMA_CH_INT_PLL_0[205],SC_PMA_CH_INT_PLL_0[204],SC_PMA_CH_INT_PLL_0[203],SC_PMA_CH_INT_PLL_0[202],SC_PMA_CH_INT_PLL_0[201],SC_PMA_CH_INT_PLL_0[200],SC_PMA_CH_INT_PLL_0[199],SC_PMA_CH_INT_PLL_0[198],SC_PMA_CH_INT_PLL_0[197],SC_PMA_CH_INT_PLL_0[196],SC_PMA_CH_INT_PLL_0[195],SC_PMA_CH_INT_PLL_0[194],SC_PMA_CH_INT_PLL_0[193],SC_PMA_CH_INT_PLL_0[192],SC_PMA_CH_INT_PLL_0[191],SC_PMA_CH_INT_PLL_0[190],SC_PMA_CH_INT_PLL_0[189],SC_PMA_CH_INT_PLL_0[188],SC_PMA_CH_INT_PLL_0[187],SC_PMA_CH_INT_PLL_0[186],SC_PMA_CH_INT_PLL_0[185],SC_PMA_CH_INT_PLL_0[184],SC_PMA_CH_INT_PLL_0[183],SC_PMA_CH_INT_PLL_0[182],SC_PMA_CH_INT_PLL_0[181],SC_PMA_CH_INT_PLL_0[180],SC_PMA_CH_INT_PLL_0[179],SC_PMA_CH_INT_PLL_0[178],SC_PMA_CH_INT_PLL_0[177],SC_PMA_CH_INT_PLL_0[176],SC_PMA_CH_INT_PLL_0[175],SC_PMA_CH_INT_PLL_0[174],SC_PMA_CH_INT_PLL_0[173],SC_PMA_CH_INT_PLL_0[172],SC_PMA_CH_INT_PLL_0[171],SC_PMA_CH_INT_PLL_0[170],SC_PMA_CH_INT_PLL_0[169],SC_PMA_CH_INT_PLL_0[168],SC_PMA_CH_INT_PLL_0[167],SC_PMA_CH_INT_PLL_0[166],SC_PMA_CH_INT_PLL_0[165],SC_PMA_CH_INT_PLL_0[164],SC_PMA_CH_INT_PLL_0[163],SC_PMA_CH_INT_PLL_0[162],SC_PMA_CH_INT_PLL_0[161],SC_PMA_CH_INT_PLL_0[160],SC_PMA_CH_INT_PLL_0[159],SC_PMA_CH_INT_PLL_0[158],SC_PMA_CH_INT_PLL_0[157],SC_PMA_CH_INT_PLL_0[156],SC_PMA_CH_INT_PLL_0[155],SC_PMA_CH_INT_PLL_0[154],SC_PMA_CH_INT_PLL_0[153],SC_PMA_CH_INT_PLL_0[152],SC_PMA_CH_INT_PLL_0[151],SC_PMA_CH_INT_PLL_0[150],SC_PMA_CH_INT_PLL_0[149],SC_PMA_CH_INT_PLL_0[148],SC_PMA_CH_INT_PLL_0[147],SC_PMA_CH_INT_PLL_0[146],SC_PMA_CH_INT_PLL_0[145],SC_PMA_CH_INT_PLL_0[144],SC_PMA_CH_INT_PLL_0[143],SC_PMA_CH_INT_PLL_0[142],SC_PMA_CH_INT_PLL_0[141],SC_PMA_CH_INT_PLL_0[140],SC_PMA_CH_INT_PLL_0[139],SC_PMA_CH_INT_PLL_0[138],SC_PMA_CH_INT_PLL_0[137],SC_PMA_CH_INT_PLL_0[136],SC_PMA_CH_INT_PLL_0[135],SC_PMA_CH_INT_PLL_0[134],SC_PMA_CH_INT_PLL_0[133],SC_PMA_CH_INT_PLL_0[132],SC_PMA_CH_INT_PLL_0[131],SC_PMA_CH_INT_PLL_0[130],SC_PMA_CH_INT_PLL_0[129],SC_PMA_CH_INT_PLL_0[128],SC_PMA_CH_INT_PLL_0[127],SC_PMA_CH_INT_PLL_0[126],SC_PMA_CH_INT_PLL_0[125],SC_PMA_CH_INT_PLL_0[124],SC_PMA_CH_INT_PLL_0[123],SC_PMA_CH_INT_PLL_0[122],SC_PMA_CH_INT_PLL_0[121],SC_PMA_CH_INT_PLL_0[120],SC_PMA_CH_INT_PLL_0[119],SC_PMA_CH_INT_PLL_0[118],SC_PMA_CH_INT_PLL_0[117],SC_PMA_CH_INT_PLL_0[116],SC_PMA_CH_INT_PLL_0[115],SC_PMA_CH_INT_PLL_0[114],SC_PMA_CH_INT_PLL_0[113],SC_PMA_CH_INT_PLL_0[112],SC_PMA_CH_INT_PLL_0[111],SC_PMA_CH_INT_PLL_0[110],SC_PMA_CH_INT_PLL_0[109],SC_PMA_CH_INT_PLL_0[108],SC_PMA_CH_INT_PLL_0[107],SC_PMA_CH_INT_PLL_0[106],SC_PMA_CH_INT_PLL_0[105],SC_PMA_CH_INT_PLL_0[104],SC_PMA_CH_INT_PLL_0[103],SC_PMA_CH_INT_PLL_0[102],SC_PMA_CH_INT_PLL_0[101],SC_PMA_CH_INT_PLL_0[100],SC_PMA_CH_INT_PLL_0[99],SC_PMA_CH_INT_PLL_0[98],SC_PMA_CH_INT_PLL_0[97],SC_PMA_CH_INT_PLL_0[96],SC_PMA_CH_INT_PLL_0[95],SC_PMA_CH_INT_PLL_0[94],SC_PMA_CH_INT_PLL_0[93],SC_PMA_CH_INT_PLL_0[92],SC_PMA_CH_INT_PLL_0[91],SC_PMA_CH_INT_PLL_0[90],SC_PMA_CH_INT_PLL_0[89],SC_PMA_CH_INT_PLL_0[88],SC_PMA_CH_INT_PLL_0[87],SC_PMA_CH_INT_PLL_0[86],SC_PMA_CH_INT_PLL_0[85],SC_PMA_CH_INT_PLL_0[84],SC_PMA_CH_INT_PLL_0[83],SC_PMA_CH_INT_PLL_0[82],SC_PMA_CH_INT_PLL_0[81],SC_PMA_CH_INT_PLL_0[80],SC_PMA_CH_INT_PLL_0[79],SC_PMA_CH_INT_PLL_0[78],SC_PMA_CH_INT_PLL_0[77],SC_PMA_CH_INT_PLL_0[76],SC_PMA_CH_INT_PLL_0[75],SC_PMA_CH_INT_PLL_0[74],SC_PMA_CH_INT_PLL_0[73],SC_PMA_CH_INT_PLL_0[72],SC_PMA_CH_INT_PLL_0[71],SC_PMA_CH_INT_PLL_0[70],SC_PMA_CH_INT_PLL_0[69],SC_PMA_CH_INT_PLL_0[68],SC_PMA_CH_INT_PLL_0[67],SC_PMA_CH_INT_PLL_0[66],SC_PMA_CH_INT_PLL_0[65],SC_PMA_CH_INT_PLL_0[64],SC_PMA_CH_INT_PLL_0[63],SC_PMA_CH_INT_PLL_0[62],SC_PMA_CH_INT_PLL_0[61],SC_PMA_CH_INT_PLL_0[60],SC_PMA_CH_INT_PLL_0[59],SC_PMA_CH_INT_PLL_0[58],SC_PMA_CH_INT_PLL_0[57],SC_PMA_CH_INT_PLL_0[56],SC_PMA_CH_INT_PLL_0[55],SC_PMA_CH_INT_PLL_0[54],SC_PMA_CH_INT_PLL_0[53],SC_PMA_CH_INT_PLL_0[52],SC_PMA_CH_INT_PLL_0[51],SC_PMA_CH_INT_PLL_0[50],SC_PMA_CH_INT_PLL_0[49],SC_PMA_CH_INT_PLL_0[48],SC_PMA_CH_INT_PLL_0[47],SC_PMA_CH_INT_PLL_0[46],SC_PMA_CH_INT_PLL_0[45],SC_PMA_CH_INT_PLL_0[44],SC_PMA_CH_INT_PLL_0[43],SC_PMA_CH_INT_PLL_0[42],SC_PMA_CH_INT_PLL_0[41],SC_PMA_CH_INT_PLL_0[40],SC_PMA_CH_INT_PLL_0[39],SC_PMA_CH_INT_PLL_0[38],SC_PMA_CH_INT_PLL_0[37],SC_PMA_CH_INT_PLL_0[36],SC_PMA_CH_INT_PLL_0[35],SC_PMA_CH_INT_PLL_0[34],SC_PMA_CH_INT_PLL_0[33],SC_PMA_CH_INT_PLL_0[32],SC_PMA_CH_INT_PLL_0[31],SC_PMA_CH_INT_PLL_0[30],SC_PMA_CH_INT_PLL_0[29],SC_PMA_CH_INT_PLL_0[28],SC_PMA_CH_INT_PLL_0[27],SC_PMA_CH_INT_PLL_0[26],SC_PMA_CH_INT_PLL_0[25],SC_PMA_CH_INT_PLL_0[24],SC_PMA_CH_INT_PLL_0[23],SC_PMA_CH_INT_PLL_0[22],SC_PMA_CH_INT_PLL_0[21],SC_PMA_CH_INT_PLL_0[20],SC_PMA_CH_INT_PLL_0[19],SC_PMA_CH_INT_PLL_0[18],SC_PMA_CH_INT_PLL_0[17],SC_PMA_CH_INT_PLL_0[16],SC_PMA_CH_INT_PLL_0[15],SC_PMA_CH_INT_PLL_0[14],SC_PMA_CH_INT_PLL_0[13],SC_PMA_CH_INT_PLL_0[12],SC_PMA_CH_INT_PLL_0[11],SC_PMA_CH_INT_PLL_0[10],SC_PMA_CH_INT_PLL_0[9],SC_PMA_CH_INT_PLL_0[8],SC_PMA_CH_INT_PLL_0[7],SC_PMA_CH_INT_PLL_0[6],SC_PMA_CH_INT_PLL_0[5],SC_PMA_CH_INT_PLL_0[4],SC_PMA_CH_INT_PLL_0[3],SC_PMA_CH_INT_PLL_0[2],SC_PMA_CH_INT_PLL_0[1],SC_PMA_CH_INT_PLL_0[0]" */,

    config input SC_PMA_CH_INT_PLL_1[258:0] = 259'h0
/* pragma  PAP_CFG_BIT_NAME  = "SC_PMA_CH_INT_PLL_1[258],SC_PMA_CH_INT_PLL_1[257],SC_PMA_CH_INT_PLL_1[256],SC_PMA_CH_INT_PLL_1[255],SC_PMA_CH_INT_PLL_1[254],SC_PMA_CH_INT_PLL_1[253],SC_PMA_CH_INT_PLL_1[252],SC_PMA_CH_INT_PLL_1[251],SC_PMA_CH_INT_PLL_1[250],SC_PMA_CH_INT_PLL_1[249],SC_PMA_CH_INT_PLL_1[248],SC_PMA_CH_INT_PLL_1[247],SC_PMA_CH_INT_PLL_1[246],SC_PMA_CH_INT_PLL_1[245],SC_PMA_CH_INT_PLL_1[244],SC_PMA_CH_INT_PLL_1[243],SC_PMA_CH_INT_PLL_1[242],SC_PMA_CH_INT_PLL_1[241],SC_PMA_CH_INT_PLL_1[240],SC_PMA_CH_INT_PLL_1[239],SC_PMA_CH_INT_PLL_1[238],SC_PMA_CH_INT_PLL_1[237],SC_PMA_CH_INT_PLL_1[236],SC_PMA_CH_INT_PLL_1[235],SC_PMA_CH_INT_PLL_1[234],SC_PMA_CH_INT_PLL_1[233],SC_PMA_CH_INT_PLL_1[232],SC_PMA_CH_INT_PLL_1[231],SC_PMA_CH_INT_PLL_1[230],SC_PMA_CH_INT_PLL_1[229],SC_PMA_CH_INT_PLL_1[228],SC_PMA_CH_INT_PLL_1[227],SC_PMA_CH_INT_PLL_1[226],SC_PMA_CH_INT_PLL_1[225],SC_PMA_CH_INT_PLL_1[224],SC_PMA_CH_INT_PLL_1[223],SC_PMA_CH_INT_PLL_1[222],SC_PMA_CH_INT_PLL_1[221],SC_PMA_CH_INT_PLL_1[220],SC_PMA_CH_INT_PLL_1[219],SC_PMA_CH_INT_PLL_1[218],SC_PMA_CH_INT_PLL_1[217],SC_PMA_CH_INT_PLL_1[216],SC_PMA_CH_INT_PLL_1[215],SC_PMA_CH_INT_PLL_1[214],SC_PMA_CH_INT_PLL_1[213],SC_PMA_CH_INT_PLL_1[212],SC_PMA_CH_INT_PLL_1[211],SC_PMA_CH_INT_PLL_1[210],SC_PMA_CH_INT_PLL_1[209],SC_PMA_CH_INT_PLL_1[208],SC_PMA_CH_INT_PLL_1[207],SC_PMA_CH_INT_PLL_1[206],SC_PMA_CH_INT_PLL_1[205],SC_PMA_CH_INT_PLL_1[204],SC_PMA_CH_INT_PLL_1[203],SC_PMA_CH_INT_PLL_1[202],SC_PMA_CH_INT_PLL_1[201],SC_PMA_CH_INT_PLL_1[200],SC_PMA_CH_INT_PLL_1[199],SC_PMA_CH_INT_PLL_1[198],SC_PMA_CH_INT_PLL_1[197],SC_PMA_CH_INT_PLL_1[196],SC_PMA_CH_INT_PLL_1[195],SC_PMA_CH_INT_PLL_1[194],SC_PMA_CH_INT_PLL_1[193],SC_PMA_CH_INT_PLL_1[192],SC_PMA_CH_INT_PLL_1[191],SC_PMA_CH_INT_PLL_1[190],SC_PMA_CH_INT_PLL_1[189],SC_PMA_CH_INT_PLL_1[188],SC_PMA_CH_INT_PLL_1[187],SC_PMA_CH_INT_PLL_1[186],SC_PMA_CH_INT_PLL_1[185],SC_PMA_CH_INT_PLL_1[184],SC_PMA_CH_INT_PLL_1[183],SC_PMA_CH_INT_PLL_1[182],SC_PMA_CH_INT_PLL_1[181],SC_PMA_CH_INT_PLL_1[180],SC_PMA_CH_INT_PLL_1[179],SC_PMA_CH_INT_PLL_1[178],SC_PMA_CH_INT_PLL_1[177],SC_PMA_CH_INT_PLL_1[176],SC_PMA_CH_INT_PLL_1[175],SC_PMA_CH_INT_PLL_1[174],SC_PMA_CH_INT_PLL_1[173],SC_PMA_CH_INT_PLL_1[172],SC_PMA_CH_INT_PLL_1[171],SC_PMA_CH_INT_PLL_1[170],SC_PMA_CH_INT_PLL_1[169],SC_PMA_CH_INT_PLL_1[168],SC_PMA_CH_INT_PLL_1[167],SC_PMA_CH_INT_PLL_1[166],SC_PMA_CH_INT_PLL_1[165],SC_PMA_CH_INT_PLL_1[164],SC_PMA_CH_INT_PLL_1[163],SC_PMA_CH_INT_PLL_1[162],SC_PMA_CH_INT_PLL_1[161],SC_PMA_CH_INT_PLL_1[160],SC_PMA_CH_INT_PLL_1[159],SC_PMA_CH_INT_PLL_1[158],SC_PMA_CH_INT_PLL_1[157],SC_PMA_CH_INT_PLL_1[156],SC_PMA_CH_INT_PLL_1[155],SC_PMA_CH_INT_PLL_1[154],SC_PMA_CH_INT_PLL_1[153],SC_PMA_CH_INT_PLL_1[152],SC_PMA_CH_INT_PLL_1[151],SC_PMA_CH_INT_PLL_1[150],SC_PMA_CH_INT_PLL_1[149],SC_PMA_CH_INT_PLL_1[148],SC_PMA_CH_INT_PLL_1[147],SC_PMA_CH_INT_PLL_1[146],SC_PMA_CH_INT_PLL_1[145],SC_PMA_CH_INT_PLL_1[144],SC_PMA_CH_INT_PLL_1[143],SC_PMA_CH_INT_PLL_1[142],SC_PMA_CH_INT_PLL_1[141],SC_PMA_CH_INT_PLL_1[140],SC_PMA_CH_INT_PLL_1[139],SC_PMA_CH_INT_PLL_1[138],SC_PMA_CH_INT_PLL_1[137],SC_PMA_CH_INT_PLL_1[136],SC_PMA_CH_INT_PLL_1[135],SC_PMA_CH_INT_PLL_1[134],SC_PMA_CH_INT_PLL_1[133],SC_PMA_CH_INT_PLL_1[132],SC_PMA_CH_INT_PLL_1[131],SC_PMA_CH_INT_PLL_1[130],SC_PMA_CH_INT_PLL_1[129],SC_PMA_CH_INT_PLL_1[128],SC_PMA_CH_INT_PLL_1[127],SC_PMA_CH_INT_PLL_1[126],SC_PMA_CH_INT_PLL_1[125],SC_PMA_CH_INT_PLL_1[124],SC_PMA_CH_INT_PLL_1[123],SC_PMA_CH_INT_PLL_1[122],SC_PMA_CH_INT_PLL_1[121],SC_PMA_CH_INT_PLL_1[120],SC_PMA_CH_INT_PLL_1[119],SC_PMA_CH_INT_PLL_1[118],SC_PMA_CH_INT_PLL_1[117],SC_PMA_CH_INT_PLL_1[116],SC_PMA_CH_INT_PLL_1[115],SC_PMA_CH_INT_PLL_1[114],SC_PMA_CH_INT_PLL_1[113],SC_PMA_CH_INT_PLL_1[112],SC_PMA_CH_INT_PLL_1[111],SC_PMA_CH_INT_PLL_1[110],SC_PMA_CH_INT_PLL_1[109],SC_PMA_CH_INT_PLL_1[108],SC_PMA_CH_INT_PLL_1[107],SC_PMA_CH_INT_PLL_1[106],SC_PMA_CH_INT_PLL_1[105],SC_PMA_CH_INT_PLL_1[104],SC_PMA_CH_INT_PLL_1[103],SC_PMA_CH_INT_PLL_1[102],SC_PMA_CH_INT_PLL_1[101],SC_PMA_CH_INT_PLL_1[100],SC_PMA_CH_INT_PLL_1[99],SC_PMA_CH_INT_PLL_1[98],SC_PMA_CH_INT_PLL_1[97],SC_PMA_CH_INT_PLL_1[96],SC_PMA_CH_INT_PLL_1[95],SC_PMA_CH_INT_PLL_1[94],SC_PMA_CH_INT_PLL_1[93],SC_PMA_CH_INT_PLL_1[92],SC_PMA_CH_INT_PLL_1[91],SC_PMA_CH_INT_PLL_1[90],SC_PMA_CH_INT_PLL_1[89],SC_PMA_CH_INT_PLL_1[88],SC_PMA_CH_INT_PLL_1[87],SC_PMA_CH_INT_PLL_1[86],SC_PMA_CH_INT_PLL_1[85],SC_PMA_CH_INT_PLL_1[84],SC_PMA_CH_INT_PLL_1[83],SC_PMA_CH_INT_PLL_1[82],SC_PMA_CH_INT_PLL_1[81],SC_PMA_CH_INT_PLL_1[80],SC_PMA_CH_INT_PLL_1[79],SC_PMA_CH_INT_PLL_1[78],SC_PMA_CH_INT_PLL_1[77],SC_PMA_CH_INT_PLL_1[76],SC_PMA_CH_INT_PLL_1[75],SC_PMA_CH_INT_PLL_1[74],SC_PMA_CH_INT_PLL_1[73],SC_PMA_CH_INT_PLL_1[72],SC_PMA_CH_INT_PLL_1[71],SC_PMA_CH_INT_PLL_1[70],SC_PMA_CH_INT_PLL_1[69],SC_PMA_CH_INT_PLL_1[68],SC_PMA_CH_INT_PLL_1[67],SC_PMA_CH_INT_PLL_1[66],SC_PMA_CH_INT_PLL_1[65],SC_PMA_CH_INT_PLL_1[64],SC_PMA_CH_INT_PLL_1[63],SC_PMA_CH_INT_PLL_1[62],SC_PMA_CH_INT_PLL_1[61],SC_PMA_CH_INT_PLL_1[60],SC_PMA_CH_INT_PLL_1[59],SC_PMA_CH_INT_PLL_1[58],SC_PMA_CH_INT_PLL_1[57],SC_PMA_CH_INT_PLL_1[56],SC_PMA_CH_INT_PLL_1[55],SC_PMA_CH_INT_PLL_1[54],SC_PMA_CH_INT_PLL_1[53],SC_PMA_CH_INT_PLL_1[52],SC_PMA_CH_INT_PLL_1[51],SC_PMA_CH_INT_PLL_1[50],SC_PMA_CH_INT_PLL_1[49],SC_PMA_CH_INT_PLL_1[48],SC_PMA_CH_INT_PLL_1[47],SC_PMA_CH_INT_PLL_1[46],SC_PMA_CH_INT_PLL_1[45],SC_PMA_CH_INT_PLL_1[44],SC_PMA_CH_INT_PLL_1[43],SC_PMA_CH_INT_PLL_1[42],SC_PMA_CH_INT_PLL_1[41],SC_PMA_CH_INT_PLL_1[40],SC_PMA_CH_INT_PLL_1[39],SC_PMA_CH_INT_PLL_1[38],SC_PMA_CH_INT_PLL_1[37],SC_PMA_CH_INT_PLL_1[36],SC_PMA_CH_INT_PLL_1[35],SC_PMA_CH_INT_PLL_1[34],SC_PMA_CH_INT_PLL_1[33],SC_PMA_CH_INT_PLL_1[32],SC_PMA_CH_INT_PLL_1[31],SC_PMA_CH_INT_PLL_1[30],SC_PMA_CH_INT_PLL_1[29],SC_PMA_CH_INT_PLL_1[28],SC_PMA_CH_INT_PLL_1[27],SC_PMA_CH_INT_PLL_1[26],SC_PMA_CH_INT_PLL_1[25],SC_PMA_CH_INT_PLL_1[24],SC_PMA_CH_INT_PLL_1[23],SC_PMA_CH_INT_PLL_1[22],SC_PMA_CH_INT_PLL_1[21],SC_PMA_CH_INT_PLL_1[20],SC_PMA_CH_INT_PLL_1[19],SC_PMA_CH_INT_PLL_1[18],SC_PMA_CH_INT_PLL_1[17],SC_PMA_CH_INT_PLL_1[16],SC_PMA_CH_INT_PLL_1[15],SC_PMA_CH_INT_PLL_1[14],SC_PMA_CH_INT_PLL_1[13],SC_PMA_CH_INT_PLL_1[12],SC_PMA_CH_INT_PLL_1[11],SC_PMA_CH_INT_PLL_1[10],SC_PMA_CH_INT_PLL_1[9],SC_PMA_CH_INT_PLL_1[8],SC_PMA_CH_INT_PLL_1[7],SC_PMA_CH_INT_PLL_1[6],SC_PMA_CH_INT_PLL_1[5],SC_PMA_CH_INT_PLL_1[4],SC_PMA_CH_INT_PLL_1[3],SC_PMA_CH_INT_PLL_1[2],SC_PMA_CH_INT_PLL_1[1],SC_PMA_CH_INT_PLL_1[0]" */,

// configuration_body_def_end

        input PLL_CLK0_0 = 1'b1,
        input PLL_CLK90_0 = 1'b1,
        input PLL_CLK180_0 = 1'b1,
        input PLL_CLK270_0 = 1'b1,
        input PLL_CLK0_1 = 1'b1,
        input PLL_CLK90_1 = 1'b1,
        input PLL_CLK180_1 = 1'b1,
        input PLL_CLK270_1 = 1'b1,
        input SYNC_PLL_0 = 1'b1,
        input SYNC_PLL_1 = 1'b1,
        input TXPCLK_PLL_0 = 1'b1,
        input TXPCLK_PLL_1 = 1'b1,
        input TXPCLK_PLL_2 = 1'b1,
        input TXPCLK_PLL_3 = 1'b1,
        input RATE_CHANGE_PLL_0 = 1'b1,
        input RATE_CHANGE_PLL_1 = 1'b1,
        input PLL_PD_O_0 = 1'b1,
        input PLL_PD_O_1 = 1'b1,
        input PLL_RST_O_0 = 1'b1,
        input PLL_RST_O_1 = 1'b1,
        input PMA_PLL_READY_O_0 = 1'b1,
        input PMA_PLL_READY_O_1 = 1'b1,
        input PLL_REFCLK_LANE_L_0 = 1'b1,
        input PLL_REFCLK_LANE_L_1 = 1'b1,
        input PAD_REFCLKP_0 = 1'b1,
        input PAD_REFCLKN_0 = 1'b1,
        input PAD_REFCLKP_1 = 1'b1,
        input PAD_REFCLKN_1 = 1'b1,
        output CLK_TXP_0,
        output CLK_TXN_0,
        output CLK_RX0_0,
        output CLK_RX180_0,
        output CLK_RX90_0,
        output CLK_RX270_0,
        output CLK_TXP_1,
        output CLK_TXN_1,
        output CLK_RX0_1,
        output CLK_RX180_1,
        output CLK_RX90_1,
        output CLK_RX270_1,
        output CLK_TXP_2,
        output CLK_TXN_2,
        output CLK_RX0_2,
        output CLK_RX180_2,
        output CLK_RX90_2,
        output CLK_RX270_2,
        output CLK_TXP_3,
        output CLK_TXN_3,
        output CLK_RX0_3,
        output CLK_RX180_3,
        output CLK_RX90_3,
        output CLK_RX270_3,
        output SYNC_CH0,
        output SYNC_CH1,
        output SYNC_CH2,
        output SYNC_CH3,
        output TXPCLK_PLL_SELECTED_0,
        output TXPCLK_PLL_SELECTED_1,
        output RATE_CHANGE_CH0,
        output RATE_CHANGE_CH1,
        output RATE_CHANGE_CH2,
        output RATE_CHANGE_CH3,
        output PLL_PD_I_0,
        output PLL_PD_I_1,
        output PLL_PD_I_2,
        output PLL_PD_I_3,
        output PLL_RESET_I_0,
        output PLL_RESET_I_1,
        output PLL_RESET_I_2,
        output PLL_RESET_I_3,
        output PLL_LOCK_SEL_0,
        output PLL_LOCK_SEL_1,
        output PLL_LOCK_SEL_2,
        output PLL_LOCK_SEL_3,
        output PLL_REFCLK_I_0,
        output PLL_REFCLK_I_1,
        output PLL_REFCLK_I_2,
        output PLL_REFCLK_I_3,
        output REFCLK_CML_P_0,
        output REFCLK_CML_N_0,
        output REFCLK_CML_P_1,
        output REFCLK_CML_N_1
    );
};
//grid device end

//grid device structure netlist started

structure netlist of HSSTLP_MUX
{
    routing
    {
        ( PAD_REFCLKN_0 --> REFCLK_CML_N_0 ) = 150;
        ( PAD_REFCLKN_1 --> REFCLK_CML_N_1 ) = 150;
        ( PAD_REFCLKP_0 --> REFCLK_CML_P_0 ) = 150;
        ( PAD_REFCLKP_1 --> REFCLK_CML_P_1 ) = 150;
        ( PLL_CLK0_0 --> CLK_RX0_0 ) = 150;
        ( PLL_CLK0_0 --> CLK_RX0_1 ) = 150;
        ( PLL_CLK0_0 --> CLK_RX0_2 ) = 150;
        ( PLL_CLK0_0 --> CLK_RX0_3 ) = 150;
        ( PLL_CLK0_0 --> CLK_TXP_0 ) = 150;
        ( PLL_CLK0_0 --> CLK_TXP_1 ) = 150;
        ( PLL_CLK0_0 --> CLK_TXP_2 ) = 150;
        ( PLL_CLK0_0 --> CLK_TXP_3 ) = 150;
        ( PLL_CLK0_1 --> CLK_RX0_0 ) = 150;
        ( PLL_CLK0_1 --> CLK_RX0_1 ) = 150;
        ( PLL_CLK0_1 --> CLK_RX0_2 ) = 150;
        ( PLL_CLK0_1 --> CLK_RX0_3 ) = 150;
        ( PLL_CLK0_1 --> CLK_TXP_0 ) = 150;
        ( PLL_CLK0_1 --> CLK_TXP_1 ) = 150;
        ( PLL_CLK0_1 --> CLK_TXP_2 ) = 150;
        ( PLL_CLK0_1 --> CLK_TXP_3 ) = 150;
        ( PLL_CLK180_0 --> CLK_RX180_0 ) = 150;
        ( PLL_CLK180_0 --> CLK_RX180_1 ) = 150;
        ( PLL_CLK180_0 --> CLK_RX180_2 ) = 150;
        ( PLL_CLK180_0 --> CLK_RX180_3 ) = 150;
        ( PLL_CLK180_0 --> CLK_TXN_0 ) = 150;
        ( PLL_CLK180_0 --> CLK_TXN_1 ) = 150;
        ( PLL_CLK180_0 --> CLK_TXN_2 ) = 150;
        ( PLL_CLK180_0 --> CLK_TXN_3 ) = 150;
        ( PLL_CLK180_1 --> CLK_RX180_0 ) = 150;
        ( PLL_CLK180_1 --> CLK_RX180_1 ) = 150;
        ( PLL_CLK180_1 --> CLK_RX180_2 ) = 150;
        ( PLL_CLK180_1 --> CLK_RX180_3 ) = 150;
        ( PLL_CLK180_1 --> CLK_TXN_0 ) = 150;
        ( PLL_CLK180_1 --> CLK_TXN_1 ) = 150;
        ( PLL_CLK180_1 --> CLK_TXN_2 ) = 150;
        ( PLL_CLK180_1 --> CLK_TXN_3 ) = 150;
        ( PLL_CLK270_0 --> CLK_RX270_0 ) = 150;
        ( PLL_CLK270_0 --> CLK_RX270_1 ) = 150;
        ( PLL_CLK270_0 --> CLK_RX270_2 ) = 150;
        ( PLL_CLK270_0 --> CLK_RX270_3 ) = 150;
        ( PLL_CLK270_1 --> CLK_RX270_0 ) = 150;
        ( PLL_CLK270_1 --> CLK_RX270_1 ) = 150;
        ( PLL_CLK270_1 --> CLK_RX270_2 ) = 150;
        ( PLL_CLK270_1 --> CLK_RX270_3 ) = 150;
        ( PLL_CLK90_0 --> CLK_RX90_0 ) = 150;
        ( PLL_CLK90_0 --> CLK_RX90_1 ) = 150;
        ( PLL_CLK90_0 --> CLK_RX90_2 ) = 150;
        ( PLL_CLK90_0 --> CLK_RX90_3 ) = 150;
        ( PLL_CLK90_1 --> CLK_RX90_0 ) = 150;
        ( PLL_CLK90_1 --> CLK_RX90_1 ) = 150;
        ( PLL_CLK90_1 --> CLK_RX90_2 ) = 150;
        ( PLL_CLK90_1 --> CLK_RX90_3 ) = 150;
        ( PLL_PD_O_0 --> PLL_PD_I_0 ) = 150;
        ( PLL_PD_O_0 --> PLL_PD_I_1 ) = 150;
        ( PLL_PD_O_0 --> PLL_PD_I_2 ) = 150;
        ( PLL_PD_O_0 --> PLL_PD_I_3 ) = 150;
        ( PLL_PD_O_1 --> PLL_PD_I_0 ) = 150;
        ( PLL_PD_O_1 --> PLL_PD_I_1 ) = 150;
        ( PLL_PD_O_1 --> PLL_PD_I_2 ) = 150;
        ( PLL_PD_O_1 --> PLL_PD_I_3 ) = 150;
        ( PLL_REFCLK_LANE_L_0 --> PLL_REFCLK_I_0 ) = 150;
        ( PLL_REFCLK_LANE_L_0 --> PLL_REFCLK_I_1 ) = 150;
        ( PLL_REFCLK_LANE_L_0 --> PLL_REFCLK_I_2 ) = 150;
        ( PLL_REFCLK_LANE_L_0 --> PLL_REFCLK_I_3 ) = 150;
        ( PLL_REFCLK_LANE_L_1 --> PLL_REFCLK_I_0 ) = 150;
        ( PLL_REFCLK_LANE_L_1 --> PLL_REFCLK_I_1 ) = 150;
        ( PLL_REFCLK_LANE_L_1 --> PLL_REFCLK_I_2 ) = 150;
        ( PLL_REFCLK_LANE_L_1 --> PLL_REFCLK_I_3 ) = 150;
        ( PLL_RST_O_0 --> PLL_RESET_I_0 ) = 150;
        ( PLL_RST_O_0 --> PLL_RESET_I_1 ) = 150;
        ( PLL_RST_O_0 --> PLL_RESET_I_2 ) = 150;
        ( PLL_RST_O_0 --> PLL_RESET_I_3 ) = 150;
        ( PLL_RST_O_1 --> PLL_RESET_I_0 ) = 150;
        ( PLL_RST_O_1 --> PLL_RESET_I_1 ) = 150;
        ( PLL_RST_O_1 --> PLL_RESET_I_2 ) = 150;
        ( PLL_RST_O_1 --> PLL_RESET_I_3 ) = 150;
        ( PMA_PLL_READY_O_0 --> PLL_LOCK_SEL_0 ) = 150;
        ( PMA_PLL_READY_O_0 --> PLL_LOCK_SEL_1 ) = 150;
        ( PMA_PLL_READY_O_0 --> PLL_LOCK_SEL_2 ) = 150;
        ( PMA_PLL_READY_O_0 --> PLL_LOCK_SEL_3 ) = 150;
        ( PMA_PLL_READY_O_1 --> PLL_LOCK_SEL_0 ) = 150;
        ( PMA_PLL_READY_O_1 --> PLL_LOCK_SEL_1 ) = 150;
        ( PMA_PLL_READY_O_1 --> PLL_LOCK_SEL_2 ) = 150;
        ( PMA_PLL_READY_O_1 --> PLL_LOCK_SEL_3 ) = 150;
        ( RATE_CHANGE_PLL_0 --> RATE_CHANGE_CH0 ) = 150;
        ( RATE_CHANGE_PLL_0 --> RATE_CHANGE_CH1 ) = 150;
        ( RATE_CHANGE_PLL_0 --> RATE_CHANGE_CH2 ) = 150;
        ( RATE_CHANGE_PLL_0 --> RATE_CHANGE_CH3 ) = 150;
        ( RATE_CHANGE_PLL_1 --> RATE_CHANGE_CH0 ) = 150;
        ( RATE_CHANGE_PLL_1 --> RATE_CHANGE_CH1 ) = 150;
        ( RATE_CHANGE_PLL_1 --> RATE_CHANGE_CH2 ) = 150;
        ( RATE_CHANGE_PLL_1 --> RATE_CHANGE_CH3 ) = 150;
        ( SYNC_PLL_0 --> SYNC_CH0 ) = 150;
        ( SYNC_PLL_0 --> SYNC_CH1 ) = 150;
        ( SYNC_PLL_0 --> SYNC_CH2 ) = 150;
        ( SYNC_PLL_0 --> SYNC_CH3 ) = 150;
        ( SYNC_PLL_1 --> SYNC_CH0 ) = 150;
        ( SYNC_PLL_1 --> SYNC_CH1 ) = 150;
        ( SYNC_PLL_1 --> SYNC_CH2 ) = 150;
        ( SYNC_PLL_1 --> SYNC_CH3 ) = 150;
        ( TXPCLK_PLL_0 --> TXPCLK_PLL_SELECTED_0 ) = 150;
        ( TXPCLK_PLL_0 --> TXPCLK_PLL_SELECTED_1 ) = 150;
        ( TXPCLK_PLL_1 --> TXPCLK_PLL_SELECTED_0 ) = 150;
        ( TXPCLK_PLL_1 --> TXPCLK_PLL_SELECTED_1 ) = 150;
        ( TXPCLK_PLL_2 --> TXPCLK_PLL_SELECTED_0 ) = 150;
        ( TXPCLK_PLL_2 --> TXPCLK_PLL_SELECTED_1 ) = 150;
        ( TXPCLK_PLL_3 --> TXPCLK_PLL_SELECTED_0 ) = 150;
        ( TXPCLK_PLL_3 --> TXPCLK_PLL_SELECTED_1 ) = 150;
        ( PAD_REFCLKN_0 --> REFCLK_CML_N_1 ) = 150;
        ( PAD_REFCLKN_1 --> REFCLK_CML_N_0 ) = 150;
        ( PAD_REFCLKP_0 --> REFCLK_CML_P_1 ) = 150;
        ( PAD_REFCLKP_1 --> REFCLK_CML_P_0 ) = 150;

    }
};
//grid device structure netlist end
//grid device configure body started

configuration cfg of HSSTLP_MUX
{
    if ( PLL_CLK0_0 --> CLK_TXP_0 && PLL_CLK180_0 --> CLK_TXN_0 )
    {
        SC_PMA_CH_INT_PLL_0[249] := 1'b0;
        SC_PMA_CH_INT_PLL_0[248] := 1'b1;
    }

    if ( PLL_CLK0_1 --> CLK_TXP_0 && PLL_CLK180_1 --> CLK_TXN_0)
    {
        SC_PMA_CH_INT_PLL_0[249] := 1'b1;
        SC_PMA_CH_INT_PLL_0[248] := 1'b0;
    }

    if ( PLL_CLK0_0 --> CLK_RX0_0 && PLL_CLK90_0 --> CLK_RX90_0 && PLL_CLK180_0 --> CLK_RX180_0 && PLL_CLK270_0 --> CLK_RX270_0)
    {
        SC_PMA_CH_INT_PLL_0[251] := 1'b0;
        SC_PMA_CH_INT_PLL_0[250] := 1'b1;
    }

    if ( PLL_CLK0_1 --> CLK_RX0_0 && PLL_CLK90_1 --> CLK_RX90_0 && PLL_CLK180_1 --> CLK_RX180_0 && PLL_CLK270_1 --> CLK_RX270_0)
    {
        SC_PMA_CH_INT_PLL_0[251] := 1'b1;
        SC_PMA_CH_INT_PLL_0[250] := 1'b0;
    }

    if ( PLL_CLK0_0 --> CLK_TXP_1 && PLL_CLK180_0 --> CLK_TXN_1)
    {
        SC_PMA_CH_INT_PLL_0[241] := 1'b0;
        SC_PMA_CH_INT_PLL_0[240] := 1'b1;
    }

    if ( PLL_CLK0_1 --> CLK_TXP_1 && PLL_CLK180_1 --> CLK_TXN_1)
    {
        SC_PMA_CH_INT_PLL_0[241] := 1'b1;
        SC_PMA_CH_INT_PLL_0[240] := 1'b0;
    }

    if ( PLL_CLK0_0 --> CLK_RX0_1 && PLL_CLK90_0 --> CLK_RX90_1 && PLL_CLK180_0 --> CLK_RX180_1 && PLL_CLK270_0 --> CLK_RX270_1)
    {
        SC_PMA_CH_INT_PLL_0[243] := 1'b0;
        SC_PMA_CH_INT_PLL_0[242] := 1'b1;
    }

    if ( PLL_CLK0_1 --> CLK_RX0_1 && PLL_CLK90_1 --> CLK_RX90_1 && PLL_CLK180_1 --> CLK_RX180_1 && PLL_CLK270_1 --> CLK_RX270_1)
    {
        SC_PMA_CH_INT_PLL_0[243] := 1'b1;
        SC_PMA_CH_INT_PLL_0[242] := 1'b0;
    }

    if ( PLL_CLK0_0 --> CLK_TXP_2 && PLL_CLK180_0 --> CLK_TXN_2)
    {
        SC_PMA_CH_INT_PLL_0[233] := 1'b0;
        SC_PMA_CH_INT_PLL_0[232] := 1'b1;
    }

    if ( PLL_CLK0_1 --> CLK_TXP_2 && PLL_CLK180_1 --> CLK_TXN_2)
    {
        SC_PMA_CH_INT_PLL_0[233] := 1'b1;
        SC_PMA_CH_INT_PLL_0[232] := 1'b0;
    }

    if ( PLL_CLK0_0 --> CLK_RX0_2 && PLL_CLK90_0 --> CLK_RX90_2 && PLL_CLK180_0 --> CLK_RX180_2 && PLL_CLK270_0 --> CLK_RX270_2)
    {
        SC_PMA_CH_INT_PLL_0[235] := 1'b0;
        SC_PMA_CH_INT_PLL_0[234] := 1'b1;
    }

    if ( PLL_CLK0_1 --> CLK_RX0_2 && PLL_CLK90_1 --> CLK_RX90_2 && PLL_CLK180_1 --> CLK_RX180_2 && PLL_CLK270_1 --> CLK_RX270_2)
    {
        SC_PMA_CH_INT_PLL_0[235] := 1'b1;
        SC_PMA_CH_INT_PLL_0[234] := 1'b0;
    }

    if ( PLL_CLK0_0 --> CLK_TXP_3 && PLL_CLK180_0 --> CLK_TXN_3 )
    {
        SC_PMA_CH_INT_PLL_0[225] := 1'b0;
        SC_PMA_CH_INT_PLL_0[224] := 1'b1;
    }

    if ( PLL_CLK0_1 --> CLK_TXP_3 && PLL_CLK180_1 --> CLK_TXN_3 )
    {
        SC_PMA_CH_INT_PLL_0[225] := 1'b1;
        SC_PMA_CH_INT_PLL_0[224] := 1'b0;
    }

    if ( PLL_CLK0_0 --> CLK_RX0_3 && PLL_CLK90_0 --> CLK_RX90_3 && PLL_CLK180_0 --> CLK_RX180_3 &&  PLL_CLK270_0 --> CLK_RX270_3 )
    {
        SC_PMA_CH_INT_PLL_0[227] := 1'b0;
        SC_PMA_CH_INT_PLL_0[226] := 1'b1;
    }

    if ( PLL_CLK0_1 --> CLK_RX0_3 && PLL_CLK90_1 --> CLK_RX90_3 && PLL_CLK180_1 --> CLK_RX180_3 && PLL_CLK270_1 --> CLK_RX270_3 )
    {
        SC_PMA_CH_INT_PLL_0[227] := 1'b1;
        SC_PMA_CH_INT_PLL_0[226] := 1'b0;
    }

    if ( SYNC_PLL_0 --> SYNC_CH0 )
    {
        SC_PMA_CH_INT_PLL_1[244] := 1'b0;
    }

    if ( SYNC_PLL_1 --> SYNC_CH0 )
    {
        SC_PMA_CH_INT_PLL_1[244] := 1'b1;
    }

    if ( SYNC_PLL_0 --> SYNC_CH1 )
    {
        SC_PMA_CH_INT_PLL_1[245] := 1'b0;
    }

    if ( SYNC_PLL_1 --> SYNC_CH1 )
    {
        SC_PMA_CH_INT_PLL_1[245] := 1'b1;
    }

    if ( SYNC_PLL_0 --> SYNC_CH2 )
    {
        SC_PMA_CH_INT_PLL_1[246] := 1'b0;
    }

    if ( SYNC_PLL_1 --> SYNC_CH2 )
    {
        SC_PMA_CH_INT_PLL_1[246] := 1'b1;
    }

    if ( SYNC_PLL_0 --> SYNC_CH3 )
    {
        SC_PMA_CH_INT_PLL_1[247] := 1'b0;
    }

    if ( SYNC_PLL_1 --> SYNC_CH3 )
    {
        SC_PMA_CH_INT_PLL_1[247] := 1'b1;
    }

    if ( TXPCLK_PLL_0 --> TXPCLK_PLL_SELECTED_0 )
    {
        SC_PMA_CH_INT_PLL_0[196] := 1'b0;
        SC_PMA_CH_INT_PLL_0[195] := 1'b0;
    }

    if ( TXPCLK_PLL_1 --> TXPCLK_PLL_SELECTED_0 )
    {
        SC_PMA_CH_INT_PLL_0[196] := 1'b0;
        SC_PMA_CH_INT_PLL_0[195] := 1'b1;
    }

    if ( TXPCLK_PLL_2 --> TXPCLK_PLL_SELECTED_0 )
    {
        SC_PMA_CH_INT_PLL_0[196] := 1'b1;
        SC_PMA_CH_INT_PLL_0[195] := 1'b0;
    }

    if ( TXPCLK_PLL_3 --> TXPCLK_PLL_SELECTED_0 )
    {
        SC_PMA_CH_INT_PLL_0[196] := 1'b1;
        SC_PMA_CH_INT_PLL_0[195] := 1'b1;
    }

    if ( TXPCLK_PLL_0 --> TXPCLK_PLL_SELECTED_1 )
    {
        SC_PMA_CH_INT_PLL_1[237] := 1'b0;
        SC_PMA_CH_INT_PLL_1[236] := 1'b0;
    }

    if ( TXPCLK_PLL_1 --> TXPCLK_PLL_SELECTED_1 )
    {
        SC_PMA_CH_INT_PLL_1[237] := 1'b0;
        SC_PMA_CH_INT_PLL_1[236] := 1'b1;
    }

    if ( TXPCLK_PLL_2 --> TXPCLK_PLL_SELECTED_1 )
    {
        SC_PMA_CH_INT_PLL_1[237] := 1'b1;
        SC_PMA_CH_INT_PLL_1[236] := 1'b0;
    }

    if ( TXPCLK_PLL_3 --> TXPCLK_PLL_SELECTED_1 )
    {
        SC_PMA_CH_INT_PLL_1[237] := 1'b1;
        SC_PMA_CH_INT_PLL_1[236] := 1'b1;
    }

    if ( RATE_CHANGE_PLL_0 --> RATE_CHANGE_CH0 )
    {
        SC_PMA_CH_INT_PLL_1[238] := 1'b0;
    }

    if ( RATE_CHANGE_PLL_1 --> RATE_CHANGE_CH0 )
    {
        SC_PMA_CH_INT_PLL_1[238] := 1'b1;
    }

    if ( RATE_CHANGE_PLL_0 --> RATE_CHANGE_CH1 )
    {
        SC_PMA_CH_INT_PLL_1[239] := 1'b0;
    }

    if ( RATE_CHANGE_PLL_1 --> RATE_CHANGE_CH1 )
    {
        SC_PMA_CH_INT_PLL_1[239] := 1'b1;
    }

    if ( RATE_CHANGE_PLL_0 --> RATE_CHANGE_CH2 )
    {
        SC_PMA_CH_INT_PLL_1[240] := 1'b0;
    }

    if ( RATE_CHANGE_PLL_1 --> RATE_CHANGE_CH2 )
    {
        SC_PMA_CH_INT_PLL_1[240] := 1'b1;
    }

    if ( RATE_CHANGE_PLL_0 --> RATE_CHANGE_CH3 )
    {
        SC_PMA_CH_INT_PLL_1[241] := 1'b0;
    }

    if ( RATE_CHANGE_PLL_1 --> RATE_CHANGE_CH3 )
    {
        SC_PMA_CH_INT_PLL_1[241] := 1'b1;
    }

    if ( PLL_PD_O_0 --> PLL_PD_I_0 )
    {
        SC_PMA_CH_INT_PLL_1[252] := 1'b0;
    }

    if ( PLL_PD_O_1 --> PLL_PD_I_0 )
    {
        SC_PMA_CH_INT_PLL_1[252] := 1'b1;
    }

    if ( PLL_PD_O_0 --> PLL_PD_I_1 )
    {
        SC_PMA_CH_INT_PLL_1[253] := 1'b0;
    }

    if ( PLL_PD_O_1 --> PLL_PD_I_1 )
    {
        SC_PMA_CH_INT_PLL_1[253] := 1'b1;
    }

    if ( PLL_PD_O_0 --> PLL_PD_I_2 )
    {
        SC_PMA_CH_INT_PLL_1[254] := 1'b0;
    }

    if ( PLL_PD_O_1 --> PLL_PD_I_2 )
    {
        SC_PMA_CH_INT_PLL_1[254] := 1'b1;
    }

    if ( PLL_PD_O_0 --> PLL_PD_I_3 )
    {
        SC_PMA_CH_INT_PLL_1[255] := 1'b0;
    }

    if ( PLL_PD_O_1 --> PLL_PD_I_3 )
    {
        SC_PMA_CH_INT_PLL_1[255] := 1'b1;
    }

    if ( PLL_RST_O_0 --> PLL_RESET_I_0 )
    {
        SC_PMA_CH_INT_PLL_1[248] := 1'b0;
    }

    if ( PLL_RST_O_1 --> PLL_RESET_I_0 )
    {
        SC_PMA_CH_INT_PLL_1[248] := 1'b1;
    }

    if ( PLL_RST_O_0 --> PLL_RESET_I_1 )
    {
        SC_PMA_CH_INT_PLL_1[249] := 1'b0;
    }

    if ( PLL_RST_O_1 --> PLL_RESET_I_1 )
    {
        SC_PMA_CH_INT_PLL_1[249] := 1'b1;
    }

    if ( PLL_RST_O_0 --> PLL_RESET_I_2 )
    {
        SC_PMA_CH_INT_PLL_1[250] := 1'b0;
    }

    if ( PLL_RST_O_1 --> PLL_RESET_I_2 )
    {
        SC_PMA_CH_INT_PLL_1[250] := 1'b1;
    }

    if ( PLL_RST_O_0 --> PLL_RESET_I_3 )
    {
        SC_PMA_CH_INT_PLL_1[251] := 1'b0;
    }

    if ( PLL_RST_O_1 --> PLL_RESET_I_3 )
    {
        SC_PMA_CH_INT_PLL_1[251] := 1'b1;
    }

    if ( PMA_PLL_READY_O_0 --> PLL_LOCK_SEL_0 )
    {
        SC_PMA_CH_INT_PLL_0[217] := 1'b0;
    }

    if ( PMA_PLL_READY_O_1 --> PLL_LOCK_SEL_0 )
    {
        SC_PMA_CH_INT_PLL_0[217] := 1'b1;
    }

    if ( PMA_PLL_READY_O_0 --> PLL_LOCK_SEL_1 )
    {
        SC_PMA_CH_INT_PLL_0[218] := 1'b0;
    }

    if ( PMA_PLL_READY_O_1 --> PLL_LOCK_SEL_1 )
    {
        SC_PMA_CH_INT_PLL_0[218] := 1'b1;
    }

    if ( PMA_PLL_READY_O_0 --> PLL_LOCK_SEL_2 )
    {
        SC_PMA_CH_INT_PLL_0[219] := 1'b0;
    }

    if ( PMA_PLL_READY_O_1 --> PLL_LOCK_SEL_2 )
    {
        SC_PMA_CH_INT_PLL_0[219] := 1'b1;
    }

    if ( PMA_PLL_READY_O_0 --> PLL_LOCK_SEL_3 )
    {
        SC_PMA_CH_INT_PLL_0[220] := 1'b0;
    }

    if ( PMA_PLL_READY_O_1 --> PLL_LOCK_SEL_3 )
    {
        SC_PMA_CH_INT_PLL_0[220] := 1'b1;
    }

    if ( PLL_REFCLK_LANE_L_0 --> PLL_REFCLK_I_0 )
    {
        SC_PMA_CH_INT_PLL_0[205] := 1'b0;
    }

    if ( PLL_REFCLK_LANE_L_1 --> PLL_REFCLK_I_0 )
    {
        SC_PMA_CH_INT_PLL_0[205] := 1'b1;
    }

    if ( PLL_REFCLK_LANE_L_0 --> PLL_REFCLK_I_1 )
    {
        SC_PMA_CH_INT_PLL_0[206] := 1'b0;
    }

    if ( PLL_REFCLK_LANE_L_1 --> PLL_REFCLK_I_1 )
    {
        SC_PMA_CH_INT_PLL_0[206] := 1'b1;
    }

    if ( PLL_REFCLK_LANE_L_0 --> PLL_REFCLK_I_2 )
    {
        SC_PMA_CH_INT_PLL_0[207] := 1'b0;
    }

    if ( PLL_REFCLK_LANE_L_1 --> PLL_REFCLK_I_2 )
    {
        SC_PMA_CH_INT_PLL_0[207] := 1'b1;
    }

    if ( PLL_REFCLK_LANE_L_0 --> PLL_REFCLK_I_3 )
    {
        SC_PMA_CH_INT_PLL_0[208] := 1'b0;
    }

    if ( PLL_REFCLK_LANE_L_1 --> PLL_REFCLK_I_3 )
    {
        SC_PMA_CH_INT_PLL_0[208] := 1'b1;
    }
        
        if ( PAD_REFCLKP_0 --> REFCLK_CML_P_0 && PAD_REFCLKN_0 --> REFCLK_CML_N_0 )
    {
        if ( PAD_REFCLKP_0 --> REFCLK_CML_P_1 && PAD_REFCLKN_0 --> REFCLK_CML_N_1 )
        {
            SC_PMA_CH_INT_PLL_0[189] := 1'b0;
            SC_PMA_CH_INT_PLL_1[189] := 1'b0;
            SC_PMA_CH_INT_PLL_0[187] := 1'b1;
            SC_PMA_CH_INT_PLL_1[187] := 1'b0;
            SC_PMA_CH_INT_PLL_0[184] := 1'b0;
            SC_PMA_CH_INT_PLL_1[184] := 1'b1;
        }
        else if( PAD_REFCLKP_1 --> REFCLK_CML_P_1 && PAD_REFCLKN_1 --> REFCLK_CML_N_1 )
        {
            SC_PMA_CH_INT_PLL_0[189] := 1'b0;
            SC_PMA_CH_INT_PLL_1[189] := 1'b0;
            SC_PMA_CH_INT_PLL_0[187] := 1'b0;
            SC_PMA_CH_INT_PLL_1[187] := 1'b0;
            SC_PMA_CH_INT_PLL_0[184] := 1'b0;
            SC_PMA_CH_INT_PLL_1[184] := 1'b0;
        }
        else
        {
            SC_PMA_CH_INT_PLL_0[189] := 1'b0;
            SC_PMA_CH_INT_PLL_1[189] := 1'b1;
            SC_PMA_CH_INT_PLL_0[187] := 1'b0;
            SC_PMA_CH_INT_PLL_1[187] := 1'b0;
            SC_PMA_CH_INT_PLL_0[184] := 1'b0;
            SC_PMA_CH_INT_PLL_1[184] := 1'b0;
        }
    }
    
    if ( PAD_REFCLKP_1 --> REFCLK_CML_P_0 && PAD_REFCLKN_1 --> REFCLK_CML_N_0 )
    {
        if ( PAD_REFCLKP_1 --> REFCLK_CML_P_1 && PAD_REFCLKN_1 --> REFCLK_CML_N_1 )
        {
            SC_PMA_CH_INT_PLL_0[189] := 1'b0;
            SC_PMA_CH_INT_PLL_1[189] := 1'b0;
            SC_PMA_CH_INT_PLL_0[187] := 1'b0;
            SC_PMA_CH_INT_PLL_1[187] := 1'b1;
            SC_PMA_CH_INT_PLL_0[184] := 1'b1;
            SC_PMA_CH_INT_PLL_1[184] := 1'b0;
        }
        else if( PAD_REFCLKP_0 --> REFCLK_CML_P_1 && PAD_REFCLKN_0 --> REFCLK_CML_N_1 )
        {
            SC_PMA_CH_INT_PLL_0[189] := 1'b0;
            SC_PMA_CH_INT_PLL_1[189] := 1'b0;
            SC_PMA_CH_INT_PLL_0[187] := 1'b1;
            SC_PMA_CH_INT_PLL_1[187] := 1'b1;
            SC_PMA_CH_INT_PLL_0[184] := 1'b1;
            SC_PMA_CH_INT_PLL_1[184] := 1'b1;
        }
        else
        {
            SC_PMA_CH_INT_PLL_0[189] := 1'b0;
            SC_PMA_CH_INT_PLL_1[189] := 1'b0;
            SC_PMA_CH_INT_PLL_0[187] := 1'b0;
            SC_PMA_CH_INT_PLL_1[187] := 1'b1;
            SC_PMA_CH_INT_PLL_0[184] := 1'b1;
            SC_PMA_CH_INT_PLL_1[184] := 1'b1;
        }
    }
        
    /*if ( PAD_REFCLKP_0 --> REFCLK_CML_P_0 )
    {
        SC_PMA_CH_INT_PLL_0[184] := 1'b0;
        SC_PMA_CH_INT_PLL_0[189] := 1'b0;
    }

    if ( PAD_REFCLKP_1 --> REFCLK_CML_P_0 )
    {
        SC_PMA_CH_INT_PLL_0[184] := 1'b1;
        SC_PMA_CH_INT_PLL_1[189] := 1'b0;
        SC_PMA_CH_INT_PLL_1[187] := 1'b1;
    }

    if ( PAD_REFCLKN_0 --> REFCLK_CML_N_0 )
    {
        SC_PMA_CH_INT_PLL_0[184] := 1'b0;
        SC_PMA_CH_INT_PLL_0[189] := 1'b0;
    }

    if ( PAD_REFCLKN_1 --> REFCLK_CML_N_0 )
    {
        SC_PMA_CH_INT_PLL_0[184] := 1'b1;
        SC_PMA_CH_INT_PLL_1[189] := 1'b0;
        SC_PMA_CH_INT_PLL_1[187] := 1'b1;
    }

    if ( PAD_REFCLKP_1 --> REFCLK_CML_P_1 )
    {
        SC_PMA_CH_INT_PLL_1[184] := 1'b0;
        SC_PMA_CH_INT_PLL_1[189] := 1'b0;
    }

    if ( PAD_REFCLKP_0 --> REFCLK_CML_P_1 )
    {
        SC_PMA_CH_INT_PLL_1[184] := 1'b1;
        SC_PMA_CH_INT_PLL_0[187] := 1'b1;
        SC_PMA_CH_INT_PLL_0[189] := 1'b0;
    }

    if ( PAD_REFCLKN_1 --> REFCLK_CML_N_1 )
    {
        SC_PMA_CH_INT_PLL_1[184] := 1'b0;
        SC_PMA_CH_INT_PLL_1[189] := 1'b0;
    }

    if ( PAD_REFCLKN_0 --> REFCLK_CML_N_1 )
    {
        SC_PMA_CH_INT_PLL_1[184] := 1'b1;
        SC_PMA_CH_INT_PLL_1[187] := 1'b1;
        SC_PMA_CH_INT_PLL_0[189] := 1'b0;
    }*/

};

//grid device configure body end

