{"Source Block": ["hdl/library/common/up_delay_cntrl.v@129:145@HdlStmFor", "  assign up_rdata_s[2] = | up_drdata2_s;\n  assign up_rdata_s[1] = | up_drdata1_s;\n  assign up_rdata_s[0] = | up_drdata0_s;\n\n  generate\n  for (n = 0; n < IO_WIDTH; n = n + 1) begin: g_drd\n  assign up_drdata4_s[n] = (up_raddr[7:0] == n) ? up_drdata[((n*5)+4)] : 1'd0;\n  assign up_drdata3_s[n] = (up_raddr[7:0] == n) ? up_drdata[((n*5)+3)] : 1'd0;\n  assign up_drdata2_s[n] = (up_raddr[7:0] == n) ? up_drdata[((n*5)+2)] : 1'd0;\n  assign up_drdata1_s[n] = (up_raddr[7:0] == n) ? up_drdata[((n*5)+1)] : 1'd0;\n  assign up_drdata0_s[n] = (up_raddr[7:0] == n) ? up_drdata[((n*5)+0)] : 1'd0;\n  end\n  endgenerate\n\n  // processor interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[134, "  for (n = 0; n < IO_WIDTH; n = n + 1) begin: g_drd\n"]], "Add": [[134, "  for (n = 0; n < DATA_WIDTH; n = n + 1) begin: g_drd\n"]]}}