OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/a25_coprocessor/runs/second_trial_run/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/a25_coprocessor/runs/second_trial_run/tmp/merged_unpadded.lef
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /openLANE_flow/designs/a25_coprocessor/runs/second_trial_run/results/placement/a25_coprocessor.placement.def
Notice 0: Design: a25_coprocessor
Notice 0:     Created 163 pins.
Notice 0:     Created 1232 components and 7122 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 967 nets and 2714 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/a25_coprocessor/runs/second_trial_run/results/placement/a25_coprocessor.placement.def
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): i_clk
[INFO]: Running Clock Tree Synthesis...
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         318
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 313632
    Num keys in characterization LUT: 2039
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: i_clk
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "i_clk" found
 Initializing clock net for : "i_clk"
 Clock net "i_clk" has 171 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net i_clk...
    Tot. number of sinks: 171
    Sinks will be clustered in groups of 20 and a maximum diameter of 50 um
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(9925, 14900), (138655, 142860)]
 Normalized sink region: [(0.763462, 1.14615), (10.6658, 10.9892)]
    Width:  9.90231
    Height: 9.84308
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 86
    Sub-region size: 4.95115 X 9.84308
    Segment length (rounded): 2
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: 0
 Level 2
    Direction: Vertical
    # sinks per sub-region: 43
    Sub-region size: 4.95115 X 4.92154
    Segment length (rounded): 2
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: 0
 [WARNING] Creating fake entries in the LUT.
 Level 3
    Direction: Horizontal
    # sinks per sub-region: 22
    Sub-region size: 2.47558 X 4.92154
    Segment length (rounded): 1
    Key: 313865 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Level 4
    Direction: Vertical
    # sinks per sub-region: 11
    Sub-region size: 2.47558 X 2.46077
    Segment length (rounded): 1
    Key: 313873 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 171
 Clock topology of net "i_clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 19898.1 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "i_clk" to DB
    Created 25 clock buffers.
    Minimum number of buffers in the clock path: 3.
    Maximum number of buffers in the clock path: 3.
    Created 25 clock nets.
    Fanout distribution for the current clock = 8:4, 10:3, 11:4, 12:2, 13:1, 14:2.
    Max level of the clock tree: 4.
 ... End of TritonCTS execution.
[INFO]: Repairing long wires on clock nets...
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances          1257
multi row instances         0
fixed instances           360
nets                      994
design area           18580.3 u^2
fixed area              700.7 u^2
movable area           8127.8 u^2
utilization                45 %
utilization padded         52 %
rows                       50
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      143.8 u
average displacement      0.1 u
max displacement         10.0 u
original HPWL         30286.9 u
legalized HPWL        30832.0 u
delta HPWL                  2 %

[INFO DPL-0020] Mirrored 367 instances
[INFO DPL-0021] HPWL before           30832.0 u
[INFO DPL-0022] HPWL after            30291.7 u
[INFO DPL-0023] HPWL delta               -1.8 %
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
No paths found.
Startpoint: _1051_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: _1051_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock i_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _1051_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.18    0.18 ^ _1051_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           fault_status[3] (net)
                  0.04    0.00    0.18 ^ _1003_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.03    0.07    0.25 ^ _1003_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _0003_ (net)
                  0.03    0.00    0.25 ^ _1051_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock i_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _1051_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: i_copro_crn[3] (input port clocked by i_clk)
Endpoint: o_cache_flush (output port clocked by i_clk)
Path Group: i_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock i_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
                  0.00    0.00    4.00 v i_copro_crn[3] (in)
     1    0.00                           i_copro_crn[3] (net)
                  0.00    0.00    4.00 v input8/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.13    4.14 v input8/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net8 (net)
                  0.09    0.00    4.14 v _0520_/A (sky130_fd_sc_hd__or2_2)
                  0.08    0.34    4.48 v _0520_/X (sky130_fd_sc_hd__or2_2)
     4    0.01                           _0184_ (net)
                  0.08    0.00    4.48 v _0944_/D (sky130_fd_sc_hd__or4_4)
                  0.10    0.45    4.93 v _0944_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _0481_ (net)
                  0.10    0.00    4.93 v _1007_/C (sky130_fd_sc_hd__nor3_4)
                  0.17    0.16    5.10 ^ _1007_/Y (sky130_fd_sc_hd__nor3_4)
     1    0.01                           net96 (net)
                  0.17    0.00    5.10 ^ output96/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19    5.29 ^ output96/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           o_cache_flush (net)
                  0.11    0.00    5.29 ^ o_cache_flush (out)
                                  5.29   data arrival time

                  0.00   20.00   20.00   clock i_clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -5.29   data arrival time
-----------------------------------------------------------------------------
                                 10.71   slack (MET)


No paths found.
wns 0.00
tns 0.00
Clock i_clk
Latency      CRPR       Skew
_1108_/CLK ^
   0.91
_1204_/CLK ^
   0.38      0.00       0.53

