device {
	name = "ATtiny26"
	prog_size = 0x0800
	eeprom_size = 0x0080
	ram_size = 0x0080
	ram_start = 0x0060
}

interrupts {
	RESET = 0x00            ; External Reset, Power-on Reset and Watchdog Reset
	INT0 = 0x01             ; External Interrupt 0
	IO_PINS = 0x02          ; External Interrupt Request 0
	TIMER1_CMPA = 0x03      ; Timer/Counter1 Compare Match 1A
	TIMER1_CMPB = 0x04      ; Timer/Counter1 Compare Match 1B
	TIMER1_OVF1 = 0x05      ; Timer/Counter1 Overflow
	TIMER0_OVF0 = 0x06      ; Timer/Counter0 Overflow
	USI_STRT = 0x07         ; USI Start
	USI_OVF = 0x08          ; USI Overflow
	EE_RDY = 0x09           ; EEPROM Ready
	ANA_COMP = 0x0a         ; Analog Comparator
	ADC = 0x0b              ; ADC Conversion Complete
}

registers {
	ADC(0x04, 0x05)         ; ADC Data Register  Bytes
	ADCSR(0x06) {           ; The ADC Control and Status register
		ADPS0 = 0               ; ADC  Prescaler Select Bits bit 0
		ADPS1 = 1               ; ADC  Prescaler Select Bits bit 1
		ADPS2 = 2               ; ADC  Prescaler Select Bits bit 2
		ADIE = 3                ; ADC Interrupt Enable
		ADIF = 4                ; ADC Interrupt Flag
		ADFR = 5                ; ADC  Free Running Select
		ADSC = 6                ; ADC Start Conversion
		ADEN = 7                ; ADC Enable
	}
	ADMUX(0x07) {           ; The ADC multiplexer Selection Register
		MUX0 = 0                ; Analog Channel and Gain Selection Bits bit 0
		MUX1 = 1                ; Analog Channel and Gain Selection Bits bit 1
		MUX2 = 2                ; Analog Channel and Gain Selection Bits bit 2
		MUX3 = 3                ; Analog Channel and Gain Selection Bits bit 3
		MUX4 = 4                ; Analog Channel and Gain Selection Bits bit 4
		ADLAR = 5               ; Left Adjust Result
		REFS0 = 6               ; Reference Selection Bits bit 0
		REFS1 = 7               ; Reference Selection Bits bit 1
	}
	ACSR(0x08) {            ; Analog Comparator Control And Status Register
		ACIS0 = 0               ; Analog Comparator Interrupt Mode Select bits bit 0
		ACIS1 = 1               ; Analog Comparator Interrupt Mode Select bits bit 1
		ACME = 2                ; Analog Comparator Multiplexer Enable
		ACIE = 3                ; Analog Comparator Interrupt Enable
		ACI = 4                 ; Analog Comparator Interrupt Flag
		ACO = 5                 ; Analog Compare Output
		ACBG = 6                ; Analog Comparator Bandgap Select
		ACD = 7                 ; Analog Comparator Disable
	}
	USICR(0x0d) {           ; USI Control Register
		USITC = 0               ; Toggle Clock Port Pin
		USICLK = 1              ; Clock Strobe
		USICS0 = 2              ; USI Clock Source Select Bits bit 0
		USICS1 = 3              ; USI Clock Source Select Bits bit 1
		USIWM0 = 4              ; USI Wire Mode Bits bit 0
		USIWM1 = 5              ; USI Wire Mode Bits bit 1
		USIOIE = 6              ; Counter Overflow Interrupt Enable
		USISIE = 7              ; Start Condition Interrupt Enable
	}
	USISR(0x0e) {           ; USI Status Register
		USICNT0 = 0             ; USI Counter Value Bits bit 0
		USICNT1 = 1             ; USI Counter Value Bits bit 1
		USICNT2 = 2             ; USI Counter Value Bits bit 2
		USICNT3 = 3             ; USI Counter Value Bits bit 3
		USIDC = 4               ; Data Output Collision
		USIPF = 5               ; Stop Condition Flag
		USIOIF = 6              ; Counter Overflow Interrupt Flag
		USISIF = 7              ; Start Condition Interrupt Flag
	}
	USIDR(0x0f)             ; USI Data Register
	PINB(0x16)              ; Port B Input Pins
	DDRB(0x17)              ; Port B Data Direction Register
	PORTB(0x18)             ; Port B Data Register
	PINA(0x19)              ; Port A Input Pins
	DDRA(0x1a)              ; Port A Data Direction Register
	PORTA(0x1b)             ; Port A Data Register
	EECR(0x1c) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEWE = 1                ; EEPROM Write Enable
		EEMWE = 2               ; EEPROM Master Write Enable
		EERIE = 3               ; EEProm Ready Interrupt Enable
	}
	EEDR(0x1d)              ; EEPROM Data Register
	EEAR(0x1e)              ; EEPROM Read/Write Access
	WDTCR(0x21) {           ; Watchdog Timer Control Register
		WDP0 = 0                ; Watch Dog Timer Prescaler bits bit 0
		WDP1 = 1                ; Watch Dog Timer Prescaler bits bit 1
		WDP2 = 2                ; Watch Dog Timer Prescaler bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
	}
	PLLCSR(0x29) {          ; PLL Control and Status Register
		PLOCK = 0               ; PLL Lock Detector
		PLLE = 1                ; PLL Enable
		PCKE = 2                ; PCK Enable
	}
	OCR1C(0x2b)             ; Output Compare Register
	OCR1B(0x2c)             ; Output Compare Register
	OCR1A(0x2d)             ; Output Compare Register
	TCNT1(0x2e)             ; Timer/Counter Register
	TCCR1B(0x2f) {          ; Timer/Counter Control Register B
		CS10 = 0                ; Clock Select Bits bit 0
		CS11 = 1                ; Clock Select Bits bit 1
		CS12 = 2                ; Clock Select Bits bit 2
		CS13 = 3                ; Clock Select Bits bit 3
		PSR1 = 6                ; Prescaler Reset Timer/Counter1
		CTC1 = 7                ; Clear Timer/Counter on Compare Match
	}
	TCCR1A(0x30) {          ; Timer/Counter Control Register A
		PWM1B = 0               ; Pulse Width Modulator B Enable
		PWM1A = 1               ; Pulse Width Modulator A Enable
		FOC1B = 2               ; Force Output Compare Match 1B
		FOC1A = 3               ; Force Output Compare Match 1A
		COM1B0 = 4              ; Comparator B Output Mode Bits bit 0
		COM1B1 = 5              ; Comparator B Output Mode Bits bit 1
		COM1A0 = 6              ; Comparator A Output Mode Bits bit 0
		COM1A1 = 7              ; Comparator A Output Mode Bits bit 1
	}
	OSCCAL(0x31) {          ; Status Register
		OSCCAL0 = 0             ; Oscillator Calibration  bit 0
		OSCCAL1 = 1             ; Oscillator Calibration  bit 1
		OSCCAL2 = 2             ; Oscillator Calibration  bit 2
		OSCCAL3 = 3             ; Oscillator Calibration  bit 3
		OSCCAL4 = 4             ; Oscillator Calibration  bit 4
		OSCCAL5 = 5             ; Oscillator Calibration  bit 5
		OSCCAL6 = 6             ; Oscillator Calibration  bit 6
		OSCCAL7 = 7             ; Oscillator Calibration  bit 7
	}
	TCNT0(0x32)             ; Timer Counter 0
	TCCR0(0x33) {           ; Timer/Counter0 Control Register
		CS00 = 0                ; Clock Select0 bits bit 0
		CS01 = 1                ; Clock Select0 bits bit 1
		CS02 = 2                ; Clock Select0 bits bit 2
		PSR0 = 3                ; Prescaler Reset Timer/Counter0
	}
	MCUSR(0x34) {           ; MCU Status register
		PORF = 0                ; Power-On Reset Flag
		EXTRF = 1               ; External Reset Flag
		BORF = 2                ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		ISC00 = 0               ; Interrupt Sense Control 0 bits bit 0
		ISC01 = 1               ; Interrupt Sense Control 0 bits bit 1
		SM0 = 3                 ; Sleep Mode Select Bits bit 0
		SM1 = 4                 ; Sleep Mode Select Bits bit 1
		SE = 5                  ; Sleep Enable
		PUD = 6                 ; Pull-up Disable
	}
	TIFR(0x38) {            ; Timer/Counter Interrupt Flag register
		TOV0 = 1                ; Timer/Counter0 Overflow Flag
		TOV1 = 2                ; Timer/Counter1 Overflow Flag
		OCF1B = 5               ; Timer/Counter1 Output Compare Flag 1B
		OCF1A = 6               ; Timer/Counter1 Output Compare Flag 1A
	}
	TIMSK(0x39) {           ; Timer/Counter Interrupt Mask Register
		TOIE0 = 1               ; Timer/Counter0 Overflow Interrupt Enable
		TOIE1 = 2               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE1B = 5              ; Timer/Counter1 Output Compare Interrupt Enable
		OCIE1A = 6              ; Timer/Counter1 Output Compare Interrupt Enable
	}
	GIFR(0x3a) {            ; General Interrupt Flag register
		PCIF = 5                ; Pin Change Interrupt Flag
		INTF0 = 6               ; External Interrupt Flag 0
	}
	GIMSK(0x3b) {           ; General Interrupt Mask Register
		PCIE0 = 4               ; Pin Change Interrupt Enables bit 0
		PCIE1 = 5               ; Pin Change Interrupt Enables bit 1
		INT0 = 6                ; External Interrupt Request 0 Enable
	}
	SP(0x3d)                ; Stack Pointer
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
}

