
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim/rtl/prim_sram_arbiter.sv Cov: 79% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// N:1 SRAM arbiter</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Parameter</pre>
<pre style="margin:0; padding:0 ">//  N:  Number of requst port</pre>
<pre style="margin:0; padding:0 ">//  DW: Data width (SECDED is not included)</pre>
<pre style="margin:0; padding:0 ">//  Aw: Address width</pre>
<pre style="margin:0; padding:0 ">//  ArbiterImpl: can be either PPC or BINTREE.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module prim_sram_arbiter #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int N  = 4,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int SramDw = 32,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int SramAw = 12,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ArbiterImpl = "PPC"</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [     N-1:0] req,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [SramAw-1:0] req_addr   [N],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                     req_write  [N],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [SramDw-1:0] req_wdata  [N],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [     N-1:0] gnt,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [     N-1:0] rsp_rvalid,      // Pulse</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [SramDw-1:0] rsp_rdata  [N],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [       1:0] rsp_error  [N],</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // SRAM Interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic              sram_req,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [SramAw-1:0] sram_addr,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic              sram_write,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [SramDw-1:0] sram_wdata,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                     sram_rvalid,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [SramDw-1:0] sram_rdata,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [1:0]        sram_rerror</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic write;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [SramAw-1:0] addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [SramDw-1:0] wdata;</pre>
<pre id="id46" style="background-color: #FFB6C1; margin:0; padding:0 ">  } req_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int ARB_DW = $bits(req_t);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  req_t req_packed [N];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  for (genvar i = 0 ; i < N ; i++) begin : gen_reqs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign req_packed[i] = {req_write[i], req_addr[i], req_wdata[i]};</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  req_t sram_packed;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign sram_write = sram_packed.write;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign sram_addr  = sram_packed.addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign sram_wdata = sram_packed.wdata;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  if (ArbiterImpl == "PPC") begin : gen_arb_ppc</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    prim_arbiter_ppc #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .N (N),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .DW(ARB_DW)</pre>
<pre id="id65" style="background-color: #FFB6C1; margin:0; padding:0 ">    ) u_reqarb (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .req_i   ( req         ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .data_i  ( req_packed  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .gnt_o   ( gnt         ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .idx_o   (             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .valid_o ( sram_req    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .data_o  ( sram_packed ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .ready_i ( 1'b1        )</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre id="id76" style="background-color: #FFB6C1; margin:0; padding:0 ">  end else if (ArbiterImpl == "BINTREE") begin : gen_tree_arb</pre>
<pre id="id77" style="background-color: #FFB6C1; margin:0; padding:0 ">    prim_arbiter_arb #(</pre>
<pre id="id78" style="background-color: #FFB6C1; margin:0; padding:0 ">      .N (N),</pre>
<pre id="id79" style="background-color: #FFB6C1; margin:0; padding:0 ">      .DW(ARB_DW)</pre>
<pre id="id80" style="background-color: #FFB6C1; margin:0; padding:0 ">    ) u_reqarb (</pre>
<pre id="id81" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clk_i,</pre>
<pre id="id82" style="background-color: #FFB6C1; margin:0; padding:0 ">      .rst_ni,</pre>
<pre id="id83" style="background-color: #FFB6C1; margin:0; padding:0 ">      .req_i   ( req         ),</pre>
<pre id="id84" style="background-color: #FFB6C1; margin:0; padding:0 ">      .data_i  ( req_packed  ),</pre>
<pre id="id85" style="background-color: #FFB6C1; margin:0; padding:0 ">      .gnt_o   ( gnt         ),</pre>
<pre id="id86" style="background-color: #FFB6C1; margin:0; padding:0 ">      .idx_o   (             ),</pre>
<pre id="id87" style="background-color: #FFB6C1; margin:0; padding:0 ">      .valid_o ( sram_req    ),</pre>
<pre id="id88" style="background-color: #FFB6C1; margin:0; padding:0 ">      .data_o  ( sram_packed ),</pre>
<pre id="id89" style="background-color: #FFB6C1; margin:0; padding:0 ">      .ready_i ( 1'b1        )</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="margin:0; padding:0 ">  end else begin : gen_unknown</pre>
<pre id="id92" style="background-color: #FFB6C1; margin:0; padding:0 ">    `ASSERT_INIT(UnknownArbImpl_A, 0)</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  logic [N-1:0] steer;    // Steering sram_rvalid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic sram_ack;         // Ack for rvalid. |sram_rvalid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign sram_ack = sram_rvalid & (|steer);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Request FIFO</pre>
<pre style="margin:0; padding:0 ">  prim_fifo_sync #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Width    (N),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Pass     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Depth    (4)        // Assume at most 4 pipelined</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ) u_req_fifo (</pre>
<pre id="id107" style="background-color: #FFB6C1; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clr_i    (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wvalid   (sram_req && !sram_write),  // Push only for read</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wready   (),     // TODO: Generate Error</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wdata    (gnt),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .depth    (),     // Not used</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rvalid   (),     // TODO; Generate error if sram_rvalid but rvalid==0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rready   (sram_ack),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rdata    (steer)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign rsp_rvalid = steer & {N{sram_rvalid}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  for (genvar i = 0 ; i < N ; i++) begin : gen_rsp</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign rsp_rdata[i] = sram_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign rsp_error[i] = sram_rerror; // No SECDED yet</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
