

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Sun Dec 24 00:40:11 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4951809|  4951809|  59.600 ms|  59.600 ms|  4951809|  4951809|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- conv2d1_conv2d1_2_conv2d1_3     |  4951808|  4951808|        46|          -|          -|  107648|        no|
        | + conv2d1_4_conv2d1_5_conv2d1_6  |       41|       41|        10|          4|          1|       9|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    691|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     60|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    225|    -|
|Register         |        -|    -|     349|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     349|   1008|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_6ns_7ns_12_1_1_U7  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    |mul_6ns_7ns_12_1_1_U8  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  60|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_2_bias_U     |conv2d_2_layer_2_bias     |        1|  0|   0|    0|    32|   32|     1|         1024|
    |layer_2_weights_U  |conv2d_2_layer_2_weights  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                          |        2|  0|   0|    0|   320|   64|     2|        10240|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_867_p2               |         +|   0|  0|  24|          17|          17|
    |add_ln66_1_fu_355_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln66_fu_299_p2                |         +|   0|  0|  24|          17|           1|
    |add_ln69_1_fu_876_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln69_fu_411_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln72_fu_871_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln77_fu_850_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln80_1_fu_844_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln80_fu_772_p2                |         +|   0|  0|   7|          12|          12|
    |add_ln87_1_fu_799_p2              |         +|   0|  0|   7|          12|          12|
    |add_ln87_fu_789_p2                |         +|   0|  0|   9|           2|           2|
    |add_ln91_fu_834_p2                |         +|   0|  0|  16|           9|           9|
    |add_ln92_1_fu_814_p2              |         +|   0|  0|   7|           4|           4|
    |add_ln92_2_fu_820_p2              |         +|   0|  0|   7|           4|           4|
    |add_ln92_fu_856_p2                |         +|   0|  0|  10|           3|           1|
    |empty_57_fu_531_p2                |         +|   0|  0|  13|           6|           6|
    |indvars_iv_next37_dup_fu_673_p2   |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_fu_536_p2       |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_mid1_fu_702_p2  |         +|   0|  0|  10|           3|           2|
    |mul4811_fu_329_p2                 |         +|   0|  0|  19|          12|          12|
    |mul4811_mid171_fu_379_p2          |         +|   0|  0|  19|          12|           7|
    |mul4811_mid1_fu_453_p2            |         +|   0|  0|  19|          12|          12|
    |p_mid116_fu_496_p2                |         +|   0|  0|  13|           6|           2|
    |p_mid1_fu_697_p2                  |         +|   0|  0|  13|           6|           6|
    |tmp_fu_319_p2                     |         +|   0|  0|  14|           7|           7|
    |tmp_mid1_fu_443_p2                |         +|   0|  0|  14|           7|           7|
    |empty_58_fu_566_p2                |         -|   0|  0|  19|          12|          12|
    |p_mid132_fu_521_p2                |         -|   0|  0|  19|          12|          12|
    |p_mid13_fu_732_p2                 |         -|   0|  0|  19|          12|          12|
    |sub_ln91_1_fu_750_p2              |         -|   0|  0|  12|           4|           4|
    |sub_ln91_fu_584_p2                |         -|   0|  0|  12|           4|           4|
    |and_ln49_fu_925_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln66_fu_397_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_667_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_4_fu_913_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_907_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln66_fu_335_p2               |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln69_fu_341_p2               |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln72_fu_391_p2               |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln77_fu_590_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln80_fu_596_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln83_fu_661_p2               |      icmp|   0|  0|   8|           3|           2|
    |empty_64_fu_417_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_919_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln80_fu_679_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_65_fu_467_p3                |    select|   0|  0|  12|           1|          12|
    |ii_cast6_mid2_fu_431_p3           |    select|   0|  0|   6|           1|           6|
    |iii_mid2_fu_423_p3                |    select|   0|  0|   6|           1|           1|
    |output_r_d0                       |    select|   0|  0|  32|           1|           1|
    |select_ln66_1_fu_371_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln66_2_fu_403_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln66_3_fu_459_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln66_fu_347_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln69_fu_882_p3             |    select|   0|  0|  12|           1|           1|
    |select_ln77_1_fu_616_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln77_2_fu_628_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln77_3_fu_640_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln77_4_fu_648_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln77_fu_602_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln80_1_fu_756_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln80_2_fu_764_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln80_3_fu_777_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln80_4_fu_861_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln80_fu_685_p3             |    select|   0|  0|   3|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln66_fu_385_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_655_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln92_fu_610_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 691|         347|         328|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |add4115_reg_272                            |   9|          2|   32|         64|
    |ap_NS_fsm                                  |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_add4115_phi_fu_275_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten42_phi_fu_220_p4  |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_243_p4    |   9|          2|    4|          8|
    |ap_phi_mux_iv_phi_fu_232_p4                |   9|          2|    1|          2|
    |ap_phi_mux_v_phi_fu_254_p4                 |   9|          2|    3|          6|
    |ap_phi_mux_vi_phi_fu_265_p4                |   9|          2|    3|          6|
    |i_reg_171                                  |   9|          2|    6|         12|
    |ii_reg_194                                 |   9|          2|    6|         12|
    |iii_reg_205                                |   9|          2|    6|         12|
    |indvar_flatten42_reg_216                   |   9|          2|    4|          8|
    |indvar_flatten50_reg_182                   |   9|          2|   12|         24|
    |indvar_flatten79_reg_160                   |   9|          2|   17|         34|
    |indvar_flatten_reg_239                     |   9|          2|    4|          8|
    |iv_reg_228                                 |   9|          2|    1|          2|
    |v_reg_250                                  |   9|          2|    3|          6|
    |vi_reg_261                                 |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 225|         48|  144|        296|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add4115_reg_272             |  32|   0|   32|          0|
    |add52_mid2_reg_993          |  12|   0|   17|          5|
    |add_ln102_reg_1092          |  17|   0|   17|          0|
    |add_ln66_reg_944            |  17|   0|   17|          0|
    |add_ln72_reg_1097           |   6|   0|    6|          0|
    |add_ln77_reg_1067           |   4|   0|    4|          0|
    |add_ln80_1_reg_1052         |   4|   0|    4|          0|
    |add_ln92_reg_1072           |   3|   0|    3|          0|
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |empty_65_reg_978            |  12|   0|   12|          0|
    |i_reg_171                   |   6|   0|    6|          0|
    |icmp_ln69_reg_952           |   1|   0|    1|          0|
    |icmp_ln77_reg_1018          |   1|   0|    1|          0|
    |icmp_ln80_reg_1022          |   1|   0|    1|          0|
    |ii_cast6_mid2_cast_reg_988  |   6|   0|   12|          6|
    |ii_cast6_mid2_reg_972       |   6|   0|    6|          0|
    |ii_reg_194                  |   6|   0|    6|          0|
    |iii_mid2_reg_965            |   6|   0|    6|          0|
    |iii_reg_205                 |   6|   0|    6|          0|
    |indvar_flatten42_reg_216    |   4|   0|    4|          0|
    |indvar_flatten50_reg_182    |  12|   0|   12|          0|
    |indvar_flatten79_reg_160    |  17|   0|   17|          0|
    |indvar_flatten_reg_239      |   4|   0|    4|          0|
    |iv_reg_228                  |   1|   0|    1|          0|
    |mul_reg_1082                |  32|   0|   32|          0|
    |p_mid132_reg_1013           |  10|   0|   12|          2|
    |select_ln66_2_reg_957       |   6|   0|    6|          0|
    |select_ln69_reg_1102        |  12|   0|   12|          0|
    |select_ln77_1_reg_1027      |   1|   0|    1|          0|
    |select_ln80_3_reg_1037      |   3|   0|    3|          0|
    |select_ln80_4_reg_1077      |   4|   0|    4|          0|
    |select_ln80_reg_1032        |   3|   0|    3|          0|
    |v_reg_250                   |   3|   0|    3|          0|
    |vi_reg_261                  |   3|   0|    3|          0|
    |zext_ln72_1_reg_998         |   6|   0|    9|          3|
    |zext_ln72_2_reg_1003        |   6|   0|   17|         11|
    |icmp_ln77_reg_1018          |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 349|  32|  313|         27|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_852_p_din0     |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_852_p_din1     |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_852_p_opcode   |  out|    2|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_852_p_dout0    |   in|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_852_p_ce       |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_856_p_din0     |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_856_p_din1     |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_856_p_dout0    |   in|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_856_p_ce       |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_1954_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_1954_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_1954_p_opcode  |  out|    5|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_1954_p_dout0   |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_1954_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|input_r_address0      |  out|   12|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|   17|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

