// Seed: 4199914100
module module_0;
  wire id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output logic id_2,
    input  tri0  id_3,
    input  wand  id_4
);
  always_comb id_2 <= id_0;
  wire id_6;
  reg  id_7;
  module_0 modCall_1 ();
  final begin : LABEL_0
    id_1 <= id_7;
    id_7 <= 1'b0;
    $display;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
