$date
  Thu Nov 21 17:01:43 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module porta_xor2b_tb $end
$var reg 1 ! x $end
$var reg 1 " y $end
$var reg 1 # z $end
$scope module dut $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & z $end
$var reg 4 ' s[3:0] $end
$scope module u1 $end
$var reg 1 ( x $end
$var reg 1 ) y $end
$upscope $end
$scope module u2 $end
$var reg 1 * x $end
$var reg 1 + y $end
$upscope $end
$scope module u3 $end
$var reg 1 , x $end
$var reg 1 - y $end
$var reg 1 . z $end
$upscope $end
$scope module u4 $end
$var reg 1 / x $end
$var reg 1 0 y $end
$var reg 1 1 z $end
$upscope $end
$scope module u5 $end
$var reg 1 2 x $end
$var reg 1 3 y $end
$var reg 1 4 z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
b0011 '
0(
1)
0*
1+
0,
1-
0.
1/
00
01
02
03
04
#10000000
1"
1#
1%
1&
b1010 '
1(
0)
0-
10
11
13
14
#20000000
1!
0"
1#
1$
0%
1&
b0101 '
0(
1)
1*
0+
1,
1-
1.
0/
00
01
12
03
14
#30000000
1"
0#
1%
0&
b0000 '
1(
0)
0-
0.
10
02
04
#40000000
