09:20:53 INFO  : Registering command handlers for SDK TCF services
09:20:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\temp_xsdb_launch_script.tcl
09:20:57 INFO  : XSCT server has started successfully.
09:20:57 INFO  : Successfully done setting XSCT server connection channel  
09:20:57 INFO  : Successfully done setting SDK workspace  
09:20:57 INFO  : Processing command line option -hwspec C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper.hdf.
09:20:57 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
10:30:27 INFO  : Refreshed build settings on project golden
10:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:22 INFO  : Jtag cable 'Digilent Arty A7-100T 210319A92B5BA' is selected.
10:33:22 INFO  : 'jtag frequency' command is executed.
10:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0' command is executed.
10:33:25 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:33:25 INFO  : Context for processor 'microblaze_0' is selected.
10:33:25 INFO  : Processor reset is completed for 'microblaze_0'.
10:33:25 INFO  : Context for processor 'microblaze_0' is selected.
10:33:25 INFO  : The application 'C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/golden/Debug/golden.elf' is downloaded to processor 'microblaze_0'.
10:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0
fpga -file C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
dow C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/golden/Debug/golden.elf
----------------End of Script----------------

10:33:25 INFO  : Memory regions updated for context MicroBlaze #0
10:33:25 INFO  : Memory regions updated for context MicroBlaze #0
10:33:25 INFO  : Context for processor 'microblaze_0' is selected.
10:33:25 INFO  : 'con' command is executed.
10:33:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
con
----------------End of Script----------------

10:33:25 INFO  : Launch script is exported to file 'C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:38:38 INFO  : Disconnected from the channel tcfchan#1.
10:57:58 INFO  : Registering command handlers for SDK TCF services
10:57:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\temp_xsdb_launch_script.tcl
10:58:03 INFO  : XSCT server has started successfully.
10:58:05 INFO  : Successfully done setting XSCT server connection channel  
10:58:05 INFO  : Processing command line option -hwspec C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper.hdf.
10:58:05 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
10:58:05 INFO  : Successfully done setting SDK workspace  
10:58:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:04 INFO  : Jtag cable 'Digilent Arty A7-100T 210319A92B5BA' is selected.
11:02:04 INFO  : 'jtag frequency' command is executed.
11:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0' command is executed.
11:02:07 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:02:07 INFO  : Context for processor 'microblaze_0' is selected.
11:02:07 INFO  : Processor reset is completed for 'microblaze_0'.
11:02:07 INFO  : Context for processor 'microblaze_0' is selected.
11:02:07 INFO  : The application 'C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/golden/Debug/golden.elf' is downloaded to processor 'microblaze_0'.
11:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0
fpga -file C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
dow C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/golden/Debug/golden.elf
----------------End of Script----------------

11:02:07 INFO  : Memory regions updated for context MicroBlaze #0
11:02:07 INFO  : Memory regions updated for context MicroBlaze #0
11:02:07 INFO  : Context for processor 'microblaze_0' is selected.
11:02:07 INFO  : 'con' command is executed.
11:02:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
con
----------------End of Script----------------

11:02:07 INFO  : Launch script is exported to file 'C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
11:02:24 INFO  : Disconnected from the channel tcfchan#1.
11:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:26 INFO  : Jtag cable 'Digilent Arty A7-100T 210319A92B5BA' is selected.
11:02:26 INFO  : 'jtag frequency' command is executed.
11:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0' command is executed.
11:02:28 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:02:28 INFO  : Context for processor 'microblaze_0' is selected.
11:02:28 INFO  : Processor reset is completed for 'microblaze_0'.
11:02:28 INFO  : Context for processor 'microblaze_0' is selected.
11:02:28 INFO  : The application 'C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/golden/Debug/golden.elf' is downloaded to processor 'microblaze_0'.
11:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0
fpga -file C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
dow C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/golden/Debug/golden.elf
----------------End of Script----------------

11:02:28 INFO  : Memory regions updated for context MicroBlaze #0
11:02:28 INFO  : Memory regions updated for context MicroBlaze #0
11:02:28 INFO  : Context for processor 'microblaze_0' is selected.
11:02:28 INFO  : 'con' command is executed.
11:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
con
----------------End of Script----------------

11:02:28 INFO  : Launch script is exported to file 'C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
11:04:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0' command is executed.
11:04:40 ERROR : couldn't open "C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/download.bit": no such file or directory
11:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0' command is executed.
11:05:02 ERROR : couldn't open "C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/download.bit": no such file or directory
11:05:47 INFO  : Inferring section assignments and sizes from elf file: C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\golden\Debug\golden.elf
11:06:05 INFO  : Successfully generated C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\golden\src\lscript.ld.
11:06:05 INFO  : Applying linker script to all configurations of project golden.
11:06:05 INFO  : Setting rebuild state to true for all configurations of project golden.
11:15:57 INFO  : Inferring section assignments and sizes from elf file: C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\update\Debug\update.elf
11:16:09 INFO  : Successfully generated C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\update\src\lscript.ld.
11:16:09 INFO  : Applying linker script to all configurations of project update.
11:16:09 INFO  : Setting rebuild state to true for all configurations of project update.
11:17:11 INFO  : Disconnected from the channel tcfchan#2.
11:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:12 INFO  : Jtag cable 'Digilent Arty A7-100T 210319A92B5BA' is selected.
11:17:12 INFO  : 'jtag frequency' command is executed.
11:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0' command is executed.
11:17:15 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:17:15 INFO  : Context for processor 'microblaze_0' is selected.
11:17:15 INFO  : Processor reset is completed for 'microblaze_0'.
11:17:15 INFO  : Context for processor 'microblaze_0' is selected.
11:17:15 INFO  : The application 'C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/update/Debug/update.elf' is downloaded to processor 'microblaze_0'.
11:17:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0
fpga -file C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
dow C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/update/Debug/update.elf
----------------End of Script----------------

11:17:15 INFO  : Memory regions updated for context MicroBlaze #0
11:17:15 INFO  : Memory regions updated for context MicroBlaze #0
11:17:15 INFO  : Context for processor 'microblaze_0' is selected.
11:17:15 INFO  : 'con' command is executed.
11:17:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
con
----------------End of Script----------------

11:17:15 INFO  : Launch script is exported to file 'C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_update.elf_on_local.tcl'
11:19:59 INFO  : Disconnected from the channel tcfchan#3.
11:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:00 INFO  : Jtag cable 'Digilent Arty A7-100T 210319A92B5BA' is selected.
11:20:00 INFO  : 'jtag frequency' command is executed.
11:20:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0' command is executed.
11:20:03 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:20:03 INFO  : Context for processor 'microblaze_0' is selected.
11:20:03 INFO  : Processor reset is completed for 'microblaze_0'.
11:20:03 INFO  : Context for processor 'microblaze_0' is selected.
11:20:03 INFO  : The application 'C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/update/Debug/update.elf' is downloaded to processor 'microblaze_0'.
11:20:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA" && level==0} -index 0
fpga -file C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
dow C:/hdl_projects/fpga_multiboot/fpga_multiboot.sdk/update/Debug/update.elf
----------------End of Script----------------

11:20:03 INFO  : Memory regions updated for context MicroBlaze #0
11:20:03 INFO  : Memory regions updated for context MicroBlaze #0
11:20:03 INFO  : Context for processor 'microblaze_0' is selected.
11:20:03 INFO  : 'con' command is executed.
11:20:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty A7-100T 210319A92B5BA"} -index 0
con
----------------End of Script----------------

11:20:03 INFO  : Launch script is exported to file 'C:\hdl_projects\fpga_multiboot\fpga_multiboot.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_update.elf_on_local.tcl'
11:32:23 INFO  : Disconnected from the channel tcfchan#4.
