$date
	Tue Jul 06 15:04:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # RESETL $end
$scope module counter $end
$var wire 1 $ CLK $end
$var wire 1 % RESETL $end
$var reg 4 & Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
0$
1#
0"
bx !
$end
#500
1"
1$
#1000
b0 &
b0 !
0"
0$
0#
0%
#1500
1"
1$
#2000
0"
0$
1#
1%
#2500
b1 &
b1 !
1"
1$
#3000
0"
0$
#3500
b10 &
b10 !
1"
1$
#4000
0"
0$
#4500
b11 &
b11 !
1"
1$
#5000
0"
0$
#5500
b100 &
b100 !
1"
1$
#6000
0"
0$
#6500
b101 &
b101 !
1"
1$
#7000
0"
0$
#7500
b110 &
b110 !
1"
1$
#8000
0"
0$
#8500
b111 &
b111 !
1"
1$
#9000
0"
0$
#9500
b1000 &
b1000 !
1"
1$
#10000
0"
0$
#10500
b1001 &
b1001 !
1"
1$
#11000
0"
0$
#11500
b1010 &
b1010 !
1"
1$
#12000
0"
0$
#12500
b1011 &
b1011 !
1"
1$
#13000
0"
0$
#13500
b1100 &
b1100 !
1"
1$
#14000
0"
0$
#14500
b1101 &
b1101 !
1"
1$
#15000
0"
0$
#15500
b1110 &
b1110 !
1"
1$
#16000
0"
0$
#16500
b1111 &
b1111 !
1"
1$
#17000
0"
0$
#17500
b0 &
b0 !
1"
1$
#18000
0"
0$
#18500
b1 &
b1 !
1"
1$
#19000
0"
0$
#19500
b10 &
b10 !
1"
1$
#20000
0"
0$
#20500
b11 &
b11 !
1"
1$
#21000
0"
0$
#21500
b100 &
b100 !
1"
1$
#22000
0"
0$
