# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../IODELAY_BLK.srcs/sources_1/new/DD_CTRL.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/new/IDELAY_WRAPPER.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/ip/IODELAY_BLK_DD_CTRL_0_0/sim/IODELAY_BLK_DD_CTRL_0_0.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/ip/IODELAY_BLK_IDELAY_WRAPPER_0_0/sim/IODELAY_BLK_IDELAY_WRAPPER_0_0.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/ip/IODELAY_BLK_IDELAY_WRAPPER_0_1/sim/IODELAY_BLK_IDELAY_WRAPPER_0_1.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/ip/IODELAY_BLK_IDELAY_WRAPPER_1_0/sim/IODELAY_BLK_IDELAY_WRAPPER_1_0.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/ip/IODELAY_BLK_IDELAY_WRAPPER_2_0/sim/IODELAY_BLK_IDELAY_WRAPPER_2_0.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/ip/IODELAY_BLK_IDELAY_WRAPPER_0_2/sim/IODELAY_BLK_IDELAY_WRAPPER_0_2.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/ip/IODELAY_BLK_IDELAY_WRAPPER_1_1/sim/IODELAY_BLK_IDELAY_WRAPPER_1_1.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/ip/IODELAY_BLK_IDELAY_WRAPPER_2_1/sim/IODELAY_BLK_IDELAY_WRAPPER_2_1.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/ip/IODELAY_BLK_IDELAY_WRAPPER_3_0/sim/IODELAY_BLK_IDELAY_WRAPPER_3_0.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/sim/IODELAY_BLK.vhd" \
"../../../../IODELAY_BLK.srcs/sources_1/bd/IODELAY_BLK/hdl/IODELAY_BLK_wrapper.vhd" \
"../../../../IODELAY_BLK.srcs/sim_1/new/IODELAY_BLK_TB.vhd" \

# Do not sort compile order
nosort
