#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Jun 16 10:37:39 2017
# Process ID: 38361
# Current directory: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_aurora_64b66b_0_0_synth_1
# Command line: vivado -log b2000t_c2c_bram_aurora_64b66b_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_aurora_64b66b_0_0.tcl
# Log file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_aurora_64b66b_0_0_synth_1/b2000t_c2c_bram_aurora_64b66b_0_0.vds
# Journal file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_aurora_64b66b_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source b2000t_c2c_bram_aurora_64b66b_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1256.398 ; gain = 241.215 ; free physical = 90338 ; free virtual = 194154
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_support' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_support.v:67]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_gt_common_wrapper' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_gt_common_wrapper.v:64]
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:11199]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (1#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:11199]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_gt_common_wrapper' (2#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_gt_common_wrapper.v:64]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (3#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CLOCK_MODULE' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_clock_module.v:68]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (4#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (6#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CLOCK_MODULE' (7#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_clock_module.v:68]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync' (8#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_SUPPORT_RESET_LOGIC' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_support_reset_logic.v:63]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_SUPPORT_RESET_LOGIC' (9#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_support_reset_logic.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_core' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0_core.v:72]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_RESET_LOGIC' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_reset_logic.v:63]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_RESET_LOGIC' (10#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_reset_logic.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_AURORA_LANE' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_aurora_lane.v:74]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_LANE_INIT_SM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_lane_init_sm.v:69]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (11#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'FDR' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (12#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync' (13#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_LANE_INIT_SM' (14#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_lane_init_sm.v:69]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_SYM_GEN' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_sym_gen.v:72]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_SYM_GEN' (15#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_sym_gen.v:72]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_SYM_DEC' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_sym_dec.v:73]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_SYM_DEC' (16#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_sym_dec.v:73]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_ERR_DETECT' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_err_detect.v:68]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_ERR_DETECT' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_err_detect.v:68]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_AURORA_LANE' (18#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_aurora_lane.v:74]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_WRAPPER' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized0' (18#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized1' (18#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (19#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized0' (19#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_TX_STARTUP_FSM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_tx_startup_fsm.v:60]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized2' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized2' (19#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized3' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized3' (19#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized4' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized4' (19#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized5' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized5' (19#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized6' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized6' (19#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized7' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized7' (19#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_TX_STARTUP_FSM' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_tx_startup_fsm.v:60]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_RX_STARTUP_FSM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_rx_startup_fsm.v:60]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized8' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized8' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized9' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized9' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized10' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized10' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized11' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized11' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized12' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized12' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized13' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized13' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized14' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized14' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized15' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized15' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_RX_STARTUP_FSM' (21#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_rx_startup_fsm.v:60]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized16' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized16' (21#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized17' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized17' (21#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized18' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized18' (21#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized19' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized19' (21#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_MULTI_GT' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_0_multi_wrapper.v:64]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_GTX' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_0_gtx.v:71]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (22#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-638] synthesizing module 'FD' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'FD' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_GTX' (24#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_0_gtx.v:71]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_MULTI_GT' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_0_multi_wrapper.v:64]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_common_reset_cbcc' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_common_reset_cbcc.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized20' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized20' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized1' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized21' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized21' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized22' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized22' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized23' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized23' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized24' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized24' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized25' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized25' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized26' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized26' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized27' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized27' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized28' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized28' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_common_reset_cbcc' (26#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_common_reset_cbcc.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_common_logic_cbcc' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_common_logic_cbcc.v:63]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_common_logic_cbcc' (27#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_common_logic_cbcc.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_SCRAMBLER_64B66B' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_64b66b_scrambler.v:63]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_SCRAMBLER_64B66B' (28#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_64b66b_scrambler.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized2' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized2' (28#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_DESCRAMBLER_64B66B' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_64b66b_descrambler.v:62]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_DESCRAMBLER_64B66B' (29#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_64b66b_descrambler.v:62]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_BLOCK_SYNC_SM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_block_sync_sm.v:63]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_BLOCK_SYNC_SM' (30#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_block_sync_sm.v:63]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cbcc_gtx_6466.v:71]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized3' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized3' (30#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized29' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_rst_sync__parameterized29' (30#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized4' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized4' (30#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'FIFO36E1' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1' (31#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized5' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync__parameterized5' (31#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING' (32#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_cbcc_gtx_6466.v:71]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_WRAPPER' (33#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/example_design/gt/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_GLOBAL_LOGIC' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_global_logic.v:68]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CHANNEL_INIT_SM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_channel_init_sm.v:80]
INFO: [Synth 8-638] synthesizing module 'FD__parameterized0' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'FD__parameterized0' (33#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CHANNEL_INIT_SM' (34#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_channel_init_sm.v:80]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CHANNEL_BOND_GEN' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_ch_bond_code_gen.v:75]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CHANNEL_BOND_GEN' (35#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_ch_bond_code_gen.v:75]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CHANNEL_ERR_DETECT' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_channel_err_detect.v:73]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_CHANNEL_ERR_DETECT' (36#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_channel_err_detect.v:73]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_GLOBAL_LOGIC' (37#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_global_logic.v:68]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_AXI_TO_LL' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_axi_to_ll.v:64]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_AXI_TO_LL' (38#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_axi_to_ll.v:64]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_LL_TO_AXI' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_ll_to_axi.v:64]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_LL_TO_AXI' (39#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_ll_to_axi.v:64]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_TX_STREAM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_tx_stream.v:70]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_TX_STREAM_DATAPATH' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_tx_stream_datapath.v:69]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_TX_STREAM_DATAPATH' (40#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_tx_stream_datapath.v:69]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_TX_STREAM_CONTROL_SM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_tx_stream_control_sm.v:72]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_TX_STREAM_CONTROL_SM' (41#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_tx_stream_control_sm.v:72]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_TX_STREAM' (42#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_tx_stream.v:70]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_RX_STREAM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_rx_stream.v:69]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_RX_STREAM_DATAPATH' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_rx_stream_datapath.v:69]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_RX_STREAM_DATAPATH' (43#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_rx_stream_datapath.v:69]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_RX_STREAM' (44#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_rx_stream.v:69]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_STANDARD_CC_MODULE' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_standard_cc_module.v:71]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_STANDARD_CC_MODULE' (45#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_standard_cc_module.v:71]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_core' (46#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0_core.v:72]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0_support' (47#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0/src/b2000t_c2c_bram_aurora_64b66b_0_0_support.v:67]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0' (48#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.656 ; gain = 291.473 ; free physical = 90145 ; free virtual = 193961
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.656 ; gain = 291.473 ; free physical = 90097 ; free virtual = 193914
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2099.473 ; gain = 0.004 ; free physical = 89059 ; free virtual = 192875
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 89056 ; free virtual = 192873
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 89056 ; free virtual = 192873
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 89056 ; free virtual = 192873
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 89053 ; free virtual = 192869
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 89039 ; free virtual = 192856
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88953 ; free virtual = 192770
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88952 ; free virtual = 192769
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88924 ; free virtual = 192741
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88924 ; free virtual = 192741
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88924 ; free virtual = 192741
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88924 ; free virtual = 192740
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88924 ; free virtual = 192740
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88924 ; free virtual = 192740
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88924 ; free virtual = 192741

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     4|
|2     |BUFGCE        |     1|
|3     |CARRY4        |    41|
|4     |FIFO36E1      |     1|
|5     |GTXE2_CHANNEL |     1|
|6     |GTXE2_COMMON  |     1|
|7     |IBUFDS_GTE2   |     1|
|8     |LUT1          |  1777|
|9     |LUT2          |    65|
|10    |LUT3          |   188|
|11    |LUT4          |    77|
|12    |LUT5          |   138|
|13    |LUT6          |   163|
|14    |MMCME2_ADV    |     1|
|15    |SRL16E        |    42|
|16    |SRLC32E       |    47|
|17    |FD            |    13|
|18    |FDCE          |    46|
|19    |FDPE          |     3|
|20    |FDR           |     2|
|21    |FDRE          |  1409|
|22    |FDSE          |    51|
|23    |IBUFDS        |     1|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2099.473 ; gain = 1084.289 ; free physical = 88924 ; free virtual = 192741
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2099.473 ; gain = 969.785 ; free physical = 88892 ; free virtual = 192708
