Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 51e109fec7da47659091e10cd9ee5b24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Counter4b_tb_behav xil_defaultlib.Counter4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/circuit/Counter4b.v" Line 9. Module Counter4b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/gates/NOR_GATE_3_INPUTS.v" Line 9. Module NOR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/gates/NOR_GATE.v" Line 9. Module NOR_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/gates/NOR_GATE_4_INPUTS.v" Line 9. Module NOR_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/gates/XOR_GATE_ONEHOT.v" Line 9. Module XOR_GATE_ONEHOT(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/circuit/FD.v" Line 9. Module FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/circuit/FD.v" Line 9. Module FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/circuit/FD.v" Line 9. Module FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab10/MyCounter/MyCounter.srcs/sources_1/imports/verilog/circuit/FD.v" Line 9. Module FD doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOR_GATE_3_INPUTS(BubblesMask=65...
Compiling module xil_defaultlib.NOR_GATE(BubblesMask=65'b0)
Compiling module xil_defaultlib.XOR_GATE_ONEHOT(BubblesMask=65'b...
Compiling module xil_defaultlib.NOR_GATE_4_INPUTS(BubblesMask=65...
Compiling module xil_defaultlib.FD
Compiling module xil_defaultlib.Counter4b
Compiling module xil_defaultlib.Counter4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Counter4b_tb_behav
