
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000052                       # Number of seconds simulated
sim_ticks                                    52475500                       # Number of ticks simulated
final_tick                                   52475500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138639                       # Simulator instruction rate (inst/s)
host_op_rate                                   147341                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               83859285                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648984                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
sim_insts                                       86749                       # Number of instructions simulated
sim_ops                                         92197                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           21440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              53824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 841                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          617126087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          408571619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1025697707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     617126087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        617126087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         617126087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         408571619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025697707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  53824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   53824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      52436000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.158940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.059268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.532547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           41     27.15%     27.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           40     26.49%     53.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     13.91%     67.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      5.96%     73.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      4.64%     78.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      4.64%     82.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.65%     85.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.65%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     11.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          151                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      6553250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                22322000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7792.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26542.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1025.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1025.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      679                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      62349.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   899640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   490875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4882800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26829900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4643250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               40797825                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            868.708845                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      8511250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37844750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   166320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    90750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1014000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23258565                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7776000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35356995                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            752.857150                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     14620500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32610500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   12158                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10187                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1168                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                10426                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    7445                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.408018                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     770                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                           104952                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              26895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         111570                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       12158                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               8215                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         35195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2441                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                     14515                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   601                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              63311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.895911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.166476                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    44764     70.70%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      988      1.56%     72.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1004      1.59%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      604      0.95%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1032      1.63%     76.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      461      0.73%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      829      1.31%     78.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5215      8.24%     86.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8414     13.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                63311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.115843                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.063057                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    23277                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 21820                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     16567                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   705                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    942                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  805                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   295                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 114199                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1014                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    942                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    24217                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2285                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6551                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     16296                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 13020                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 110392                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     77                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    106                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  12563                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              134685                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                536827                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           166743                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                113464                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    21221                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                116                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      3319                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                23833                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8130                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1063                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              528                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     105542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 243                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    100367                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                36                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           13588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        37091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         63311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.585301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.304251                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34191     54.00%     54.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7052     11.14%     65.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3639      5.75%     70.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                8458     13.36%     84.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2780      4.39%     88.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1782      2.81%     91.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 955      1.51%     92.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 729      1.15%     94.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3725      5.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           63311                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      27      0.72%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   3373     90.24%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    161      4.31%     95.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   177      4.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 56720     56.51%     56.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12874     12.83%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23344     23.26%     92.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7426      7.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 100367                       # Type of FU issued
system.cpu.iq.rate                           0.956313                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3738                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.037243                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             267757                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            119401                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        97247                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  62                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 104071                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      34                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              117                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3535                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1192                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    942                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1775                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   495                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              105792                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               216                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 23833                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 8130                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                107                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   471                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             59                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            431                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          529                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  960                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 99005                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 22769                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1362                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                        30056                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     8933                       # Number of branches executed
system.cpu.iew.exec_stores                       7287                       # Number of stores executed
system.cpu.iew.exec_rate                     0.943336                       # Inst execution rate
system.cpu.iew.wb_sent                          97512                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         97275                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     71996                       # num instructions producing a value
system.cpu.iew.wb_consumers                    115325                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.926852                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624288                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           13598                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               890                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        61236                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.505601                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.473747                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        34971     57.11%     57.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10621     17.34%     74.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3151      5.15%     79.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          841      1.37%     80.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1270      2.07%     83.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4528      7.39%     90.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          790      1.29%     91.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          221      0.36%     92.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4843      7.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        61236                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                86749                       # Number of instructions committed
system.cpu.commit.committedOps                  92197                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          27236                       # Number of memory references committed
system.cpu.commit.loads                         20298                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                       8083                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     84584                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  270                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            52137     56.55%     56.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12821     13.91%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20298     22.02%     92.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6938      7.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             92197                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  4843                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       162005                       # The number of ROB reads
system.cpu.rob.rob_writes                      213672                       # The number of ROB writes
system.cpu.timesIdled                             393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       86749                       # Number of Instructions Simulated
system.cpu.committedOps                         92197                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.209835                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.209835                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.826559                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.826559                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   148249                       # number of integer regfile reads
system.cpu.int_regfile_writes                   78445                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    360834                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    40709                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   30093                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                58                       # number of replacements
system.cpu.dcache.tags.tagsinuse           200.779452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               26062                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               393                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.315522                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   200.779452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.392147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.392147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             58893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            58893                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        22068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22068                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         3887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3887                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         25955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            25955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        25960                       # number of overall hits
system.cpu.dcache.overall_hits::total           25960                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           285                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2900                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3186                       # number of overall misses
system.cpu.dcache.overall_misses::total          3186                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     16263471                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16263471                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    215037991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    215037991                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    231301462                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    231301462                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    231301462                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    231301462                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        22353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        22353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         6787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        29140                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        29140                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        29146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        29146                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012750                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012750                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.427287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.427287                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109300                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109300                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109312                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57064.810526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57064.810526                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74151.031379                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74151.031379                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 72622.123077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72622.123077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72599.328939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72599.328939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          714                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu.dcache.writebacks::total                21                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2674                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2674                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2795                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          164                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          226                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          226                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10549766                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10549766                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     17225245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17225245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     27775011                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27775011                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     27851261                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27851261                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013384                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013384                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013415                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013415                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64327.841463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64327.841463                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76217.898230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76217.898230                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        76250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71217.976923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71217.976923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71230.846547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71230.846547                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               199                       # number of replacements
system.cpu.icache.tags.tagsinuse           251.305869                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.782007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   251.305869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.490832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.490832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             29608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            29608                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        13746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13746                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         13746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        13746                       # number of overall hits
system.cpu.icache.overall_hits::total           13746                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          769                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           769                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          769                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            769                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          769                       # number of overall misses
system.cpu.icache.overall_misses::total           769                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     51209250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51209250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     51209250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51209250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     51209250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51209250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        14515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        14515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        14515                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        14515                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        14515                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        14515                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.052980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052980                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.052980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.052980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052980                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66592.002601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66592.002601                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66592.002601                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66592.002601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66592.002601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66592.002601                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          237                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          189                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          189                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          189                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          580                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          580                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          580                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          580                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          580                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     39878250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39878250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     39878250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39878250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     39878250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39878250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.039959                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039959                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.039959                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039959                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.039959                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.039959                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68755.603448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68755.603448                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68755.603448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68755.603448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68755.603448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68755.603448                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   394.608622                       # Cycle average of tags in use
system.l2.tags.total_refs                         122                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       628                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.194268                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.065707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        311.918246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         78.624668                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.038076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.009598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048170                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.076660                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     16758                       # Number of tag accesses
system.l2.tags.data_accesses                    16758                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   74                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   39                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     113                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               21                       # number of Writeback hits
system.l2.Writeback_hits::total                    21                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    74                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    42                       # number of demand (read+write) hits
system.l2.demand_hits::total                      116                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   74                       # number of overall hits
system.l2.overall_hits::cpu.data                   42                       # number of overall hits
system.l2.overall_hits::total                     116                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                506                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                128                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   634                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 223                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 506                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 351                       # number of demand (read+write) misses
system.l2.demand_misses::total                    857                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                506                       # number of overall misses
system.l2.overall_misses::cpu.data                351                       # number of overall misses
system.l2.overall_misses::total                   857                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     38532750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     10215500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        48748250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     16960500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16960500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      38532750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      27176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         65708750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     38532750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     27176000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        65708750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              580                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 747                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           21                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                21                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               226                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               580                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  973                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              580                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 973                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.872414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.766467                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.848728                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.986726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986726                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.872414                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.893130                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880781                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.872414                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.893130                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880781                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 76151.679842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 79808.593750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76889.984227                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 76056.053812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76056.053812                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76151.679842                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77424.501425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76672.987165                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76151.679842                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77424.501425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76672.987165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 16                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              618                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            223                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               841                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              841                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     32228250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7680250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     39908500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     14182000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14182000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     32228250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     21862250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54090500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     32228250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     21862250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     54090500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.872414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.670659                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.827309                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.986726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986726                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.872414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.852417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.872414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.852417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864337                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 63692.193676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 68573.660714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64576.860841                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 63596.412556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63596.412556                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63692.193676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65260.447761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64316.884661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63692.193676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65260.447761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64316.884661                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 618                       # Transaction distribution
system.membus.trans_dist::ReadResp                617                       # Transaction distribution
system.membus.trans_dist::ReadExReq               223                       # Transaction distribution
system.membus.trans_dist::ReadExResp              223                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        53760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   53760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               841                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     841    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 841                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1026000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4449000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                747                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               745                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        26496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  63488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples              994                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    994    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                994                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             518000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            964250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            656484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
