[11:26:02.840] <TB1>     INFO: *** Welcome to pxar ***
[11:26:02.840] <TB1>     INFO: *** Today: 2016/07/11
[11:26:02.849] <TB1>     INFO: *** Version: b2a7-dirty
[11:26:02.849] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C15.dat
[11:26:02.849] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:26:02.850] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//defaultMaskFile.dat
[11:26:02.850] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters_C15.dat
[11:26:02.927] <TB1>     INFO:         clk: 4
[11:26:02.927] <TB1>     INFO:         ctr: 4
[11:26:02.927] <TB1>     INFO:         sda: 19
[11:26:02.927] <TB1>     INFO:         tin: 9
[11:26:02.927] <TB1>     INFO:         level: 15
[11:26:02.927] <TB1>     INFO:         triggerdelay: 0
[11:26:02.927] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:26:02.927] <TB1>     INFO: Log level: DEBUG
[11:26:02.938] <TB1>     INFO: Found DTB DTB_WRECOM
[11:26:02.947] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[11:26:02.952] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[11:26:02.955] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[11:26:04.512] <TB1>     INFO: DUT info: 
[11:26:04.512] <TB1>     INFO: The DUT currently contains the following objects:
[11:26:04.512] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:26:04.512] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[11:26:04.512] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[11:26:04.512] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:26:04.512] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.512] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:26:04.513] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:04.514] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:26:04.515] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:26:04.518] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28504064
[11:26:04.518] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28dff90
[11:26:04.518] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2856770
[11:26:04.518] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6e59d94010
[11:26:04.518] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6e5ffff510
[11:26:04.518] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28569600 fPxarMemory = 0x7f6e59d94010
[11:26:04.519] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 383.5mA
[11:26:04.520] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 472.7mA
[11:26:04.520] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[11:26:04.520] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:26:04.921] <TB1>     INFO: enter 'restricted' command line mode
[11:26:04.921] <TB1>     INFO: enter test to run
[11:26:04.921] <TB1>     INFO:   test: FPIXTest no parameter change
[11:26:04.921] <TB1>     INFO:   running: fpixtest
[11:26:04.921] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:26:04.925] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:26:04.925] <TB1>     INFO: ######################################################################
[11:26:04.925] <TB1>     INFO: PixTestFPIXTest::doTest()
[11:26:04.925] <TB1>     INFO: ######################################################################
[11:26:04.928] <TB1>     INFO: ######################################################################
[11:26:04.928] <TB1>     INFO: PixTestPretest::doTest()
[11:26:04.928] <TB1>     INFO: ######################################################################
[11:26:04.931] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:04.931] <TB1>     INFO:    PixTestPretest::programROC() 
[11:26:04.931] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:22.948] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:26:22.948] <TB1>     INFO: IA differences per ROC:  19.3 18.5 18.5 19.3 20.1 18.5 18.5 18.5 18.5 19.3 19.3 18.5 18.5 19.3 18.5 19.3
[11:26:23.019] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:23.019] <TB1>     INFO:    PixTestPretest::checkIdig() 
[11:26:23.019] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:24.272] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[11:26:24.774] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[11:26:25.275] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[11:26:25.777] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[11:26:26.279] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[11:26:26.780] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[11:26:27.283] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[11:26:27.785] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[11:26:28.286] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[11:26:28.788] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[11:26:29.290] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[11:26:29.791] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[11:26:30.293] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[11:26:30.795] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[11:26:31.297] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[11:26:31.798] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[11:26:32.052] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 2.4 2.4 1.6 2.4 1.6 2.4 1.6 2.4 1.6 1.6 2.4 1.6 1.6 
[11:26:32.052] <TB1>     INFO: Test took 9036 ms.
[11:26:32.052] <TB1>     INFO: PixTestPretest::checkIdig() done.
[11:26:32.082] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:32.082] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:26:32.082] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:32.184] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[11:26:32.286] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.7687 mA
[11:26:32.391] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  74 Ia 23.9688 mA
[11:26:32.492] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.7687 mA
[11:26:32.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  74 Ia 23.1688 mA
[11:26:32.693] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  79 Ia 24.7687 mA
[11:26:32.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  75 Ia 23.9688 mA
[11:26:32.900] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.9688 mA
[11:26:32.003] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.7687 mA
[11:26:33.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  74 Ia 23.9688 mA
[11:26:33.208] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 25.5688 mA
[11:26:33.309] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  70 Ia 23.9688 mA
[11:26:33.411] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.7687 mA
[11:26:33.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  74 Ia 23.1688 mA
[11:26:33.612] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  79 Ia 24.7687 mA
[11:26:33.713] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  75 Ia 23.9688 mA
[11:26:33.814] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.9688 mA
[11:26:33.916] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[11:26:34.017] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9688 mA
[11:26:34.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.7687 mA
[11:26:34.219] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  74 Ia 23.9688 mA
[11:26:34.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.7687 mA
[11:26:34.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  74 Ia 23.1688 mA
[11:26:34.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  79 Ia 24.7687 mA
[11:26:34.622] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  75 Ia 23.9688 mA
[11:26:34.725] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.9688 mA
[11:26:34.830] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[11:26:34.931] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.7687 mA
[11:26:35.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  74 Ia 23.9688 mA
[11:26:35.134] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.9688 mA
[11:26:35.237] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.7687 mA
[11:26:35.341] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  74 Ia 23.1688 mA
[11:26:35.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 24.7687 mA
[11:26:35.544] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  75 Ia 23.9688 mA
[11:26:35.579] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  74
[11:26:35.579] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  75
[11:26:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[11:26:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  74
[11:26:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  70
[11:26:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[11:26:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[11:26:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[11:26:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[11:26:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  74
[11:26:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  75
[11:26:35.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[11:26:35.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[11:26:35.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  74
[11:26:35.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[11:26:35.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  75
[11:26:37.412] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 378.6 mA = 23.6625 mA/ROC
[11:26:37.412] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  18.5  19.3
[11:26:37.452] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:37.452] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[11:26:37.452] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:37.612] <TB1>     INFO: Expecting 231680 events.
[11:26:45.811] <TB1>     INFO: 231680 events read in total (7479ms).
[11:26:45.968] <TB1>     INFO: Test took 8512ms.
[11:26:46.169] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 96 and Delta(CalDel) = 57
[11:26:46.172] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 80 and Delta(CalDel) = 61
[11:26:46.176] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 91 and Delta(CalDel) = 61
[11:26:46.180] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 82 and Delta(CalDel) = 59
[11:26:46.183] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 61
[11:26:46.187] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 75 and Delta(CalDel) = 61
[11:26:46.193] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 82 and Delta(CalDel) = 62
[11:26:46.197] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 63
[11:26:46.200] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 58
[11:26:46.204] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 81 and Delta(CalDel) = 58
[11:26:46.208] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 86 and Delta(CalDel) = 59
[11:26:46.212] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 97 and Delta(CalDel) = 60
[11:26:46.216] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 73 and Delta(CalDel) = 61
[11:26:46.219] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 59
[11:26:46.227] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 87 and Delta(CalDel) = 55
[11:26:46.230] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 58
[11:26:46.281] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:26:46.317] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:46.317] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:26:46.317] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:46.456] <TB1>     INFO: Expecting 231680 events.
[11:26:54.711] <TB1>     INFO: 231680 events read in total (7540ms).
[11:26:54.716] <TB1>     INFO: Test took 8394ms.
[11:26:54.740] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 104 +/- 27
[11:26:55.058] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[11:26:55.062] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[11:26:55.066] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 28.5
[11:26:55.075] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[11:26:55.078] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30
[11:26:55.082] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[11:26:55.085] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[11:26:55.089] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29.5
[11:26:55.094] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29
[11:26:55.097] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[11:26:55.101] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[11:26:55.107] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[11:26:55.111] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[11:26:55.114] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 28.5
[11:26:55.118] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 28.5
[11:26:55.155] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:26:55.155] <TB1>     INFO: CalDel:      104   137   133   132   143   142   145   139   131   129   127   125   145   124   126   117
[11:26:55.155] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:26:55.159] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C0.dat
[11:26:55.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C1.dat
[11:26:55.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C2.dat
[11:26:55.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C3.dat
[11:26:55.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C4.dat
[11:26:55.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C5.dat
[11:26:55.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C6.dat
[11:26:55.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C7.dat
[11:26:55.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C8.dat
[11:26:55.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C9.dat
[11:26:55.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C10.dat
[11:26:55.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C11.dat
[11:26:55.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C12.dat
[11:26:55.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C13.dat
[11:26:55.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C14.dat
[11:26:55.162] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C15.dat
[11:26:55.162] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:26:55.162] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:26:55.162] <TB1>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[11:26:55.162] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:26:55.249] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:26:55.249] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:26:55.249] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:26:55.249] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:26:55.254] <TB1>     INFO: ######################################################################
[11:26:55.254] <TB1>     INFO: PixTestTiming::doTest()
[11:26:55.254] <TB1>     INFO: ######################################################################
[11:26:55.254] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:55.254] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[11:26:55.254] <TB1>     INFO:    ----------------------------------------------------------------------
[11:26:55.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:26:58.471] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:27:00.745] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:27:03.027] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:27:05.307] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:27:07.580] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:27:09.853] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:27:12.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:27:14.400] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:27:16.674] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:27:18.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:27:21.227] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:27:23.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:27:25.773] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:27:28.047] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:27:30.318] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:27:32.591] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:27:34.111] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:27:35.631] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:27:37.154] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:27:38.674] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:27:40.194] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:27:41.715] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:27:43.235] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:27:44.755] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:27:47.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:27:50.999] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:27:54.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:27:57.050] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:28:00.642] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:28:03.667] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:28:06.692] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:28:09.718] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:28:12.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:28:14.078] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:28:15.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:28:17.119] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:28:21.758] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:28:23.280] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:28:24.799] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:28:26.320] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:28:32.084] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:28:34.357] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:28:36.630] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:28:38.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:28:46.083] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:28:48.357] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:28:50.630] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:28:52.904] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:28:54.989] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:28:57.265] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:28:59.538] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:29:01.813] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:29:09.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:29:11.546] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:29:13.819] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:29:16.092] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:29:17.613] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:29:19.888] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:29:22.161] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:29:24.434] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:29:28.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:29:31.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:29:33.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:29:35.614] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:29:37.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:29:40.162] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:29:42.435] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:29:44.708] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:29:46.981] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:29:49.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:29:51.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:29:53.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:29:55.508] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:29:57.781] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:30:00.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:30:02.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:30:04.602] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:30:06.875] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:30:09.149] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:30:11.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:30:12.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:30:14.467] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:30:15.983] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:30:17.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:30:19.024] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:30:20.544] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:30:22.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:30:23.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:30:26.985] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:30:30.387] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:30:33.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:30:37.195] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:30:40.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:30:44.193] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:30:47.595] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:30:50.997] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:30:52.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:30:54.230] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:30:55.749] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:30:57.271] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:30:59.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:31:01.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:31:02.779] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:31:04.301] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:31:06.009] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:31:08.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:31:10.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:31:12.830] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:31:18.109] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:31:20.383] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:31:22.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:31:24.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:31:27.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:31:29.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:31:31.750] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:31:34.023] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:31:36.859] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:31:39.132] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:31:41.410] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:31:43.685] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:31:45.961] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:31:48.238] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:31:50.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:31:52.791] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:31:54.311] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:31:56.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:31:58.859] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:32:01.519] <TB1>     INFO: TBM Phase Settings: 232
[11:32:01.520] <TB1>     INFO: 400MHz Phase: 2
[11:32:01.520] <TB1>     INFO: 160MHz Phase: 7
[11:32:01.520] <TB1>     INFO: Functional Phase Area: 3
[11:32:01.524] <TB1>     INFO: Test took 306270 ms.
[11:32:01.524] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:32:01.524] <TB1>     INFO:    ----------------------------------------------------------------------
[11:32:01.524] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[11:32:01.524] <TB1>     INFO:    ----------------------------------------------------------------------
[11:32:01.524] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:32:03.041] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:32:04.938] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:32:06.833] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:32:08.730] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:32:10.625] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:32:12.521] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:32:14.416] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:32:15.938] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:32:17.460] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:32:18.983] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:32:20.505] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:32:22.028] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:32:23.549] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:32:25.069] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:32:26.589] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:32:28.111] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:32:29.631] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:32:31.152] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:32:33.425] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:32:35.699] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:32:37.973] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:32:40.248] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:32:42.520] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:32:44.042] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:32:45.565] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:32:47.085] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:32:49.359] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:32:51.635] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:32:53.908] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:32:56.182] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:32:58.456] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:32:59.977] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:33:01.497] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:33:03.020] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:33:05.293] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:33:07.568] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:33:09.842] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:33:12.117] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:33:14.390] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:33:15.911] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:33:17.431] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:33:18.952] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:33:21.225] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:33:23.499] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:33:25.773] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:33:28.047] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:33:30.320] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:33:31.842] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:33:33.361] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:33:34.881] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:33:37.156] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:33:39.430] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:33:41.703] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:33:43.978] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:33:46.251] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:33:47.772] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:33:49.292] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:33:50.817] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:33:53.090] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:33:54.611] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:33:56.884] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:33:59.157] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:34:01.431] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:34:03.336] <TB1>     INFO: ROC Delay Settings: 228
[11:34:03.336] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[11:34:03.336] <TB1>     INFO: ROC Port 0 Delay: 4
[11:34:03.336] <TB1>     INFO: ROC Port 1 Delay: 4
[11:34:03.336] <TB1>     INFO: Functional ROC Area: 5
[11:34:03.339] <TB1>     INFO: Test took 121815 ms.
[11:34:03.339] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[11:34:03.339] <TB1>     INFO:    ----------------------------------------------------------------------
[11:34:03.339] <TB1>     INFO:    PixTestTiming::TimingTest()
[11:34:03.339] <TB1>     INFO:    ----------------------------------------------------------------------
[11:34:04.478] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e9 e062 c000 a101 80b1 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e062 c000 
[11:34:04.478] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 40e8 40e8 40e8 40e8 40e8 40e8 40e9 40e9 e022 c000 a102 80c0 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e022 c000 
[11:34:04.478] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 40e8 40e8 40e8 40e8 40e9 40e8 40e9 40e8 e022 c000 a103 8000 40e8 40e8 40e8 40e9 40e8 40e8 40e8 40e8 e022 c000 
[11:34:04.478] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:34:18.684] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:18.684] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:34:32.878] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:32.878] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:34:47.292] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:47.292] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:35:01.582] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:01.583] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:35:15.696] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:15.696] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:35:29.879] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:29.879] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:35:44.048] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:44.048] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:35:58.171] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:58.171] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:36:12.297] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:12.297] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:36:26.473] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:26.853] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:26.873] <TB1>     INFO: Decoding statistics:
[11:36:26.873] <TB1>     INFO:   General information:
[11:36:26.873] <TB1>     INFO: 	 16bit words read:         240000000
[11:36:26.873] <TB1>     INFO: 	 valid events total:       20000000
[11:36:26.873] <TB1>     INFO: 	 empty events:             20000000
[11:36:26.873] <TB1>     INFO: 	 valid events with pixels: 0
[11:36:26.873] <TB1>     INFO: 	 valid pixel hits:         0
[11:36:26.873] <TB1>     INFO:   Event errors: 	           0
[11:36:26.873] <TB1>     INFO: 	 start marker:             0
[11:36:26.873] <TB1>     INFO: 	 stop marker:              0
[11:36:26.873] <TB1>     INFO: 	 overflow:                 0
[11:36:26.873] <TB1>     INFO: 	 invalid 5bit words:       0
[11:36:26.873] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[11:36:26.873] <TB1>     INFO:   TBM errors: 		           0
[11:36:26.873] <TB1>     INFO: 	 flawed TBM headers:       0
[11:36:26.873] <TB1>     INFO: 	 flawed TBM trailers:      0
[11:36:26.873] <TB1>     INFO: 	 event ID mismatches:      0
[11:36:26.873] <TB1>     INFO:   ROC errors: 		           0
[11:36:26.873] <TB1>     INFO: 	 missing ROC header(s):    0
[11:36:26.873] <TB1>     INFO: 	 misplaced readback start: 0
[11:36:26.873] <TB1>     INFO:   Pixel decoding errors:	   0
[11:36:26.873] <TB1>     INFO: 	 pixel data incomplete:    0
[11:36:26.873] <TB1>     INFO: 	 pixel address:            0
[11:36:26.873] <TB1>     INFO: 	 pulse height fill bit:    0
[11:36:26.873] <TB1>     INFO: 	 buffer corruption:        0
[11:36:26.873] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:26.873] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:36:26.873] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:26.874] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:26.874] <TB1>     INFO:    Read back bit status: 1
[11:36:26.874] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:26.874] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:26.874] <TB1>     INFO:    Timings are good!
[11:36:26.874] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:26.874] <TB1>     INFO: Test took 143535 ms.
[11:36:26.874] <TB1>     INFO: PixTestTiming::TimingTest() done.
[11:36:26.874] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:36:26.874] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:36:26.874] <TB1>     INFO: PixTestTiming::doTest took 571625 ms.
[11:36:26.874] <TB1>     INFO: PixTestTiming::doTest() done
[11:36:26.874] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:36:26.874] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[11:36:26.874] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[11:36:26.874] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[11:36:26.874] <TB1>     INFO: Write out ROCDelayScan3_V0
[11:36:26.875] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[11:36:26.875] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:36:27.219] <TB1>     INFO: ######################################################################
[11:36:27.219] <TB1>     INFO: PixTestAlive::doTest()
[11:36:27.219] <TB1>     INFO: ######################################################################
[11:36:27.222] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:27.222] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:36:27.222] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:27.223] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:27.568] <TB1>     INFO: Expecting 41600 events.
[11:36:31.640] <TB1>     INFO: 41600 events read in total (3357ms).
[11:36:31.640] <TB1>     INFO: Test took 4416ms.
[11:36:31.648] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:31.648] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:36:31.648] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:36:32.025] <TB1>     INFO: PixTestAlive::aliveTest() done
[11:36:32.025] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:32.025] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:32.030] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:32.030] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:36:32.030] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:32.031] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:32.376] <TB1>     INFO: Expecting 41600 events.
[11:36:35.349] <TB1>     INFO: 41600 events read in total (2258ms).
[11:36:35.350] <TB1>     INFO: Test took 3319ms.
[11:36:35.350] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:35.350] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:36:35.350] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:36:35.350] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:36:35.754] <TB1>     INFO: PixTestAlive::maskTest() done
[11:36:35.754] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:35.757] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:35.757] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:36:35.757] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:35.759] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:36.105] <TB1>     INFO: Expecting 41600 events.
[11:36:40.180] <TB1>     INFO: 41600 events read in total (3360ms).
[11:36:40.181] <TB1>     INFO: Test took 4422ms.
[11:36:40.189] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:40.189] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:36:40.189] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:36:40.563] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[11:36:40.563] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:40.564] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:36:40.564] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[11:36:40.572] <TB1>     INFO: ######################################################################
[11:36:40.572] <TB1>     INFO: PixTestTrim::doTest()
[11:36:40.572] <TB1>     INFO: ######################################################################
[11:36:40.575] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:40.575] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:36:40.575] <TB1>     INFO:    ----------------------------------------------------------------------
[11:36:40.652] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:36:40.652] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:36:40.722] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:36:40.722] <TB1>     INFO:     run 1 of 1
[11:36:40.722] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:36:41.065] <TB1>     INFO: Expecting 5025280 events.
[11:37:26.066] <TB1>     INFO: 1395776 events read in total (44285ms).
[11:38:10.394] <TB1>     INFO: 2777264 events read in total (88613ms).
[11:38:54.992] <TB1>     INFO: 4170720 events read in total (133211ms).
[11:39:22.083] <TB1>     INFO: 5025280 events read in total (160302ms).
[11:39:22.126] <TB1>     INFO: Test took 161404ms.
[11:39:22.191] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:39:22.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:39:23.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:39:25.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:39:26.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:39:27.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:39:29.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:39:30.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:39:31.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:39:33.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:39:34.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:39:35.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:39:37.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:39:38.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:39:39.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:39:41.123] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:39:42.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:39:43.738] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 218714112
[11:39:43.742] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.026 minThrLimit = 100.008 minThrNLimit = 121.408 -> result = 100.026 -> 100
[11:39:43.742] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.4885 minThrLimit = 84.4638 minThrNLimit = 109.371 -> result = 84.4885 -> 84
[11:39:43.743] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0787 minThrLimit = 87.0614 minThrNLimit = 110.646 -> result = 87.0787 -> 87
[11:39:43.743] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6313 minThrLimit = 93.6141 minThrNLimit = 120.774 -> result = 93.6313 -> 93
[11:39:43.744] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1985 minThrLimit = 91.1426 minThrNLimit = 117.62 -> result = 91.1985 -> 91
[11:39:43.744] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6087 minThrLimit = 86.6067 minThrNLimit = 107.357 -> result = 86.6087 -> 86
[11:39:43.744] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1854 minThrLimit = 87.1772 minThrNLimit = 110.16 -> result = 87.1854 -> 87
[11:39:43.745] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2358 minThrLimit = 93.2035 minThrNLimit = 116.461 -> result = 93.2358 -> 93
[11:39:43.745] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9836 minThrLimit = 88.9761 minThrNLimit = 112.172 -> result = 88.9836 -> 88
[11:39:43.746] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.5151 minThrLimit = 78.4862 minThrNLimit = 105.713 -> result = 78.5151 -> 78
[11:39:43.746] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9882 minThrLimit = 83.8934 minThrNLimit = 107.978 -> result = 83.9882 -> 83
[11:39:43.746] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4641 minThrLimit = 86.4524 minThrNLimit = 111.634 -> result = 86.4641 -> 86
[11:39:43.747] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.302 minThrLimit = 88.2604 minThrNLimit = 107.718 -> result = 88.302 -> 88
[11:39:43.747] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5838 minThrLimit = 88.4809 minThrNLimit = 115.473 -> result = 88.5838 -> 88
[11:39:43.748] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.5979 minThrLimit = 76.5833 minThrNLimit = 101.326 -> result = 76.5979 -> 76
[11:39:43.748] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1066 minThrLimit = 91.0998 minThrNLimit = 111.235 -> result = 91.1066 -> 91
[11:39:43.748] <TB1>     INFO: ROC 0 VthrComp = 100
[11:39:43.749] <TB1>     INFO: ROC 1 VthrComp = 84
[11:39:43.750] <TB1>     INFO: ROC 2 VthrComp = 87
[11:39:43.750] <TB1>     INFO: ROC 3 VthrComp = 93
[11:39:43.750] <TB1>     INFO: ROC 4 VthrComp = 91
[11:39:43.750] <TB1>     INFO: ROC 5 VthrComp = 86
[11:39:43.750] <TB1>     INFO: ROC 6 VthrComp = 87
[11:39:43.750] <TB1>     INFO: ROC 7 VthrComp = 93
[11:39:43.751] <TB1>     INFO: ROC 8 VthrComp = 88
[11:39:43.751] <TB1>     INFO: ROC 9 VthrComp = 78
[11:39:43.751] <TB1>     INFO: ROC 10 VthrComp = 83
[11:39:43.751] <TB1>     INFO: ROC 11 VthrComp = 86
[11:39:43.751] <TB1>     INFO: ROC 12 VthrComp = 88
[11:39:43.751] <TB1>     INFO: ROC 13 VthrComp = 88
[11:39:43.751] <TB1>     INFO: ROC 14 VthrComp = 76
[11:39:43.751] <TB1>     INFO: ROC 15 VthrComp = 91
[11:39:43.752] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:39:43.752] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:39:43.772] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:39:43.772] <TB1>     INFO:     run 1 of 1
[11:39:43.772] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:39:44.115] <TB1>     INFO: Expecting 5025280 events.
[11:40:20.161] <TB1>     INFO: 882176 events read in total (35331ms).
[11:40:55.647] <TB1>     INFO: 1761992 events read in total (70817ms).
[11:41:31.345] <TB1>     INFO: 2642160 events read in total (106515ms).
[11:42:06.939] <TB1>     INFO: 3513432 events read in total (142109ms).
[11:42:42.403] <TB1>     INFO: 4379536 events read in total (177573ms).
[11:43:08.630] <TB1>     INFO: 5025280 events read in total (203800ms).
[11:43:08.716] <TB1>     INFO: Test took 204945ms.
[11:43:08.909] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:43:09.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:43:10.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:43:12.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:43:14.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:43:15.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:43:17.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:43:18.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:43:20.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:43:21.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:43:23.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:43:24.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:43:26.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:43:28.041] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:43:29.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:43:31.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:43:32.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:43:34.295] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238329856
[11:43:34.298] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5042 for pixel 0/1 mean/min/max = 44.0982/31.5634/56.6329
[11:43:34.298] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9573 for pixel 0/23 mean/min/max = 43.818/32.5388/55.0972
[11:43:34.298] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.6227 for pixel 51/66 mean/min/max = 43.8488/31.7475/55.9501
[11:43:34.299] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.3277 for pixel 9/1 mean/min/max = 44.3402/33.2907/55.3897
[11:43:34.299] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.719 for pixel 20/23 mean/min/max = 44.5142/33.193/55.8353
[11:43:34.299] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6795 for pixel 51/53 mean/min/max = 44.2547/32.6116/55.8978
[11:43:34.300] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.8851 for pixel 19/77 mean/min/max = 42.7661/31.5029/54.0292
[11:43:34.300] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.5784 for pixel 7/0 mean/min/max = 44.3344/33.1235/55.5454
[11:43:34.300] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.9018 for pixel 0/77 mean/min/max = 45.5658/35.044/56.0877
[11:43:34.301] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.1955 for pixel 30/52 mean/min/max = 45.5184/35.5957/55.4411
[11:43:34.301] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.2543 for pixel 0/71 mean/min/max = 43.8393/32.9977/54.6809
[11:43:34.301] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.8893 for pixel 17/79 mean/min/max = 44.2745/32.5381/56.011
[11:43:34.302] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.3835 for pixel 23/27 mean/min/max = 44.34/34.1157/54.5643
[11:43:34.302] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.3326 for pixel 15/30 mean/min/max = 44.5752/34.4098/54.7405
[11:43:34.302] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2717 for pixel 46/4 mean/min/max = 45.8328/36.3705/55.2951
[11:43:34.303] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.1711 for pixel 12/7 mean/min/max = 47.1776/31.7996/62.5556
[11:43:34.303] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:34.441] <TB1>     INFO: Expecting 411648 events.
[11:43:42.063] <TB1>     INFO: 411648 events read in total (6907ms).
[11:43:42.069] <TB1>     INFO: Expecting 411648 events.
[11:43:49.674] <TB1>     INFO: 411648 events read in total (6931ms).
[11:43:49.682] <TB1>     INFO: Expecting 411648 events.
[11:43:57.141] <TB1>     INFO: 411648 events read in total (6792ms).
[11:43:57.153] <TB1>     INFO: Expecting 411648 events.
[11:44:04.679] <TB1>     INFO: 411648 events read in total (6862ms).
[11:44:04.692] <TB1>     INFO: Expecting 411648 events.
[11:44:12.183] <TB1>     INFO: 411648 events read in total (6829ms).
[11:44:12.198] <TB1>     INFO: Expecting 411648 events.
[11:44:19.730] <TB1>     INFO: 411648 events read in total (6873ms).
[11:44:19.748] <TB1>     INFO: Expecting 411648 events.
[11:44:27.420] <TB1>     INFO: 411648 events read in total (7019ms).
[11:44:27.444] <TB1>     INFO: Expecting 411648 events.
[11:44:35.122] <TB1>     INFO: 411648 events read in total (7031ms).
[11:44:35.147] <TB1>     INFO: Expecting 411648 events.
[11:44:42.788] <TB1>     INFO: 411648 events read in total (6996ms).
[11:44:42.814] <TB1>     INFO: Expecting 411648 events.
[11:44:50.530] <TB1>     INFO: 411648 events read in total (7068ms).
[11:44:50.560] <TB1>     INFO: Expecting 411648 events.
[11:44:58.187] <TB1>     INFO: 411648 events read in total (6989ms).
[11:44:58.216] <TB1>     INFO: Expecting 411648 events.
[11:45:05.884] <TB1>     INFO: 411648 events read in total (7017ms).
[11:45:05.917] <TB1>     INFO: Expecting 411648 events.
[11:45:13.600] <TB1>     INFO: 411648 events read in total (7044ms).
[11:45:13.636] <TB1>     INFO: Expecting 411648 events.
[11:45:21.374] <TB1>     INFO: 411648 events read in total (7101ms).
[11:45:21.410] <TB1>     INFO: Expecting 411648 events.
[11:45:29.059] <TB1>     INFO: 411648 events read in total (7019ms).
[11:45:29.101] <TB1>     INFO: Expecting 411648 events.
[11:45:36.780] <TB1>     INFO: 411648 events read in total (7054ms).
[11:45:36.822] <TB1>     INFO: Test took 122519ms.
[11:45:37.310] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5054 < 35 for itrim = 91; old thr = 34.0847 ... break
[11:45:37.342] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4009 < 35 for itrim+1 = 89; old thr = 34.9292 ... break
[11:45:37.377] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5602 < 35 for itrim+1 = 94; old thr = 34.8564 ... break
[11:45:37.412] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6244 < 35 for itrim = 96; old thr = 33.7998 ... break
[11:45:37.452] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3533 < 35 for itrim+1 = 92; old thr = 34.7253 ... break
[11:45:37.486] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8343 < 35 for itrim+1 = 94; old thr = 34.9296 ... break
[11:45:37.522] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 95; old thr = 33.992 ... break
[11:45:37.562] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0282 < 35 for itrim = 102; old thr = 34.9448 ... break
[11:45:37.592] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7927 < 35 for itrim+1 = 95; old thr = 34.5074 ... break
[11:45:37.642] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1745 < 35 for itrim = 97; old thr = 34.815 ... break
[11:45:37.668] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0966 < 35 for itrim = 83; old thr = 34.2281 ... break
[11:45:37.704] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6363 < 35 for itrim+1 = 98; old thr = 34.3923 ... break
[11:45:37.736] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0107 < 35 for itrim = 89; old thr = 34.3257 ... break
[11:45:37.780] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5248 < 35 for itrim+1 = 98; old thr = 34.5592 ... break
[11:45:37.824] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1903 < 35 for itrim = 104; old thr = 34.3352 ... break
[11:45:37.857] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 37.0023 < 35 for itrim+1 = 113; old thr = 34.5394 ... break
[11:45:37.937] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:45:37.948] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:45:37.948] <TB1>     INFO:     run 1 of 1
[11:45:37.948] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:45:38.292] <TB1>     INFO: Expecting 5025280 events.
[11:46:14.061] <TB1>     INFO: 869736 events read in total (35055ms).
[11:46:49.358] <TB1>     INFO: 1737936 events read in total (70352ms).
[11:47:24.629] <TB1>     INFO: 2606472 events read in total (105623ms).
[11:47:59.945] <TB1>     INFO: 3465408 events read in total (140939ms).
[11:48:35.292] <TB1>     INFO: 4319224 events read in total (176287ms).
[11:49:04.399] <TB1>     INFO: 5025280 events read in total (205393ms).
[11:49:04.486] <TB1>     INFO: Test took 206538ms.
[11:49:04.684] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:05.100] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:06.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:08.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:09.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:11.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:13.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:14.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:16.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:49:17.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:49:19.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:49:20.745] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:49:22.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:49:23.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:49:25.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:49:26.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:49:28.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:49:29.916] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254488576
[11:49:29.918] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.906197 .. 52.436691
[11:49:29.994] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 62 (-1/-1) hits flags = 528 (plus default)
[11:49:30.005] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:49:30.005] <TB1>     INFO:     run 1 of 1
[11:49:30.005] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:49:30.352] <TB1>     INFO: Expecting 2030080 events.
[11:50:11.074] <TB1>     INFO: 1127568 events read in total (40007ms).
[11:50:43.490] <TB1>     INFO: 2030080 events read in total (72423ms).
[11:50:43.511] <TB1>     INFO: Test took 73507ms.
[11:50:43.556] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:50:43.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:50:44.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:50:45.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:50:46.707] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:50:47.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:50:48.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:50:49.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:50:50.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:50:51.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:50:52.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:50:53.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:50:54.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:50:55.863] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:50:56.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:50:57.896] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:50:58.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:50:59.925] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286896128
[11:51:00.010] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.647158 .. 45.033238
[11:51:00.086] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:51:00.096] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:51:00.097] <TB1>     INFO:     run 1 of 1
[11:51:00.097] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:51:00.443] <TB1>     INFO: Expecting 1564160 events.
[11:51:41.689] <TB1>     INFO: 1132704 events read in total (40531ms).
[11:51:57.623] <TB1>     INFO: 1564160 events read in total (56465ms).
[11:51:57.651] <TB1>     INFO: Test took 57554ms.
[11:51:57.691] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:51:57.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:51:58.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:51:59.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:52:00.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:52:01.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:52:02.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:52:03.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:52:04.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:52:05.854] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:52:06.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:52:07.827] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:52:08.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:52:09.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:52:10.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:52:11.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:52:12.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:52:13.794] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226283520
[11:52:13.877] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.946731 .. 41.634570
[11:52:13.951] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[11:52:13.962] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:52:13.962] <TB1>     INFO:     run 1 of 1
[11:52:13.962] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:52:14.304] <TB1>     INFO: Expecting 1297920 events.
[11:52:57.787] <TB1>     INFO: 1146232 events read in total (42768ms).
[11:53:03.564] <TB1>     INFO: 1297920 events read in total (48545ms).
[11:53:03.582] <TB1>     INFO: Test took 49620ms.
[11:53:03.613] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:03.681] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:53:04.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:53:05.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:53:06.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:53:07.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:53:08.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:53:09.271] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:53:10.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:53:11.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:53:12.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:53:13.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:53:13.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:53:14.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:53:15.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:53:16.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:53:17.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:53:18.624] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303292416
[11:53:18.716] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.910949 .. 41.634570
[11:53:18.791] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[11:53:18.802] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:53:18.802] <TB1>     INFO:     run 1 of 1
[11:53:18.803] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:53:19.151] <TB1>     INFO: Expecting 1264640 events.
[11:54:01.157] <TB1>     INFO: 1138984 events read in total (41291ms).
[11:54:06.087] <TB1>     INFO: 1264640 events read in total (46221ms).
[11:54:06.100] <TB1>     INFO: Test took 47298ms.
[11:54:06.131] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:54:06.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:54:07.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:54:08.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:54:08.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:54:09.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:54:10.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:54:11.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:54:12.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:54:13.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:54:14.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:54:15.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:54:16.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:54:17.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:54:18.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:54:19.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:54:20.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:54:21.022] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303378432
[11:54:21.110] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:54:21.110] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:54:21.121] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:54:21.121] <TB1>     INFO:     run 1 of 1
[11:54:21.121] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:54:21.465] <TB1>     INFO: Expecting 1364480 events.
[11:55:01.807] <TB1>     INFO: 1074848 events read in total (39627ms).
[11:55:12.891] <TB1>     INFO: 1364480 events read in total (50711ms).
[11:55:12.908] <TB1>     INFO: Test took 51786ms.
[11:55:12.946] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:55:13.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:55:13.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:55:14.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:55:15.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:55:16.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:55:17.909] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:55:18.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:55:19.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:55:20.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:55:21.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:55:22.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:55:23.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:55:24.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:55:25.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:55:26.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:55:27.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:55:28.659] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354582528
[11:55:28.692] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C0.dat
[11:55:28.692] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C1.dat
[11:55:28.692] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C2.dat
[11:55:28.692] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C3.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C4.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C5.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C6.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C7.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C8.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C9.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C10.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C11.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C12.dat
[11:55:28.693] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C13.dat
[11:55:28.694] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C14.dat
[11:55:28.694] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C15.dat
[11:55:28.694] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C0.dat
[11:55:28.702] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C1.dat
[11:55:28.710] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C2.dat
[11:55:28.717] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C3.dat
[11:55:28.725] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C4.dat
[11:55:28.733] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C5.dat
[11:55:28.742] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C6.dat
[11:55:28.749] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C7.dat
[11:55:28.757] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C8.dat
[11:55:28.764] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C9.dat
[11:55:28.772] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C10.dat
[11:55:28.781] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C11.dat
[11:55:28.789] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C12.dat
[11:55:28.796] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C13.dat
[11:55:28.804] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C14.dat
[11:55:28.812] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C15.dat
[11:55:28.819] <TB1>     INFO: PixTestTrim::trimTest() done
[11:55:28.819] <TB1>     INFO: vtrim:      91  89  94  96  92  94  95 102  95  97  83  98  89  98 104 113 
[11:55:28.819] <TB1>     INFO: vthrcomp:  100  84  87  93  91  86  87  93  88  78  83  86  88  88  76  91 
[11:55:28.819] <TB1>     INFO: vcal mean:  34.98  34.94  34.97  34.96  34.94  34.98  34.94  34.98  35.00  34.97  34.95  34.93  34.96  34.98  34.97  34.99 
[11:55:28.819] <TB1>     INFO: vcal RMS:    0.88   0.79   0.80   0.80   0.77   0.78   0.82   0.77   0.75   0.72   0.78   0.80   0.81   0.76   0.74   0.88 
[11:55:28.819] <TB1>     INFO: bits mean:   9.59   9.65   9.61   9.87   9.63   9.57  10.78   9.77   8.79   8.70   9.90   9.69  10.03   9.70   8.74   9.06 
[11:55:28.819] <TB1>     INFO: bits RMS:    2.86   2.68   2.82   2.43   2.55   2.71   2.29   2.51   2.67   2.59   2.45   2.67   2.22   2.34   2.43   2.79 
[11:55:28.831] <TB1>     INFO:    ----------------------------------------------------------------------
[11:55:28.831] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:55:28.831] <TB1>     INFO:    ----------------------------------------------------------------------
[11:55:28.833] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:55:28.833] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:55:28.847] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:55:28.847] <TB1>     INFO:     run 1 of 1
[11:55:28.847] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:55:29.190] <TB1>     INFO: Expecting 4160000 events.
[11:56:14.596] <TB1>     INFO: 1093130 events read in total (44690ms).
[11:56:59.089] <TB1>     INFO: 2176780 events read in total (89183ms).
[11:57:43.631] <TB1>     INFO: 3247040 events read in total (133725ms).
[11:58:21.659] <TB1>     INFO: 4160000 events read in total (171753ms).
[11:58:21.736] <TB1>     INFO: Test took 172890ms.
[11:58:21.880] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:22.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:58:24.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:58:25.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:58:27.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:58:29.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:58:31.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:58:33.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:58:35.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:58:37.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:58:38.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:58:40.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:58:42.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:58:44.547] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:58:46.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:58:48.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:58:50.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:58:52.026] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 332857344
[11:58:52.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:58:52.102] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:58:52.102] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[11:58:52.113] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:58:52.113] <TB1>     INFO:     run 1 of 1
[11:58:52.113] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:58:52.457] <TB1>     INFO: Expecting 3473600 events.
[11:59:39.636] <TB1>     INFO: 1138690 events read in total (46463ms).
[12:00:23.763] <TB1>     INFO: 2260650 events read in total (90590ms).
[12:01:09.668] <TB1>     INFO: 3372685 events read in total (136495ms).
[12:01:14.145] <TB1>     INFO: 3473600 events read in total (140972ms).
[12:01:14.189] <TB1>     INFO: Test took 142076ms.
[12:01:14.295] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:14.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:01:16.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:01:17.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:01:19.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:01:21.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:01:23.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:01:24.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:01:26.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:01:28.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:01:29.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:01:31.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:01:33.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:01:35.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:01:36.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:01:38.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:01:40.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:01:41.841] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388718592
[12:01:41.842] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:01:41.917] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:01:41.917] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[12:01:41.928] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:01:41.928] <TB1>     INFO:     run 1 of 1
[12:01:41.928] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:01:42.272] <TB1>     INFO: Expecting 3224000 events.
[12:02:28.418] <TB1>     INFO: 1183820 events read in total (45431ms).
[12:03:16.053] <TB1>     INFO: 2345055 events read in total (93066ms).
[12:03:52.466] <TB1>     INFO: 3224000 events read in total (129479ms).
[12:03:52.506] <TB1>     INFO: Test took 130578ms.
[12:03:52.593] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:52.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:03:54.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:03:56.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:03:57.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:03:59.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:04:00.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:04:02.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:04:04.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:04:05.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:04:07.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:04:09.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:04:10.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:04:12.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:04:14.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:04:15.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:04:17.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:04:19.046] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388718592
[12:04:19.047] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:04:19.120] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:04:19.120] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[12:04:19.131] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:04:19.131] <TB1>     INFO:     run 1 of 1
[12:04:19.131] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:04:19.477] <TB1>     INFO: Expecting 3203200 events.
[12:05:07.666] <TB1>     INFO: 1187245 events read in total (47474ms).
[12:05:54.730] <TB1>     INFO: 2352110 events read in total (94538ms).
[12:06:29.135] <TB1>     INFO: 3203200 events read in total (128943ms).
[12:06:29.177] <TB1>     INFO: Test took 130045ms.
[12:06:29.267] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:06:29.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:06:31.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:06:32.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:06:34.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:06:36.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:06:38.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:06:40.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:06:42.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:06:44.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:06:45.909] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:06:47.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:06:49.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:06:51.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:06:52.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:06:54.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:06:56.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:06:57.871] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388718592
[12:06:57.872] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:06:57.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:06:57.950] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[12:06:57.962] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:06:57.962] <TB1>     INFO:     run 1 of 1
[12:06:57.962] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:06:58.317] <TB1>     INFO: Expecting 3203200 events.
[12:07:46.254] <TB1>     INFO: 1186930 events read in total (47222ms).
[12:08:32.857] <TB1>     INFO: 2351335 events read in total (93825ms).
[12:09:07.312] <TB1>     INFO: 3203200 events read in total (128280ms).
[12:09:07.354] <TB1>     INFO: Test took 129393ms.
[12:09:07.443] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:09:07.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:09:09.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:09:11.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:09:12.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:09:14.405] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:09:16.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:09:17.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:09:19.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:09:20.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:09:22.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:09:24.334] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:09:25.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:09:27.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:09:29.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:09:30.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:09:32.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:09:34.132] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388718592
[12:09:34.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.96308, thr difference RMS: 1.72126
[12:09:34.135] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.02299, thr difference RMS: 1.26906
[12:09:34.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.69258, thr difference RMS: 1.3882
[12:09:34.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.69526, thr difference RMS: 1.41205
[12:09:34.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.53843, thr difference RMS: 1.20001
[12:09:34.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.43777, thr difference RMS: 1.32975
[12:09:34.137] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.10201, thr difference RMS: 1.28673
[12:09:34.137] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.31221, thr difference RMS: 1.48098
[12:09:34.137] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.16086, thr difference RMS: 1.26522
[12:09:34.137] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.27345, thr difference RMS: 1.40928
[12:09:34.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.25868, thr difference RMS: 1.24503
[12:09:34.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.16604, thr difference RMS: 1.24885
[12:09:34.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.9532, thr difference RMS: 1.31772
[12:09:34.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.53545, thr difference RMS: 1.30837
[12:09:34.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.18929, thr difference RMS: 1.34803
[12:09:34.139] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.08821, thr difference RMS: 1.81169
[12:09:34.139] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.94447, thr difference RMS: 1.73374
[12:09:34.139] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.89385, thr difference RMS: 1.25055
[12:09:34.139] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.60717, thr difference RMS: 1.38992
[12:09:34.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.71632, thr difference RMS: 1.40646
[12:09:34.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.57853, thr difference RMS: 1.20314
[12:09:34.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.27712, thr difference RMS: 1.32981
[12:09:34.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.09513, thr difference RMS: 1.27827
[12:09:34.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.18697, thr difference RMS: 1.48383
[12:09:34.141] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.14913, thr difference RMS: 1.23025
[12:09:34.141] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.26431, thr difference RMS: 1.41821
[12:09:34.141] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.39776, thr difference RMS: 1.24001
[12:09:34.141] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.22556, thr difference RMS: 1.26518
[12:09:34.142] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.0521, thr difference RMS: 1.30384
[12:09:34.142] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.58087, thr difference RMS: 1.31039
[12:09:34.142] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.10777, thr difference RMS: 1.34491
[12:09:34.142] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.90691, thr difference RMS: 1.81704
[12:09:34.142] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.0264, thr difference RMS: 1.74397
[12:09:34.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.95963, thr difference RMS: 1.23654
[12:09:34.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.61652, thr difference RMS: 1.40778
[12:09:34.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.73655, thr difference RMS: 1.40353
[12:09:34.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.7062, thr difference RMS: 1.18712
[12:09:34.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.19898, thr difference RMS: 1.32738
[12:09:34.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.17938, thr difference RMS: 1.24964
[12:09:34.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.28816, thr difference RMS: 1.48835
[12:09:34.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.14372, thr difference RMS: 1.24454
[12:09:34.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.3414, thr difference RMS: 1.42096
[12:09:34.145] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.66291, thr difference RMS: 1.22083
[12:09:34.145] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.32934, thr difference RMS: 1.26475
[12:09:34.145] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.1895, thr difference RMS: 1.29501
[12:09:34.145] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.65916, thr difference RMS: 1.29403
[12:09:34.145] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.0892, thr difference RMS: 1.32221
[12:09:34.146] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.77123, thr difference RMS: 1.80504
[12:09:34.146] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.094, thr difference RMS: 1.74792
[12:09:34.146] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.94618, thr difference RMS: 1.23878
[12:09:34.146] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.67496, thr difference RMS: 1.38652
[12:09:34.147] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.86805, thr difference RMS: 1.38792
[12:09:34.147] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.80325, thr difference RMS: 1.19263
[12:09:34.147] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.05506, thr difference RMS: 1.33235
[12:09:34.147] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.15387, thr difference RMS: 1.25747
[12:09:34.148] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.30017, thr difference RMS: 1.47695
[12:09:34.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.29799, thr difference RMS: 1.22336
[12:09:34.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.38343, thr difference RMS: 1.4205
[12:09:34.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.7824, thr difference RMS: 1.23199
[12:09:34.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.39657, thr difference RMS: 1.24846
[12:09:34.150] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.3255, thr difference RMS: 1.29171
[12:09:34.150] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.72161, thr difference RMS: 1.28074
[12:09:34.150] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.13603, thr difference RMS: 1.34594
[12:09:34.150] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.62632, thr difference RMS: 1.86206
[12:09:34.258] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[12:09:34.262] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1973 seconds
[12:09:34.262] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:09:34.968] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:09:34.968] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:09:34.971] <TB1>     INFO: ######################################################################
[12:09:34.971] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[12:09:34.971] <TB1>     INFO: ######################################################################
[12:09:34.972] <TB1>     INFO:    ----------------------------------------------------------------------
[12:09:34.972] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:09:34.972] <TB1>     INFO:    ----------------------------------------------------------------------
[12:09:34.972] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:09:34.984] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:09:34.984] <TB1>     INFO:     run 1 of 1
[12:09:34.984] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:09:35.328] <TB1>     INFO: Expecting 59072000 events.
[12:10:04.509] <TB1>     INFO: 1072400 events read in total (28466ms).
[12:10:32.834] <TB1>     INFO: 2141000 events read in total (56791ms).
[12:11:03.119] <TB1>     INFO: 3209200 events read in total (87076ms).
[12:11:30.406] <TB1>     INFO: 4281400 events read in total (114363ms).
[12:11:58.812] <TB1>     INFO: 5350000 events read in total (142769ms).
[12:12:26.122] <TB1>     INFO: 6418400 events read in total (170079ms).
[12:12:54.402] <TB1>     INFO: 7490400 events read in total (198359ms).
[12:13:22.815] <TB1>     INFO: 8558600 events read in total (226772ms).
[12:13:51.220] <TB1>     INFO: 9627000 events read in total (255177ms).
[12:14:19.811] <TB1>     INFO: 10699600 events read in total (283768ms).
[12:14:47.721] <TB1>     INFO: 11767800 events read in total (311678ms).
[12:15:16.449] <TB1>     INFO: 12836200 events read in total (340406ms).
[12:15:44.800] <TB1>     INFO: 13908200 events read in total (368758ms).
[12:16:13.376] <TB1>     INFO: 14977000 events read in total (397333ms).
[12:16:41.743] <TB1>     INFO: 16045600 events read in total (425700ms).
[12:17:10.492] <TB1>     INFO: 17117600 events read in total (454449ms).
[12:17:39.197] <TB1>     INFO: 18185800 events read in total (483154ms).
[12:18:07.592] <TB1>     INFO: 19254000 events read in total (511550ms).
[12:18:36.308] <TB1>     INFO: 20325200 events read in total (540265ms).
[12:19:04.964] <TB1>     INFO: 21394800 events read in total (568921ms).
[12:19:33.635] <TB1>     INFO: 22463000 events read in total (597592ms).
[12:20:02.257] <TB1>     INFO: 23533000 events read in total (626214ms).
[12:20:30.465] <TB1>     INFO: 24603400 events read in total (654422ms).
[12:20:59.045] <TB1>     INFO: 25672000 events read in total (683002ms).
[12:21:27.785] <TB1>     INFO: 26743400 events read in total (711742ms).
[12:21:56.124] <TB1>     INFO: 27812800 events read in total (740081ms).
[12:22:24.586] <TB1>     INFO: 28881200 events read in total (768543ms).
[12:22:53.140] <TB1>     INFO: 29951800 events read in total (797097ms).
[12:23:21.562] <TB1>     INFO: 31022000 events read in total (825519ms).
[12:23:50.032] <TB1>     INFO: 32090200 events read in total (853989ms).
[12:24:18.668] <TB1>     INFO: 33160200 events read in total (882625ms).
[12:24:47.002] <TB1>     INFO: 34230600 events read in total (910959ms).
[12:25:15.600] <TB1>     INFO: 35298600 events read in total (939557ms).
[12:25:44.106] <TB1>     INFO: 36366800 events read in total (968063ms).
[12:26:12.698] <TB1>     INFO: 37438200 events read in total (996655ms).
[12:26:41.325] <TB1>     INFO: 38506000 events read in total (1025282ms).
[12:27:10.021] <TB1>     INFO: 39573800 events read in total (1053978ms).
[12:27:38.547] <TB1>     INFO: 40643400 events read in total (1082504ms).
[12:28:07.155] <TB1>     INFO: 41714000 events read in total (1111112ms).
[12:28:35.680] <TB1>     INFO: 42781600 events read in total (1139637ms).
[12:29:04.350] <TB1>     INFO: 43849400 events read in total (1168307ms).
[12:29:32.944] <TB1>     INFO: 44919000 events read in total (1196901ms).
[12:30:01.417] <TB1>     INFO: 45987400 events read in total (1225374ms).
[12:30:29.854] <TB1>     INFO: 47054800 events read in total (1253811ms).
[12:30:58.485] <TB1>     INFO: 48122200 events read in total (1282442ms).
[12:31:27.100] <TB1>     INFO: 49191400 events read in total (1311057ms).
[12:31:55.608] <TB1>     INFO: 50260600 events read in total (1339565ms).
[12:32:24.318] <TB1>     INFO: 51328600 events read in total (1368275ms).
[12:32:52.793] <TB1>     INFO: 52396600 events read in total (1396750ms).
[12:33:21.449] <TB1>     INFO: 53464600 events read in total (1425406ms).
[12:33:49.993] <TB1>     INFO: 54535000 events read in total (1453950ms).
[12:34:18.482] <TB1>     INFO: 55602400 events read in total (1482439ms).
[12:34:46.994] <TB1>     INFO: 56669800 events read in total (1510951ms).
[12:35:15.558] <TB1>     INFO: 57737600 events read in total (1539515ms).
[12:35:44.042] <TB1>     INFO: 58809000 events read in total (1567999ms).
[12:35:51.395] <TB1>     INFO: 59072000 events read in total (1575352ms).
[12:35:51.418] <TB1>     INFO: Test took 1576434ms.
[12:35:51.477] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:51.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:35:51.615] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:35:52.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:35:52.808] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:35:53.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:35:53.981] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:35:55.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:35:55.153] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:35:56.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:35:56.309] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:35:57.481] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:35:57.481] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:35:58.647] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:35:58.647] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:35:59.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:35:59.804] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:36:00.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:36:00.985] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:36:02.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:36:02.170] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:36:03.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:36:03.365] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:36:04.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:36:04.539] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:36:05.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:36:05.724] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:36:06.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:36:06.908] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:36:08.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:36:08.092] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:36:09.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:36:09.284] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:36:10.476] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494182400
[12:36:10.509] <TB1>     INFO: PixTestScurves::scurves() done 
[12:36:10.509] <TB1>     INFO: Vcal mean:  35.04  35.06  35.06  35.04  35.03  35.01  35.03  35.04  35.14  35.06  35.06  35.04  35.07  35.07  35.08  35.10 
[12:36:10.509] <TB1>     INFO: Vcal RMS:    0.76   0.65   0.67   0.66   0.65   0.64   0.70   0.66   0.63   0.59   0.64   0.68   0.68   0.62   0.61   0.77 
[12:36:10.510] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:36:10.584] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:36:10.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:36:10.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:36:10.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:36:10.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:36:10.584] <TB1>     INFO: ######################################################################
[12:36:10.584] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:36:10.584] <TB1>     INFO: ######################################################################
[12:36:10.589] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:36:10.931] <TB1>     INFO: Expecting 41600 events.
[12:36:15.059] <TB1>     INFO: 41600 events read in total (3413ms).
[12:36:15.059] <TB1>     INFO: Test took 4470ms.
[12:36:15.067] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:15.067] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:36:15.067] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:36:15.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[12:36:15.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:36:15.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:36:15.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:36:15.415] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:36:15.760] <TB1>     INFO: Expecting 41600 events.
[12:36:19.916] <TB1>     INFO: 41600 events read in total (3441ms).
[12:36:19.917] <TB1>     INFO: Test took 4502ms.
[12:36:19.925] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:19.925] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[12:36:19.925] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:36:19.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.915
[12:36:19.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[12:36:19.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.795
[12:36:19.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[12:36:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.949
[12:36:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[12:36:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.649
[12:36:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 173
[12:36:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.854
[12:36:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[12:36:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.617
[12:36:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 161
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.087
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.631
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.813
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.743
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 164
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.542
[12:36:19.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.613
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.809
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.208
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 176
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.028
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.869
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 174
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:36:19.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:36:20.013] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:36:20.355] <TB1>     INFO: Expecting 41600 events.
[12:36:24.493] <TB1>     INFO: 41600 events read in total (3423ms).
[12:36:24.494] <TB1>     INFO: Test took 4481ms.
[12:36:24.502] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:24.502] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[12:36:24.502] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:36:24.506] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:36:24.507] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 5
[12:36:24.507] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7097
[12:36:24.507] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 82
[12:36:24.507] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3053
[12:36:24.507] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 70
[12:36:24.507] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4166
[12:36:24.507] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 62
[12:36:24.507] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1946
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 74
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1219
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 66
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.972
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 55
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1144
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 72
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4841
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 84
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6891
[12:36:24.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 78
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.6313
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 59
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7507
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 72
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.9787
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 92
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8285
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,30] phvalue 69
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1685
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 72
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4646
[12:36:24.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 79
[12:36:24.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5221
[12:36:24.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 73
[12:36:24.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 0 0
[12:36:24.916] <TB1>     INFO: Expecting 2560 events.
[12:36:25.877] <TB1>     INFO: 2560 events read in total (245ms).
[12:36:25.877] <TB1>     INFO: Test took 1366ms.
[12:36:25.878] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:25.878] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 1 1
[12:36:26.385] <TB1>     INFO: Expecting 2560 events.
[12:36:27.342] <TB1>     INFO: 2560 events read in total (242ms).
[12:36:27.343] <TB1>     INFO: Test took 1465ms.
[12:36:27.343] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:27.343] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 2 2
[12:36:27.850] <TB1>     INFO: Expecting 2560 events.
[12:36:28.807] <TB1>     INFO: 2560 events read in total (242ms).
[12:36:28.807] <TB1>     INFO: Test took 1464ms.
[12:36:28.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:28.808] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 3 3
[12:36:29.316] <TB1>     INFO: Expecting 2560 events.
[12:36:30.275] <TB1>     INFO: 2560 events read in total (244ms).
[12:36:30.275] <TB1>     INFO: Test took 1467ms.
[12:36:30.276] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:30.276] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[12:36:30.784] <TB1>     INFO: Expecting 2560 events.
[12:36:31.741] <TB1>     INFO: 2560 events read in total (242ms).
[12:36:31.742] <TB1>     INFO: Test took 1466ms.
[12:36:31.742] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:31.742] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[12:36:32.249] <TB1>     INFO: Expecting 2560 events.
[12:36:33.214] <TB1>     INFO: 2560 events read in total (250ms).
[12:36:33.214] <TB1>     INFO: Test took 1472ms.
[12:36:33.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:33.215] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[12:36:33.722] <TB1>     INFO: Expecting 2560 events.
[12:36:34.681] <TB1>     INFO: 2560 events read in total (243ms).
[12:36:34.681] <TB1>     INFO: Test took 1466ms.
[12:36:34.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:34.683] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 7 7
[12:36:35.189] <TB1>     INFO: Expecting 2560 events.
[12:36:36.146] <TB1>     INFO: 2560 events read in total (243ms).
[12:36:36.146] <TB1>     INFO: Test took 1463ms.
[12:36:36.149] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:36.149] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 8 8
[12:36:36.654] <TB1>     INFO: Expecting 2560 events.
[12:36:37.612] <TB1>     INFO: 2560 events read in total (243ms).
[12:36:37.614] <TB1>     INFO: Test took 1465ms.
[12:36:37.614] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:37.615] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[12:36:38.120] <TB1>     INFO: Expecting 2560 events.
[12:36:39.078] <TB1>     INFO: 2560 events read in total (244ms).
[12:36:39.078] <TB1>     INFO: Test took 1463ms.
[12:36:39.078] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:39.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 10 10
[12:36:39.586] <TB1>     INFO: Expecting 2560 events.
[12:36:40.543] <TB1>     INFO: 2560 events read in total (242ms).
[12:36:40.543] <TB1>     INFO: Test took 1464ms.
[12:36:40.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:40.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 11 11
[12:36:41.051] <TB1>     INFO: Expecting 2560 events.
[12:36:42.008] <TB1>     INFO: 2560 events read in total (242ms).
[12:36:42.009] <TB1>     INFO: Test took 1466ms.
[12:36:42.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:42.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 30, 12 12
[12:36:42.516] <TB1>     INFO: Expecting 2560 events.
[12:36:43.478] <TB1>     INFO: 2560 events read in total (247ms).
[12:36:43.478] <TB1>     INFO: Test took 1469ms.
[12:36:43.478] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:43.479] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 13 13
[12:36:43.986] <TB1>     INFO: Expecting 2560 events.
[12:36:44.944] <TB1>     INFO: 2560 events read in total (243ms).
[12:36:44.945] <TB1>     INFO: Test took 1466ms.
[12:36:44.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:44.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 14 14
[12:36:45.452] <TB1>     INFO: Expecting 2560 events.
[12:36:46.410] <TB1>     INFO: 2560 events read in total (243ms).
[12:36:46.411] <TB1>     INFO: Test took 1464ms.
[12:36:46.411] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:46.411] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 15 15
[12:36:46.919] <TB1>     INFO: Expecting 2560 events.
[12:36:47.876] <TB1>     INFO: 2560 events read in total (242ms).
[12:36:47.877] <TB1>     INFO: Test took 1466ms.
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC0
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[12:36:47.877] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[12:36:47.882] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:36:48.386] <TB1>     INFO: Expecting 655360 events.
[12:37:00.230] <TB1>     INFO: 655360 events read in total (11129ms).
[12:37:00.241] <TB1>     INFO: Expecting 655360 events.
[12:37:12.034] <TB1>     INFO: 655360 events read in total (11245ms).
[12:37:12.049] <TB1>     INFO: Expecting 655360 events.
[12:37:23.635] <TB1>     INFO: 655360 events read in total (11035ms).
[12:37:23.654] <TB1>     INFO: Expecting 655360 events.
[12:37:35.237] <TB1>     INFO: 655360 events read in total (11028ms).
[12:37:35.260] <TB1>     INFO: Expecting 655360 events.
[12:37:46.873] <TB1>     INFO: 655360 events read in total (11064ms).
[12:37:46.900] <TB1>     INFO: Expecting 655360 events.
[12:37:58.579] <TB1>     INFO: 655360 events read in total (11132ms).
[12:37:58.611] <TB1>     INFO: Expecting 655360 events.
[12:38:10.282] <TB1>     INFO: 655360 events read in total (11129ms).
[12:38:10.318] <TB1>     INFO: Expecting 655360 events.
[12:38:22.002] <TB1>     INFO: 655360 events read in total (11146ms).
[12:38:22.042] <TB1>     INFO: Expecting 655360 events.
[12:38:33.652] <TB1>     INFO: 655360 events read in total (11083ms).
[12:38:33.696] <TB1>     INFO: Expecting 655360 events.
[12:38:45.293] <TB1>     INFO: 655360 events read in total (11067ms).
[12:38:45.341] <TB1>     INFO: Expecting 655360 events.
[12:38:56.953] <TB1>     INFO: 655360 events read in total (11085ms).
[12:38:57.012] <TB1>     INFO: Expecting 655360 events.
[12:39:08.492] <TB1>     INFO: 655360 events read in total (10954ms).
[12:39:08.549] <TB1>     INFO: Expecting 655360 events.
[12:39:20.258] <TB1>     INFO: 655360 events read in total (11182ms).
[12:39:20.320] <TB1>     INFO: Expecting 655360 events.
[12:39:31.990] <TB1>     INFO: 655360 events read in total (11144ms).
[12:39:32.056] <TB1>     INFO: Expecting 655360 events.
[12:39:43.727] <TB1>     INFO: 655360 events read in total (11145ms).
[12:39:43.798] <TB1>     INFO: Expecting 655360 events.
[12:39:55.442] <TB1>     INFO: 655360 events read in total (11117ms).
[12:39:55.516] <TB1>     INFO: Test took 187634ms.
[12:39:55.611] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:55.917] <TB1>     INFO: Expecting 655360 events.
[12:40:07.641] <TB1>     INFO: 655360 events read in total (11009ms).
[12:40:07.652] <TB1>     INFO: Expecting 655360 events.
[12:40:19.297] <TB1>     INFO: 655360 events read in total (11081ms).
[12:40:19.314] <TB1>     INFO: Expecting 655360 events.
[12:40:30.979] <TB1>     INFO: 655360 events read in total (11108ms).
[12:40:30.999] <TB1>     INFO: Expecting 655360 events.
[12:40:42.639] <TB1>     INFO: 655360 events read in total (11087ms).
[12:40:42.663] <TB1>     INFO: Expecting 655360 events.
[12:40:54.261] <TB1>     INFO: 655360 events read in total (11047ms).
[12:40:54.289] <TB1>     INFO: Expecting 655360 events.
[12:41:05.891] <TB1>     INFO: 655360 events read in total (11056ms).
[12:41:05.924] <TB1>     INFO: Expecting 655360 events.
[12:41:17.363] <TB1>     INFO: 655360 events read in total (10897ms).
[12:41:17.399] <TB1>     INFO: Expecting 655360 events.
[12:41:28.869] <TB1>     INFO: 655360 events read in total (10932ms).
[12:41:28.909] <TB1>     INFO: Expecting 655360 events.
[12:41:40.533] <TB1>     INFO: 655360 events read in total (11090ms).
[12:41:40.579] <TB1>     INFO: Expecting 655360 events.
[12:41:52.408] <TB1>     INFO: 655360 events read in total (11302ms).
[12:41:52.458] <TB1>     INFO: Expecting 655360 events.
[12:42:04.118] <TB1>     INFO: 655360 events read in total (11134ms).
[12:42:04.170] <TB1>     INFO: Expecting 655360 events.
[12:42:15.769] <TB1>     INFO: 655360 events read in total (11073ms).
[12:42:15.827] <TB1>     INFO: Expecting 655360 events.
[12:42:27.487] <TB1>     INFO: 655360 events read in total (11133ms).
[12:42:27.548] <TB1>     INFO: Expecting 655360 events.
[12:42:39.194] <TB1>     INFO: 655360 events read in total (11119ms).
[12:42:39.261] <TB1>     INFO: Expecting 655360 events.
[12:42:50.920] <TB1>     INFO: 655360 events read in total (11132ms).
[12:42:50.992] <TB1>     INFO: Expecting 655360 events.
[12:43:02.589] <TB1>     INFO: 655360 events read in total (11071ms).
[12:43:02.668] <TB1>     INFO: Test took 187058ms.
[12:43:02.861] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.861] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:43:02.861] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.861] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:43:02.861] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.862] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:43:02.862] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.862] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:43:02.862] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.863] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:43:02.863] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.863] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:43:02.863] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.863] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:43:02.863] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.864] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:43:02.864] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.864] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:43:02.864] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:43:02.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:43:02.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:43:02.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:43:02.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:43:02.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:43:02.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:43:02.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:43:02.867] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.874] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.882] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.890] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.897] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.904] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.911] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.918] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.925] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.932] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.939] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.946] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.953] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:43:02.960] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.967] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.974] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.981] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:43:02.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:43:03.024] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C0.dat
[12:43:03.024] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C1.dat
[12:43:03.024] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C2.dat
[12:43:03.025] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C3.dat
[12:43:03.025] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C4.dat
[12:43:03.025] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C5.dat
[12:43:03.025] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C6.dat
[12:43:03.025] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C7.dat
[12:43:03.025] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C8.dat
[12:43:03.025] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C9.dat
[12:43:03.025] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C10.dat
[12:43:03.025] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C11.dat
[12:43:03.026] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C12.dat
[12:43:03.026] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C13.dat
[12:43:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C14.dat
[12:43:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C15.dat
[12:43:03.388] <TB1>     INFO: Expecting 41600 events.
[12:43:07.227] <TB1>     INFO: 41600 events read in total (3124ms).
[12:43:07.233] <TB1>     INFO: Test took 4189ms.
[12:43:07.884] <TB1>     INFO: Expecting 41600 events.
[12:43:11.750] <TB1>     INFO: 41600 events read in total (3151ms).
[12:43:11.751] <TB1>     INFO: Test took 4221ms.
[12:43:12.398] <TB1>     INFO: Expecting 41600 events.
[12:43:16.241] <TB1>     INFO: 41600 events read in total (3128ms).
[12:43:16.241] <TB1>     INFO: Test took 4190ms.
[12:43:16.543] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:16.675] <TB1>     INFO: Expecting 2560 events.
[12:43:17.635] <TB1>     INFO: 2560 events read in total (245ms).
[12:43:17.636] <TB1>     INFO: Test took 1093ms.
[12:43:17.638] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:18.144] <TB1>     INFO: Expecting 2560 events.
[12:43:19.101] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:19.102] <TB1>     INFO: Test took 1464ms.
[12:43:19.105] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:19.610] <TB1>     INFO: Expecting 2560 events.
[12:43:20.570] <TB1>     INFO: 2560 events read in total (245ms).
[12:43:20.570] <TB1>     INFO: Test took 1465ms.
[12:43:20.572] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:21.079] <TB1>     INFO: Expecting 2560 events.
[12:43:22.036] <TB1>     INFO: 2560 events read in total (242ms).
[12:43:22.037] <TB1>     INFO: Test took 1465ms.
[12:43:22.038] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:22.545] <TB1>     INFO: Expecting 2560 events.
[12:43:23.504] <TB1>     INFO: 2560 events read in total (244ms).
[12:43:23.505] <TB1>     INFO: Test took 1467ms.
[12:43:23.507] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:24.014] <TB1>     INFO: Expecting 2560 events.
[12:43:24.972] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:24.972] <TB1>     INFO: Test took 1465ms.
[12:43:24.974] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:25.480] <TB1>     INFO: Expecting 2560 events.
[12:43:26.439] <TB1>     INFO: 2560 events read in total (244ms).
[12:43:26.439] <TB1>     INFO: Test took 1465ms.
[12:43:26.443] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:26.948] <TB1>     INFO: Expecting 2560 events.
[12:43:27.906] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:27.907] <TB1>     INFO: Test took 1464ms.
[12:43:27.910] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:28.417] <TB1>     INFO: Expecting 2560 events.
[12:43:29.375] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:29.376] <TB1>     INFO: Test took 1466ms.
[12:43:29.378] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:29.884] <TB1>     INFO: Expecting 2560 events.
[12:43:30.842] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:30.843] <TB1>     INFO: Test took 1465ms.
[12:43:30.846] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:31.354] <TB1>     INFO: Expecting 2560 events.
[12:43:32.312] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:32.313] <TB1>     INFO: Test took 1467ms.
[12:43:32.315] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:32.821] <TB1>     INFO: Expecting 2560 events.
[12:43:33.779] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:33.779] <TB1>     INFO: Test took 1464ms.
[12:43:33.781] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:34.287] <TB1>     INFO: Expecting 2560 events.
[12:43:35.249] <TB1>     INFO: 2560 events read in total (247ms).
[12:43:35.249] <TB1>     INFO: Test took 1468ms.
[12:43:35.251] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:35.757] <TB1>     INFO: Expecting 2560 events.
[12:43:36.715] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:36.716] <TB1>     INFO: Test took 1465ms.
[12:43:36.718] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:37.224] <TB1>     INFO: Expecting 2560 events.
[12:43:38.184] <TB1>     INFO: 2560 events read in total (245ms).
[12:43:38.185] <TB1>     INFO: Test took 1467ms.
[12:43:38.186] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:38.694] <TB1>     INFO: Expecting 2560 events.
[12:43:39.654] <TB1>     INFO: 2560 events read in total (245ms).
[12:43:39.654] <TB1>     INFO: Test took 1468ms.
[12:43:39.657] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:40.163] <TB1>     INFO: Expecting 2560 events.
[12:43:41.123] <TB1>     INFO: 2560 events read in total (245ms).
[12:43:41.124] <TB1>     INFO: Test took 1468ms.
[12:43:41.126] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:41.632] <TB1>     INFO: Expecting 2560 events.
[12:43:42.591] <TB1>     INFO: 2560 events read in total (244ms).
[12:43:42.591] <TB1>     INFO: Test took 1465ms.
[12:43:42.593] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:43.100] <TB1>     INFO: Expecting 2560 events.
[12:43:44.059] <TB1>     INFO: 2560 events read in total (244ms).
[12:43:44.060] <TB1>     INFO: Test took 1467ms.
[12:43:44.064] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:44.568] <TB1>     INFO: Expecting 2560 events.
[12:43:45.526] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:45.527] <TB1>     INFO: Test took 1463ms.
[12:43:45.529] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:46.035] <TB1>     INFO: Expecting 2560 events.
[12:43:46.993] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:46.994] <TB1>     INFO: Test took 1466ms.
[12:43:46.996] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:47.503] <TB1>     INFO: Expecting 2560 events.
[12:43:48.463] <TB1>     INFO: 2560 events read in total (245ms).
[12:43:48.463] <TB1>     INFO: Test took 1467ms.
[12:43:48.467] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:48.972] <TB1>     INFO: Expecting 2560 events.
[12:43:49.931] <TB1>     INFO: 2560 events read in total (245ms).
[12:43:49.932] <TB1>     INFO: Test took 1465ms.
[12:43:49.935] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:50.442] <TB1>     INFO: Expecting 2560 events.
[12:43:51.401] <TB1>     INFO: 2560 events read in total (244ms).
[12:43:51.401] <TB1>     INFO: Test took 1466ms.
[12:43:51.404] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:51.912] <TB1>     INFO: Expecting 2560 events.
[12:43:52.871] <TB1>     INFO: 2560 events read in total (244ms).
[12:43:52.871] <TB1>     INFO: Test took 1467ms.
[12:43:52.873] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:53.380] <TB1>     INFO: Expecting 2560 events.
[12:43:54.339] <TB1>     INFO: 2560 events read in total (244ms).
[12:43:54.340] <TB1>     INFO: Test took 1467ms.
[12:43:54.342] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:54.850] <TB1>     INFO: Expecting 2560 events.
[12:43:55.808] <TB1>     INFO: 2560 events read in total (243ms).
[12:43:55.809] <TB1>     INFO: Test took 1468ms.
[12:43:55.814] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:56.317] <TB1>     INFO: Expecting 2560 events.
[12:43:57.276] <TB1>     INFO: 2560 events read in total (244ms).
[12:43:57.276] <TB1>     INFO: Test took 1462ms.
[12:43:57.279] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:57.785] <TB1>     INFO: Expecting 2560 events.
[12:43:58.745] <TB1>     INFO: 2560 events read in total (244ms).
[12:43:58.745] <TB1>     INFO: Test took 1466ms.
[12:43:58.747] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:59.254] <TB1>     INFO: Expecting 2560 events.
[12:44:00.212] <TB1>     INFO: 2560 events read in total (244ms).
[12:44:00.212] <TB1>     INFO: Test took 1465ms.
[12:44:00.214] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:44:00.720] <TB1>     INFO: Expecting 2560 events.
[12:44:01.679] <TB1>     INFO: 2560 events read in total (244ms).
[12:44:01.679] <TB1>     INFO: Test took 1465ms.
[12:44:01.681] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:44:02.188] <TB1>     INFO: Expecting 2560 events.
[12:44:03.149] <TB1>     INFO: 2560 events read in total (247ms).
[12:44:03.150] <TB1>     INFO: Test took 1469ms.
[12:44:04.173] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[12:44:04.173] <TB1>     INFO: PH scale (per ROC):    69  80  79  80  79  77  84  76  78  82  80  82  78  84  80  69
[12:44:04.173] <TB1>     INFO: PH offset (per ROC):  173 175 186 172 183 191 174 167 171 184 174 158 178 173 171 177
[12:44:04.344] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:44:04.349] <TB1>     INFO: ######################################################################
[12:44:04.349] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:44:04.349] <TB1>     INFO: ######################################################################
[12:44:04.349] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:44:04.365] <TB1>     INFO: scanning low vcal = 10
[12:44:04.708] <TB1>     INFO: Expecting 41600 events.
[12:44:08.431] <TB1>     INFO: 41600 events read in total (3009ms).
[12:44:08.431] <TB1>     INFO: Test took 4065ms.
[12:44:08.436] <TB1>     INFO: scanning low vcal = 20
[12:44:08.939] <TB1>     INFO: Expecting 41600 events.
[12:44:12.661] <TB1>     INFO: 41600 events read in total (3007ms).
[12:44:12.661] <TB1>     INFO: Test took 4225ms.
[12:44:12.663] <TB1>     INFO: scanning low vcal = 30
[12:44:13.170] <TB1>     INFO: Expecting 41600 events.
[12:44:16.895] <TB1>     INFO: 41600 events read in total (3010ms).
[12:44:16.895] <TB1>     INFO: Test took 4232ms.
[12:44:16.897] <TB1>     INFO: scanning low vcal = 40
[12:44:17.402] <TB1>     INFO: Expecting 41600 events.
[12:44:21.647] <TB1>     INFO: 41600 events read in total (3530ms).
[12:44:21.648] <TB1>     INFO: Test took 4751ms.
[12:44:21.652] <TB1>     INFO: scanning low vcal = 50
[12:44:22.066] <TB1>     INFO: Expecting 41600 events.
[12:44:26.323] <TB1>     INFO: 41600 events read in total (3538ms).
[12:44:26.324] <TB1>     INFO: Test took 4672ms.
[12:44:26.329] <TB1>     INFO: scanning low vcal = 60
[12:44:26.744] <TB1>     INFO: Expecting 41600 events.
[12:44:31.016] <TB1>     INFO: 41600 events read in total (3557ms).
[12:44:31.017] <TB1>     INFO: Test took 4688ms.
[12:44:31.020] <TB1>     INFO: scanning low vcal = 70
[12:44:31.440] <TB1>     INFO: Expecting 41600 events.
[12:44:35.713] <TB1>     INFO: 41600 events read in total (3558ms).
[12:44:35.713] <TB1>     INFO: Test took 4693ms.
[12:44:35.716] <TB1>     INFO: scanning low vcal = 80
[12:44:36.135] <TB1>     INFO: Expecting 41600 events.
[12:44:40.412] <TB1>     INFO: 41600 events read in total (3562ms).
[12:44:40.413] <TB1>     INFO: Test took 4697ms.
[12:44:40.416] <TB1>     INFO: scanning low vcal = 90
[12:44:40.832] <TB1>     INFO: Expecting 41600 events.
[12:44:45.086] <TB1>     INFO: 41600 events read in total (3539ms).
[12:44:45.086] <TB1>     INFO: Test took 4670ms.
[12:44:45.090] <TB1>     INFO: scanning low vcal = 100
[12:44:45.509] <TB1>     INFO: Expecting 41600 events.
[12:44:49.911] <TB1>     INFO: 41600 events read in total (3688ms).
[12:44:49.911] <TB1>     INFO: Test took 4821ms.
[12:44:49.915] <TB1>     INFO: scanning low vcal = 110
[12:44:50.328] <TB1>     INFO: Expecting 41600 events.
[12:44:54.590] <TB1>     INFO: 41600 events read in total (3547ms).
[12:44:54.591] <TB1>     INFO: Test took 4676ms.
[12:44:54.595] <TB1>     INFO: scanning low vcal = 120
[12:44:55.011] <TB1>     INFO: Expecting 41600 events.
[12:44:59.279] <TB1>     INFO: 41600 events read in total (3553ms).
[12:44:59.281] <TB1>     INFO: Test took 4686ms.
[12:44:59.285] <TB1>     INFO: scanning low vcal = 130
[12:44:59.703] <TB1>     INFO: Expecting 41600 events.
[12:45:03.966] <TB1>     INFO: 41600 events read in total (3549ms).
[12:45:03.967] <TB1>     INFO: Test took 4682ms.
[12:45:03.970] <TB1>     INFO: scanning low vcal = 140
[12:45:04.387] <TB1>     INFO: Expecting 41600 events.
[12:45:08.665] <TB1>     INFO: 41600 events read in total (3563ms).
[12:45:08.666] <TB1>     INFO: Test took 4695ms.
[12:45:08.670] <TB1>     INFO: scanning low vcal = 150
[12:45:09.085] <TB1>     INFO: Expecting 41600 events.
[12:45:13.343] <TB1>     INFO: 41600 events read in total (3542ms).
[12:45:13.344] <TB1>     INFO: Test took 4674ms.
[12:45:13.348] <TB1>     INFO: scanning low vcal = 160
[12:45:13.763] <TB1>     INFO: Expecting 41600 events.
[12:45:18.020] <TB1>     INFO: 41600 events read in total (3542ms).
[12:45:18.020] <TB1>     INFO: Test took 4672ms.
[12:45:18.024] <TB1>     INFO: scanning low vcal = 170
[12:45:18.444] <TB1>     INFO: Expecting 41600 events.
[12:45:22.701] <TB1>     INFO: 41600 events read in total (3543ms).
[12:45:22.702] <TB1>     INFO: Test took 4678ms.
[12:45:22.707] <TB1>     INFO: scanning low vcal = 180
[12:45:23.128] <TB1>     INFO: Expecting 41600 events.
[12:45:27.392] <TB1>     INFO: 41600 events read in total (3549ms).
[12:45:27.393] <TB1>     INFO: Test took 4686ms.
[12:45:27.396] <TB1>     INFO: scanning low vcal = 190
[12:45:27.814] <TB1>     INFO: Expecting 41600 events.
[12:45:32.084] <TB1>     INFO: 41600 events read in total (3556ms).
[12:45:32.085] <TB1>     INFO: Test took 4689ms.
[12:45:32.088] <TB1>     INFO: scanning low vcal = 200
[12:45:32.505] <TB1>     INFO: Expecting 41600 events.
[12:45:36.772] <TB1>     INFO: 41600 events read in total (3552ms).
[12:45:36.772] <TB1>     INFO: Test took 4684ms.
[12:45:36.775] <TB1>     INFO: scanning low vcal = 210
[12:45:37.190] <TB1>     INFO: Expecting 41600 events.
[12:45:41.443] <TB1>     INFO: 41600 events read in total (3538ms).
[12:45:41.443] <TB1>     INFO: Test took 4668ms.
[12:45:41.446] <TB1>     INFO: scanning low vcal = 220
[12:45:41.859] <TB1>     INFO: Expecting 41600 events.
[12:45:46.109] <TB1>     INFO: 41600 events read in total (3535ms).
[12:45:46.109] <TB1>     INFO: Test took 4663ms.
[12:45:46.113] <TB1>     INFO: scanning low vcal = 230
[12:45:46.533] <TB1>     INFO: Expecting 41600 events.
[12:45:50.795] <TB1>     INFO: 41600 events read in total (3548ms).
[12:45:50.796] <TB1>     INFO: Test took 4683ms.
[12:45:50.799] <TB1>     INFO: scanning low vcal = 240
[12:45:51.215] <TB1>     INFO: Expecting 41600 events.
[12:45:55.471] <TB1>     INFO: 41600 events read in total (3541ms).
[12:45:55.471] <TB1>     INFO: Test took 4672ms.
[12:45:55.475] <TB1>     INFO: scanning low vcal = 250
[12:45:55.892] <TB1>     INFO: Expecting 41600 events.
[12:46:00.151] <TB1>     INFO: 41600 events read in total (3544ms).
[12:46:00.152] <TB1>     INFO: Test took 4677ms.
[12:46:00.158] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:46:00.573] <TB1>     INFO: Expecting 41600 events.
[12:46:04.888] <TB1>     INFO: 41600 events read in total (3600ms).
[12:46:04.889] <TB1>     INFO: Test took 4731ms.
[12:46:04.892] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:46:05.308] <TB1>     INFO: Expecting 41600 events.
[12:46:09.579] <TB1>     INFO: 41600 events read in total (3556ms).
[12:46:09.580] <TB1>     INFO: Test took 4688ms.
[12:46:09.583] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:46:09.996] <TB1>     INFO: Expecting 41600 events.
[12:46:14.253] <TB1>     INFO: 41600 events read in total (3542ms).
[12:46:14.254] <TB1>     INFO: Test took 4671ms.
[12:46:14.257] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:46:14.670] <TB1>     INFO: Expecting 41600 events.
[12:46:18.928] <TB1>     INFO: 41600 events read in total (3543ms).
[12:46:18.929] <TB1>     INFO: Test took 4672ms.
[12:46:18.933] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:46:19.351] <TB1>     INFO: Expecting 41600 events.
[12:46:23.618] <TB1>     INFO: 41600 events read in total (3552ms).
[12:46:23.618] <TB1>     INFO: Test took 4684ms.
[12:46:24.173] <TB1>     INFO: PixTestGainPedestal::measure() done 
[12:46:24.176] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:46:24.177] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:46:24.177] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:46:24.177] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:46:24.177] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:46:24.177] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:46:24.178] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:46:24.178] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:46:24.178] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:46:24.178] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:46:24.178] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:46:24.178] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:46:24.179] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:46:24.179] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:46:24.179] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:46:24.179] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:47:02.875] <TB1>     INFO: PixTestGainPedestal::fit() done
[12:47:02.875] <TB1>     INFO: non-linearity mean:  0.954 0.953 0.959 0.955 0.964 0.954 0.960 0.957 0.957 0.946 0.958 0.965 0.962 0.955 0.962 0.953
[12:47:02.875] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.006 0.004 0.006 0.006 0.006 0.006 0.006 0.006 0.004 0.006 0.006 0.004 0.007
[12:47:02.876] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:47:02.900] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:47:02.923] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:47:02.946] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:47:02.968] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:47:02.991] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:47:03.014] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:47:03.036] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:47:03.059] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:47:03.082] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:47:03.104] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:47:03.127] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:47:03.150] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:47:03.172] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:47:03.195] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:47:03.217] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-1-44_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:47:03.240] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[12:47:03.240] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:47:03.247] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:47:03.247] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:47:03.250] <TB1>     INFO: ######################################################################
[12:47:03.250] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:47:03.250] <TB1>     INFO: ######################################################################
[12:47:03.253] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:47:03.263] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:47:03.263] <TB1>     INFO:     run 1 of 1
[12:47:03.263] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:47:03.606] <TB1>     INFO: Expecting 3120000 events.
[12:47:54.424] <TB1>     INFO: 1301720 events read in total (50103ms).
[12:48:44.897] <TB1>     INFO: 2602930 events read in total (100577ms).
[12:49:05.095] <TB1>     INFO: 3120000 events read in total (120775ms).
[12:49:05.144] <TB1>     INFO: Test took 121882ms.
[12:49:05.221] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:05.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:49:06.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:49:08.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:49:09.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:49:11.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:49:12.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:49:13.872] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:49:15.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:49:16.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:49:18.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:49:19.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:49:20.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:49:22.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:49:23.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:49:25.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:49:26.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:49:27.837] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392396800
[12:49:27.866] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:49:27.866] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9375, RMS = 2.05857
[12:49:27.866] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[12:49:27.866] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:49:27.866] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0918, RMS = 2.27944
[12:49:27.866] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[12:49:27.867] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:49:27.867] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5446, RMS = 1.47924
[12:49:27.867] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:49:27.867] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:49:27.867] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9878, RMS = 1.78593
[12:49:27.867] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:49:27.868] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:49:27.868] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.65, RMS = 1.23078
[12:49:27.868] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:49:27.868] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:49:27.868] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3257, RMS = 1.53167
[12:49:27.868] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:49:27.869] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:49:27.869] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.726, RMS = 1.15125
[12:49:27.869] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:49:27.869] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:49:27.870] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6141, RMS = 1.08623
[12:49:27.870] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:49:27.871] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:49:27.871] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5667, RMS = 1.0854
[12:49:27.871] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:49:27.871] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:49:27.871] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.572, RMS = 1.03424
[12:49:27.871] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:49:27.872] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:49:27.872] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2367, RMS = 0.924515
[12:49:27.872] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:49:27.872] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:49:27.872] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5062, RMS = 0.992923
[12:49:27.872] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:49:27.873] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:49:27.873] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2248, RMS = 1.35618
[12:49:27.873] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[12:49:27.873] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:49:27.873] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.67, RMS = 1.33497
[12:49:27.873] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[12:49:27.874] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:49:27.874] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6497, RMS = 1.32385
[12:49:27.874] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[12:49:27.874] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:49:27.874] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5184, RMS = 1.31438
[12:49:27.874] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:49:27.875] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:49:27.875] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1119, RMS = 1.7317
[12:49:27.875] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:49:27.875] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:49:27.875] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8171, RMS = 1.94222
[12:49:27.875] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:49:27.876] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:49:27.876] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.4274, RMS = 1.75901
[12:49:27.876] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[12:49:27.876] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:49:27.876] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.53, RMS = 1.8601
[12:49:27.876] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[12:49:27.877] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:49:27.877] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8644, RMS = 1.67245
[12:49:27.877] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:49:27.877] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:49:27.877] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.686, RMS = 2.07465
[12:49:27.878] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:49:27.879] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:49:27.879] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4309, RMS = 1.35691
[12:49:27.879] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:49:27.879] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:49:27.879] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7685, RMS = 1.66044
[12:49:27.879] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:49:27.880] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:49:27.880] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8849, RMS = 1.46229
[12:49:27.880] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[12:49:27.880] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:49:27.880] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0809, RMS = 1.46516
[12:49:27.880] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[12:49:27.881] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:49:27.881] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3148, RMS = 0.894038
[12:49:27.881] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:49:27.881] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:49:27.881] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0182, RMS = 1.14221
[12:49:27.881] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:49:27.882] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:49:27.882] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.9963, RMS = 1.17726
[12:49:27.882] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 71
[12:49:27.882] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:49:27.882] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.7975, RMS = 1.21804
[12:49:27.882] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 71
[12:49:27.883] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:49:27.883] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2892, RMS = 1.39708
[12:49:27.883] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:49:27.883] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:49:27.883] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.521, RMS = 2.07143
[12:49:27.883] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:49:27.887] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[12:49:27.887] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    0    0    0    0    0    5    0    0    0    0
[12:49:27.887] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:49:27.984] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:49:27.984] <TB1>     INFO: enter test to run
[12:49:27.984] <TB1>     INFO:   test:  no parameter change
[12:49:27.985] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[12:49:27.986] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[12:49:27.986] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[12:49:27.986] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:49:28.532] <TB1>    QUIET: Connection to board 26 closed.
[12:49:28.534] <TB1>     INFO: pXar: this is the end, my friend
[12:49:28.534] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
