<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <while_loop>
                <Slack>8.92</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>521</min>
                        <max>522</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </while_loop>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>62</BRAM_18K>
            <DSP>118</DSP>
            <FF>78448</FF>
            <LUT>211773</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_initialization_fu_4503</InstName>
                    <ModuleName>initialization</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4503</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>y_ap_fixed_base_fu_2014</InstName>
                            <ModuleName>ap_fixed_base</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2014</ID>
                            <BindInstances>sub_i_i_fu_94_p2 sub_fu_114_p2 sub30_fu_126_p2 sub31_fu_132_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2019</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2019</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2024</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2024</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2029</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2029</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2034</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2034</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2039</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2039</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2044</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2044</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2049</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2049</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2054</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2054</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2059</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2059</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2064</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2064</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2069</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2069</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2074</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2074</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2079</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2079</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2084</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2084</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2089</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2089</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sin_33_6_s_fu_2094</InstName>
                            <ModuleName>sin_33_6_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2094</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_cordic_circ_apfixed_35_3_0_s_fu_60</InstName>
                                    <ModuleName>cordic_circ_apfixed_35_3_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>tz_fu_316_p2 add_ln102_fu_450_p2 sub_ln103_fu_456_p2 sub_ln107_fu_462_p2 add_ln108_fu_468_p2 add_ln102_1_fu_558_p2 sub_ln103_1_fu_564_p2 sub_ln107_1_fu_570_p2 add_ln108_1_fu_576_p2 add_ln102_2_fu_662_p2 sub_ln103_2_fu_668_p2 sub_ln107_2_fu_674_p2 add_ln108_2_fu_680_p2 add_ln102_3_fu_766_p2 sub_ln103_3_fu_772_p2 sub_ln107_3_fu_778_p2 add_ln108_3_fu_784_p2 add_ln102_4_fu_870_p2 sub_ln103_4_fu_876_p2 sub_ln107_4_fu_882_p2 add_ln108_4_fu_888_p2 add_ln102_5_fu_1016_p2 sub_ln103_5_fu_1021_p2 sub_ln107_5_fu_1026_p2 add_ln108_5_fu_1031_p2 add_ln102_6_fu_1078_p2 sub_ln103_6_fu_1084_p2 sub_ln107_6_fu_1090_p2 add_ln108_6_fu_1096_p2 add_ln102_7_fu_1170_p2 sub_ln103_7_fu_1176_p2 sub_ln107_7_fu_1182_p2 add_ln108_7_fu_1188_p2 add_ln102_8_fu_1274_p2 sub_ln103_8_fu_1280_p2 sub_ln107_8_fu_1286_p2 add_ln108_8_fu_1292_p2 add_ln102_9_fu_1378_p2 sub_ln103_9_fu_1384_p2 sub_ln107_9_fu_1390_p2 add_ln108_9_fu_1396_p2 add_ln102_10_fu_1482_p2 sub_ln103_10_fu_1488_p2 sub_ln107_10_fu_1494_p2 add_ln108_10_fu_1500_p2 add_ln102_11_fu_1700_p2 sub_ln103_11_fu_1705_p2 sub_ln107_11_fu_1710_p2 add_ln108_11_fu_1715_p2 add_ln102_12_fu_1762_p2 sub_ln103_12_fu_1768_p2 sub_ln107_12_fu_1774_p2 add_ln108_12_fu_1780_p2 add_ln102_13_fu_1828_p2 sub_ln103_13_fu_1834_p2 sub_ln107_13_fu_1840_p2 add_ln108_13_fu_1846_p2 add_ln102_14_fu_1894_p2 sub_ln103_14_fu_1900_p2 sub_ln107_14_fu_1906_p2 add_ln108_14_fu_1912_p2 add_ln102_15_fu_1986_p2 sub_ln103_15_fu_1992_p2 sub_ln107_15_fu_1998_p2 add_ln108_15_fu_2004_p2 add_ln102_16_fu_2090_p2 sub_ln103_16_fu_2096_p2 sub_ln107_16_fu_2102_p2 add_ln108_16_fu_2108_p2 add_ln102_17_fu_2380_p2 sub_ln103_17_fu_2385_p2 sub_ln107_17_fu_2390_p2 add_ln108_17_fu_2395_p2 add_ln102_18_fu_2442_p2 sub_ln103_18_fu_2448_p2 sub_ln107_18_fu_2454_p2 add_ln108_18_fu_2460_p2 add_ln102_19_fu_2508_p2 sub_ln103_19_fu_2514_p2 sub_ln107_19_fu_2520_p2 add_ln108_19_fu_2526_p2 add_ln102_20_fu_2574_p2 sub_ln103_20_fu_2580_p2 sub_ln107_20_fu_2586_p2 add_ln108_20_fu_2592_p2 add_ln102_21_fu_2640_p2 sub_ln103_21_fu_2646_p2 sub_ln107_21_fu_2652_p2 add_ln108_21_fu_2658_p2 add_ln102_22_fu_2706_p2 sub_ln103_22_fu_2712_p2 sub_ln107_22_fu_2718_p2 add_ln108_22_fu_2724_p2 add_ln102_23_fu_3048_p2 sub_ln103_23_fu_3053_p2 sub_ln107_23_fu_3058_p2 add_ln108_23_fu_3063_p2 add_ln102_24_fu_3110_p2 sub_ln103_24_fu_3116_p2 sub_ln107_24_fu_3122_p2 add_ln108_24_fu_3128_p2 add_ln102_25_fu_3176_p2 sub_ln103_25_fu_3182_p2 sub_ln107_25_fu_3188_p2 add_ln108_25_fu_3194_p2 add_ln102_26_fu_3242_p2 sub_ln103_26_fu_3248_p2 sub_ln107_26_fu_3254_p2 add_ln108_26_fu_3260_p2 add_ln102_27_fu_3308_p2 sub_ln103_27_fu_3314_p2 sub_ln107_27_fu_3320_p2 add_ln108_27_fu_3326_p2 add_ln102_28_fu_3374_p2 sub_ln103_28_fu_3380_p2 sub_ln107_28_fu_3386_p2 add_ln108_28_fu_3392_p2 add_ln102_29_fu_3438_p2 sub_ln103_29_fu_3443_p2 sub_ln107_29_fu_3448_p2 add_ln108_29_fu_3453_p2 add_ln102_30_fu_3500_p2 sub_ln103_30_fu_3506_p2 add_ln102_31_fu_3544_p2 sub_ln107_30_fu_3578_p2 add_ln108_30_fu_3584_p2 sub_ln107_31_fu_3622_p2 add_ln108_31_fu_3644_p2 add_ln108_32_fu_3654_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln237_fu_81_p2 mul_33ns_41ns_73_1_1_U4 mul_6ns_34ns_35_1_1_U3 add_ln68_fu_135_p2 sub_ln254_fu_155_p2 sub_ln274_fu_224_p2 sub_ln292_fu_254_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln8_fu_2131_p2 dmul_64ns_64ns_64_5_max_dsp_1_U9 ddiv_64ns_64ns_64_17_no_dsp_1_U10 dadd_64ns_64ns_64_5_full_dsp_1_U8 add_ln16_fu_2314_p2 add_ln16_1_fu_2321_p2 add_ln16_2_fu_2328_p2 add_ln16_3_fu_2335_p2 add_ln16_4_fu_2342_p2 add_ln16_5_fu_2349_p2 add_ln16_6_fu_2356_p2 add_ln16_7_fu_2363_p2 add_ln16_8_fu_2370_p2 add_ln16_9_fu_2377_p2 add_ln16_10_fu_2384_p2 add_ln16_11_fu_2391_p2 add_ln16_12_fu_2398_p2 add_ln16_13_fu_2405_p2 add_ln16_14_fu_2412_p2 add_ln16_15_fu_2419_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop_fu_4507</InstName>
                    <ModuleName>kernel_Pipeline_no_e_first_loop_no_e_in_first_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4507</ID>
                    <BindInstances>add_ln68_fu_10117_p2 indvars_iv_next25_dup11_fu_10143_p2 add_ln73_fu_11633_p2 sub_ln72_fu_12647_p2 mul_62s_26s_86_1_1_U16 add_ln70_fu_12653_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_Pipeline_no_e_cpy_third_and_fourth_loop_fu_5431</InstName>
                    <ModuleName>kernel_Pipeline_no_e_cpy_third_and_fourth_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5431</ID>
                    <BindInstances>add_ln96_fu_2368_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_Pipeline_first_loop_in_first_loop_fu_5599</InstName>
                    <ModuleName>kernel_Pipeline_first_loop_in_first_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5599</ID>
                    <BindInstances>add_ln120_fu_10123_p2 indvars_iv_next50_dup14_fu_10149_p2 add_ln127_fu_11639_p2 sub_ln126_fu_12653_p2 mul_62s_26s_86_1_1_U1113 x_fu_14295_p2 sub_ln178_fu_14305_p2 add_ln122_fu_13143_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_Pipeline_cpy_third_and_fourth_loop_fu_6522</InstName>
                    <ModuleName>kernel_Pipeline_cpy_third_and_fourth_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6522</ID>
                    <BindInstances>add_ln141_fu_2368_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_Pipeline_w_second_loop_fu_6690</InstName>
                    <ModuleName>kernel_Pipeline_w_second_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6690</ID>
                    <BindInstances>add_ln170_fu_2122_p2 sub_ln178_fu_2157_p2 sub_ln178_1_fu_2211_p2 sub_ln178_2_fu_2265_p2 sub_ln178_3_fu_2319_p2 sub_ln178_4_fu_2373_p2 sub_ln178_5_fu_2427_p2 sub_ln178_6_fu_2481_p2 sub_ln178_7_fu_2535_p2 sub_ln178_8_fu_2589_p2 sub_ln178_9_fu_2643_p2 sub_ln178_10_fu_2697_p2 sub_ln178_11_fu_2751_p2 sub_ln178_12_fu_2805_p2 sub_ln178_13_fu_2859_p2 sub_ln178_14_fu_2913_p2 sub_ln178_15_fu_2967_p2 add_ln182_fu_2999_p2 add_ln182_1_fu_3005_p2 add_ln182_4_fu_3023_p2 add_ln182_7_fu_3041_p2 add_ln182_8_fu_3047_p2 add_ln182_11_fu_3065_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_Pipeline_6_fu_6951</InstName>
                    <ModuleName>kernel_Pipeline_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6951</ID>
                    <BindInstances>empty_fu_2165_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>grp_fu_7226_p2 grp_fu_7256_p2 grp_fu_7262_p2 sub_ln64_4_fu_13532_p2 grp_fu_7298_p2 grp_fu_7304_p2 add_ln64_2_fu_13636_p2 sub_ln186_fu_19786_p2 sub_ln186_1_fu_19806_p2 n_1_fu_14648_p2 grp_fu_7226_p2 grp_fu_7256_p2 grp_fu_7262_p2 sub_ln195_4_fu_14682_p2 grp_fu_7298_p2 grp_fu_7304_p2 add_ln195_2_fu_14786_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>ap_fixed_base</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i_fu_94_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_common.h:724" URAM="0" VARIABLE="sub_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_fu_114_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_common.h:724" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub30_fu_126_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_common.h:724" URAM="0" VARIABLE="sub30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub31_fu_132_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_common.h:724" URAM="0" VARIABLE="sub31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cordic_circ_apfixed_35_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>8.886</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>689</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10272</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tz_fu_316_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:101" URAM="0" VARIABLE="tz"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_450_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_456_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_fu_462_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_468_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_558_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_1_fu_564_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_1_fu_570_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_576_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_662_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_2_fu_668_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_2_fu_674_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_2_fu_680_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_766_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_3_fu_772_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_3_fu_778_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_3_fu_784_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_4_fu_870_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_4_fu_876_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_4_fu_882_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_4_fu_888_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_5_fu_1016_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_5_fu_1021_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_5_fu_1026_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_5_fu_1031_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_6_fu_1078_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_6_fu_1084_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_6_fu_1090_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_6_fu_1096_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_7_fu_1170_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_7_fu_1176_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_7_fu_1182_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_7_fu_1188_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_8_fu_1274_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_8_fu_1280_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_8_fu_1286_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_8_fu_1292_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_9_fu_1378_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_9_fu_1384_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_9_fu_1390_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_9_fu_1396_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_10_fu_1482_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_10_fu_1488_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_10_fu_1494_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_10_fu_1500_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_11_fu_1700_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_11_fu_1705_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_11_fu_1710_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_11_fu_1715_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_12_fu_1762_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_12_fu_1768_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_12_fu_1774_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_12_fu_1780_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_13_fu_1828_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_13_fu_1834_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_13_fu_1840_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_13_fu_1846_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_14_fu_1894_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_14_fu_1900_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_14_fu_1906_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_14_fu_1912_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_15_fu_1986_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_15_fu_1992_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_15_fu_1998_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_15_fu_2004_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_16_fu_2090_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_16_fu_2096_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_16_fu_2102_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_16_fu_2108_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_17_fu_2380_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_17_fu_2385_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_17_fu_2390_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_17_fu_2395_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_18_fu_2442_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_18_fu_2448_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_18_fu_2454_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_18_fu_2460_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_19_fu_2508_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_19_fu_2514_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_19_fu_2520_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_19_fu_2526_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_20_fu_2574_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_20_fu_2580_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_20_fu_2586_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_20_fu_2592_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_21_fu_2640_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_21_fu_2646_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_21_fu_2652_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_21_fu_2658_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_22_fu_2706_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_22_fu_2712_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_22_fu_2718_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_22_fu_2724_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_23_fu_3048_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_23_fu_3053_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_23_fu_3058_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_23_fu_3063_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_24_fu_3110_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_24_fu_3116_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_24_fu_3122_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_24_fu_3128_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_25_fu_3176_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_25_fu_3182_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_25_fu_3188_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_25_fu_3194_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_26_fu_3242_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_26_fu_3248_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_26_fu_3254_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_26_fu_3260_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_27_fu_3308_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_27_fu_3314_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_27_fu_3320_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_27_fu_3326_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_28_fu_3374_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_28_fu_3380_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_28_fu_3386_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_28_fu_3392_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_29_fu_3438_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_29_fu_3443_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_29_fu_3448_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_29_fu_3453_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_30_fu_3500_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_30_fu_3506_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_31_fu_3544_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_30_fu_3578_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_30_fu_3584_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_31_fu_3622_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_31_fu_3644_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_32_fu_3654_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108_32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sin_33_6_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>8.886</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>9</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>987</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10837</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln237_fu_81_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:237" URAM="0" VARIABLE="sub_ln237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_41ns_73_1_1_U4" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64" URAM="0" VARIABLE="mul_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_34ns_35_1_1_U3" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="mul_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_135_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln254_fu_155_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254" URAM="0" VARIABLE="sub_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_fu_224_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274" URAM="0" VARIABLE="sub_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln292_fu_254_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:292" URAM="0" VARIABLE="sub_ln292"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>initialization</Name>
            <Loops>
                <init_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>8.886</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>57</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_loop>
                        <Name>init_loop</Name>
                        <Slack>8.92</Slack>
                        <TripCount>16</TripCount>
                        <Latency>55</Latency>
                        <AbsoluteTimeLatency>0.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>y_ap_fixed_base_fu_2014</Instance>
                            <Instance>grp_sin_33_6_s_fu_2019</Instance>
                            <Instance>grp_sin_33_6_s_fu_2024</Instance>
                            <Instance>grp_sin_33_6_s_fu_2029</Instance>
                            <Instance>grp_sin_33_6_s_fu_2034</Instance>
                            <Instance>grp_sin_33_6_s_fu_2039</Instance>
                            <Instance>grp_sin_33_6_s_fu_2044</Instance>
                            <Instance>grp_sin_33_6_s_fu_2049</Instance>
                            <Instance>grp_sin_33_6_s_fu_2054</Instance>
                            <Instance>grp_sin_33_6_s_fu_2059</Instance>
                            <Instance>grp_sin_33_6_s_fu_2064</Instance>
                            <Instance>grp_sin_33_6_s_fu_2069</Instance>
                            <Instance>grp_sin_33_6_s_fu_2074</Instance>
                            <Instance>grp_sin_33_6_s_fu_2079</Instance>
                            <Instance>grp_sin_33_6_s_fu_2084</Instance>
                            <Instance>grp_sin_33_6_s_fu_2089</Instance>
                            <Instance>grp_sin_33_6_s_fu_2094</Instance>
                        </InstanceList>
                    </init_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>110</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>24147</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>177865</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>77</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_2131_p2" SOURCE="fpga/kernel.cpp:8" URAM="0" VARIABLE="add_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="init_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U9" SOURCE="fpga/kernel.cpp:8" URAM="0" VARIABLE="mul6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="16" LOOP="init_loop" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_17_no_dsp_1_U10" SOURCE="fpga/kernel.cpp:8" URAM="0" VARIABLE="div7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="init_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="fpga/kernel.cpp:8" URAM="0" VARIABLE="sub8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_2314_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_2321_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_2328_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_2335_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_4_fu_2342_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_5_fu_2349_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_6_fu_2356_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_7_fu_2363_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_8_fu_2370_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_9_fu_2377_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_10_fu_2384_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_11_fu_2391_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_12_fu_2398_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_13_fu_2405_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_14_fu_2412_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_15_fu_2419_p2" SOURCE="fpga/kernel.cpp:16" URAM="0" VARIABLE="add_ln16_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_Pipeline_no_e_first_loop_no_e_in_first_loop</Name>
            <Loops>
                <no_e_first_loop_no_e_in_first_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.347</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <no_e_first_loop_no_e_in_first_loop>
                        <Name>no_e_first_loop_no_e_in_first_loop</Name>
                        <Slack>8.92</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </no_e_first_loop_no_e_in_first_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7174</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8717</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="no_e_first_loop_no_e_in_first_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_10117_p2" SOURCE="fpga/kernel.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="no_e_first_loop_no_e_in_first_loop" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next25_dup11_fu_10143_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next25_dup11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="no_e_first_loop_no_e_in_first_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_11633_p2" SOURCE="fpga/kernel.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="no_e_first_loop_no_e_in_first_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_fu_12647_p2" SOURCE="fpga/kernel.cpp:72" URAM="0" VARIABLE="sub_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="no_e_first_loop_no_e_in_first_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_26s_86_1_1_U16" SOURCE="fpga/kernel.cpp:72" URAM="0" VARIABLE="mul_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="no_e_first_loop_no_e_in_first_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_12653_p2" SOURCE="fpga/kernel.cpp:70" URAM="0" VARIABLE="add_ln70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_Pipeline_no_e_cpy_third_and_fourth_loop</Name>
            <Loops>
                <no_e_cpy_third_and_fourth_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.224</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <no_e_cpy_third_and_fourth_loop>
                        <Name>no_e_cpy_third_and_fourth_loop</Name>
                        <Slack>8.92</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </no_e_cpy_third_and_fourth_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1798</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>817</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="no_e_cpy_third_and_fourth_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2368_p2" SOURCE="fpga/kernel.cpp:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_Pipeline_first_loop_in_first_loop</Name>
            <Loops>
                <first_loop_in_first_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>6.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>199</Best-caseLatency>
                    <Average-caseLatency>199</Average-caseLatency>
                    <Worst-caseLatency>199</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>199</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <first_loop_in_first_loop>
                        <Name>first_loop_in_first_loop</Name>
                        <Slack>8.92</Slack>
                        <TripCount>196</TripCount>
                        <Latency>197</Latency>
                        <AbsoluteTimeLatency>1.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </first_loop_in_first_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7273</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>10178</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_loop_in_first_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_10123_p2" SOURCE="fpga/kernel.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_loop_in_first_loop" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next50_dup14_fu_10149_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next50_dup14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_loop_in_first_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_11639_p2" SOURCE="fpga/kernel.cpp:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_loop_in_first_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln126_fu_12653_p2" SOURCE="fpga/kernel.cpp:126" URAM="0" VARIABLE="sub_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="first_loop_in_first_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_26s_86_1_1_U1113" SOURCE="fpga/kernel.cpp:126" URAM="0" VARIABLE="mul_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_loop_in_first_loop" OPTYPE="sub" PRAGMA="" RTLNAME="x_fu_14295_p2" SOURCE="fpga/kernel.cpp:132" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_loop_in_first_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_fu_14305_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="first_loop_in_first_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_13143_p2" SOURCE="fpga/kernel.cpp:122" URAM="0" VARIABLE="add_ln122"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_Pipeline_cpy_third_and_fourth_loop</Name>
            <Loops>
                <cpy_third_and_fourth_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.224</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <cpy_third_and_fourth_loop>
                        <Name>cpy_third_and_fourth_loop</Name>
                        <Slack>8.92</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </cpy_third_and_fourth_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1798</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>817</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpy_third_and_fourth_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_2368_p2" SOURCE="fpga/kernel.cpp:141" URAM="0" VARIABLE="add_ln141"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_Pipeline_w_second_loop</Name>
            <Loops>
                <w_second_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.141</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <w_second_loop>
                        <Name>w_second_loop</Name>
                        <Slack>8.92</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </w_second_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2793</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_2122_p2" SOURCE="fpga/kernel.cpp:170" URAM="0" VARIABLE="add_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_fu_2157_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_1_fu_2211_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_2_fu_2265_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_3_fu_2319_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_4_fu_2373_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_5_fu_2427_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_6_fu_2481_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_7_fu_2535_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_8_fu_2589_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_9_fu_2643_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_10_fu_2697_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_11_fu_2751_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_12_fu_2805_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_13_fu_2859_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_14_fu_2913_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_15_fu_2967_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178" URAM="0" VARIABLE="sub_ln178_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_2999_p2" SOURCE="fpga/kernel.cpp:182" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_1_fu_3005_p2" SOURCE="fpga/kernel.cpp:182" URAM="0" VARIABLE="add_ln182_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_4_fu_3023_p2" SOURCE="fpga/kernel.cpp:182" URAM="0" VARIABLE="add_ln182_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_7_fu_3041_p2" SOURCE="fpga/kernel.cpp:182" URAM="0" VARIABLE="add_ln182_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_8_fu_3047_p2" SOURCE="fpga/kernel.cpp:182" URAM="0" VARIABLE="add_ln182_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="w_second_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_11_fu_3065_p2" SOURCE="fpga/kernel.cpp:182" URAM="0" VARIABLE="add_ln182_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>8.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>8.92</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>525</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1940</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2165_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel</Name>
            <Loops>
                <while_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>8.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <while_loop>
                        <Name>while_loop</Name>
                        <Slack>8.92</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>521</min>
                                <max>522</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>521 ~ 522</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop_fu_4507</Instance>
                            <Instance>grp_kernel_Pipeline_no_e_cpy_third_and_fourth_loop_fu_5431</Instance>
                            <Instance>grp_kernel_Pipeline_first_loop_in_first_loop_fu_5599</Instance>
                            <Instance>grp_kernel_Pipeline_cpy_third_and_fourth_loop_fu_6522</Instance>
                            <Instance>grp_kernel_Pipeline_w_second_loop_fu_6690</Instance>
                        </InstanceList>
                    </while_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>62</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>118</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>78448</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>211773</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>91</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7226_p2" SOURCE="fpga/kernel.cpp:64" URAM="0" VARIABLE="sub_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7256_p2" SOURCE="fpga/kernel.cpp:64" URAM="0" VARIABLE="sub_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7262_p2" SOURCE="fpga/kernel.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln64_4_fu_13532_p2" SOURCE="fpga/kernel.cpp:64" URAM="0" VARIABLE="sub_ln64_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7298_p2" SOURCE="fpga/kernel.cpp:64" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7304_p2" SOURCE="fpga/kernel.cpp:64" URAM="0" VARIABLE="sub_ln64_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_2_fu_13636_p2" SOURCE="fpga/kernel.cpp:64" URAM="0" VARIABLE="add_ln64_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln186_fu_19786_p2" SOURCE="fpga/kernel.cpp:186" URAM="0" VARIABLE="sub_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln186_1_fu_19806_p2" SOURCE="fpga/kernel.cpp:186" URAM="0" VARIABLE="sub_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="while_loop" OPTYPE="add" PRAGMA="" RTLNAME="n_1_fu_14648_p2" SOURCE="fpga/kernel.cpp:191" URAM="0" VARIABLE="n_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7226_p2" SOURCE="fpga/kernel.cpp:195" URAM="0" VARIABLE="sub_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7256_p2" SOURCE="fpga/kernel.cpp:195" URAM="0" VARIABLE="sub_ln195_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7262_p2" SOURCE="fpga/kernel.cpp:195" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln195_4_fu_14682_p2" SOURCE="fpga/kernel.cpp:195" URAM="0" VARIABLE="sub_ln195_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7298_p2" SOURCE="fpga/kernel.cpp:195" URAM="0" VARIABLE="add_ln195_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7304_p2" SOURCE="fpga/kernel.cpp:195" URAM="0" VARIABLE="sub_ln195_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_2_fu_14786_p2" SOURCE="fpga/kernel.cpp:195" URAM="0" VARIABLE="add_ln195_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim enable_dataflow_profiling="1" enable_fifo_sizing="1" trace_level="all"/>
        <config_export flow="syn" output="C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga" vivado_clock="4"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v_out" index="0" direction="out" srcType="ap_fixed&lt;32, 5, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="v_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="convFPGA" index="1" direction="out" srcType="bool*" srcSize="1">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="convFPGA_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="convFPGA_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="numIter" index="2" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="numIter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="numIter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="v_out_1" access="W" description="Data signal of v_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_out" access="W" description="Bit 31 to 0 of v_out"/>
                    </fields>
                </register>
                <register offset="0x14" name="v_out_2" access="W" description="Data signal of v_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_out" access="W" description="Bit 63 to 32 of v_out"/>
                    </fields>
                </register>
                <register offset="0x1c" name="convFPGA_1" access="W" description="Data signal of convFPGA" range="32">
                    <fields>
                        <field offset="0" width="32" name="convFPGA" access="W" description="Bit 31 to 0 of convFPGA"/>
                    </fields>
                </register>
                <register offset="0x20" name="convFPGA_2" access="W" description="Data signal of convFPGA" range="32">
                    <fields>
                        <field offset="0" width="32" name="convFPGA" access="W" description="Bit 63 to 32 of convFPGA"/>
                    </fields>
                </register>
                <register offset="0x28" name="numIter_1" access="W" description="Data signal of numIter" range="32">
                    <fields>
                        <field offset="0" width="32" name="numIter" access="W" description="Bit 31 to 0 of numIter"/>
                    </fields>
                </register>
                <register offset="0x2c" name="numIter_2" access="W" description="Data signal of numIter" range="32">
                    <fields>
                        <field offset="0" width="32" name="numIter" access="W" description="Bit 63 to 32 of numIter"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="v_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="convFPGA"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="numIter"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="v_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="v_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="convFPGA"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1" final_bitwidth="32" argName="convFPGA"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="numIter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="numIter"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=58</column>
                    <column name="m_axi_gmem1">1 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">v_out_1, 0x10, 32, W, Data signal of v_out, </column>
                    <column name="s_axi_control">v_out_2, 0x14, 32, W, Data signal of v_out, </column>
                    <column name="s_axi_control">convFPGA_1, 0x1c, 32, W, Data signal of convFPGA, </column>
                    <column name="s_axi_control">convFPGA_2, 0x20, 32, W, Data signal of convFPGA, </column>
                    <column name="s_axi_control">numIter_1, 0x28, 32, W, Data signal of numIter, </column>
                    <column name="s_axi_control">numIter_2, 0x2c, 32, W, Data signal of numIter, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v_out">out, ap_fixed&lt;32 5 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="convFPGA">out, bool*</column>
                    <column name="numIter">out, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="v_out">m_axi_gmem0, interface, , </column>
                    <column name="v_out">s_axi_control, register, offset, name=v_out_1 offset=0x10 range=32</column>
                    <column name="v_out">s_axi_control, register, offset, name=v_out_2 offset=0x14 range=32</column>
                    <column name="convFPGA">m_axi_gmem1, interface, , </column>
                    <column name="convFPGA">s_axi_control, register, offset, name=convFPGA_1 offset=0x1c range=32</column>
                    <column name="convFPGA">s_axi_control, register, offset, name=convFPGA_2 offset=0x20 range=32</column>
                    <column name="numIter">m_axi_gmem1, interface, , </column>
                    <column name="numIter">s_axi_control, register, offset, name=numIter_1 offset=0x28 range=32</column>
                    <column name="numIter">s_axi_control, register, offset, name=numIter_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem0">write, 16, 512</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="8">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">v_out, fpga/kernel.cpp:202:2, write, Widened, 16, anonymous, fpga/kernel.cpp:202:2</column>
                    <column name="m_axi_gmem0">v_out, fpga/kernel.cpp:202:2, write, Inferred, 256, anonymous, fpga/kernel.cpp:202:2</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="fpga/kernel.cpp:10" status="valid" parentFunction="initialization" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="fpga/kernel.cpp:11" status="valid" parentFunction="initialization" variable="" isDirective="0" options="factor=unroll_factor"/>
        <Pragma type="unroll" location="fpga/kernel.cpp:29" status="valid" parentFunction="mycpy" variable="" isDirective="0" options="factor=unroll_factor"/>
        <Pragma type="interface" location="fpga/kernel.cpp:37" status="valid" parentFunction="kernel" variable="v_out" isDirective="0" options="m_axi depth=16*16 port=v_out bundle=gmem0"/>
        <Pragma type="interface" location="fpga/kernel.cpp:38" status="valid" parentFunction="kernel" variable="convFPGA" isDirective="0" options="m_axi depth=1 port=convFPGA bundle=gmem1"/>
        <Pragma type="interface" location="fpga/kernel.cpp:39" status="valid" parentFunction="kernel" variable="numIter" isDirective="0" options="m_axi depth=1 port=numIter bundle=gmem1"/>
        <Pragma type="interface" location="fpga/kernel.cpp:41" status="valid" parentFunction="kernel" variable="v_out" isDirective="0" options="s_axilite port=v_out"/>
        <Pragma type="interface" location="fpga/kernel.cpp:42" status="valid" parentFunction="kernel" variable="convFPGA" isDirective="0" options="s_axilite port=convFPGA"/>
        <Pragma type="interface" location="fpga/kernel.cpp:43" status="valid" parentFunction="kernel" variable="numIter" isDirective="0" options="s_axilite port=numIter"/>
        <Pragma type="interface" location="fpga/kernel.cpp:44" status="valid" parentFunction="kernel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="fpga/kernel.cpp:48" status="valid" parentFunction="kernel" variable="f" isDirective="0" options="variable=f type=complete dim=1"/>
        <Pragma type="array_partition" location="fpga/kernel.cpp:49" status="valid" parentFunction="kernel" variable="vp" isDirective="0" options="variable=vp type=complete dim=1"/>
        <Pragma type="array_partition" location="fpga/kernel.cpp:50" status="valid" parentFunction="kernel" variable="v" isDirective="0" options="variable=v type=complete dim=1"/>
        <Pragma type="unroll" location="fpga/kernel.cpp:175" status="valid" parentFunction="kernel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

