# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile {//Mac/Home/Desktop/ECE550/Proj_2/regfile/dec5to32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:28 on Sep 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile" //Mac/Home/Desktop/ECE550/Proj_2/regfile/dec5to32.v 
# -- Compiling module dec5to32
# 
# Top level modules:
# 	dec5to32
# End time: 21:16:28 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/Desktop/ECE550/Proj_2/regfile {/Desktop/ECE550/Proj_2/regfile/dec5to32_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:28 on Sep 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/Desktop/ECE550/Proj_2/regfile" /Desktop/ECE550/Proj_2/regfile/dec5to32_tb.v 
# -- Compiling module dec5to32_tb
# 
# Top level modules:
# 	dec5to32_tb
# End time: 21:16:28 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dec5to32_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dec5to32_tb 
# Start time: 21:16:28 on Sep 26,2023
# Loading work.dec5to32_tb
# Loading work.dec5to32
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# Testcase 1 failed,got (00000000000000000000000000000100)
# Simulation failed with           1 error(s).
# Break key hit
# Break in Module dec5to32_tb at /Desktop/ECE550/Proj_2/regfile/dec5to32_tb.v line 55
# End time: 21:28:28 on Sep 26,2023, Elapsed time: 0:12:00
# Errors: 0, Warnings: 0
