Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 30 18:18:10 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs                                              1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           14          
PDRC-190   Warning           Suboptimally placed synchronized register chain                                                        12          
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-16  Warning           Large setup violation                                                                                  597         
TIMING-18  Warning           Missing input or output delay                                                                          15          
TIMING-20  Warning           Non-clocked latch                                                                                      849         
TIMING-24  Warning           Overridden Max delay datapath only                                                                     26          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint                                                   12          
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  3           
XDCB-5     Warning           Runtime inefficient way to find pin objects                                                            1           
LATCH-1    Advisory          Existing latches in the design                                                                         1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (138870)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (849)
5. checking no_input_delay (38)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (138870)
-----------------------------
 There are 817 register/latch pins with no clock driven by root clock pin: cpu_aresetn_2_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/FSM_sequential_cache_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/FSM_sequential_cache_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/FSM_sequential_cache_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/loadForward_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/missBuffer_retNum_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/missBuffer_retNum_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_offset_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_offset_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_op_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_uncache_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wstrb_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wstrb_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wstrb_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wstrb_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_llbctl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_prmd_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_prmd_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_prmd_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[0]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[1]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[2]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/llbit_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[112]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[129]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[130]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[131]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[132]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[133]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[137]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[138]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[139]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[141]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[142]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[143]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[144]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[145]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[146]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[147]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[148]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[149]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[150]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[151]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[152]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[153]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[154]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[155]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[156]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[157]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[158]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[159]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[160]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[161]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[162]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[163]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[164]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[165]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[166]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[167]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[168]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[169]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[170]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[171]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[172]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[173]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[174]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[175]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[176]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[177]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[178]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[179]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[180]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[181]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[182]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[183]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[184]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[185]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[186]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[187]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[188]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[189]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[190]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[191]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[192]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[193]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[194]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[195]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[196]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[197]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[198]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[199]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[200]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[233]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[234]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[235]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[236]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[237]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[238]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[239]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[240]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[241]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[242]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[243]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[244]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[245]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[246]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[247]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[248]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[249]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[250]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[251]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[252]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[82]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[84]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[86]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[87]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[88]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[89]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[90]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[91]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[92]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[93]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[94]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_too_small_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/fsm_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/fsm_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/no_iter_needed_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/rem_sign_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_mid/u_if_stage/mem_to_if_bus_r_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_mid/u_if_stage/mem_to_if_bus_r_valid_reg/Q (HIGH)

 There are 849 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[147]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[155]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[156]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[157]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[158]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[159]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[160]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[162]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[163]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[164]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[165]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[166]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[176]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[177]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[178]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[179]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[180]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[181]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[182]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[183]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[184]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[185]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[186]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[187]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[188]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[189]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[190]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[191]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[192]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[193]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[194]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[195]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[226]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[227]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[258]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[259]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[260]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[261]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[262]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[263]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[264]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[265]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[266]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[267]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[268]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[269]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[270]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[271]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[272]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[273]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[274]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[275]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[276]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[277]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[278]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[279]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[280]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[281]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[282]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[283]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[284]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[285]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[286]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[287]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[288]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[289]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[290]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[291]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[292]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[293]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[294]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[295]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[296]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[297]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[298]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[299]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[300]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[33]/Q (HIGH)

 There are 849 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[0].tlb_e_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[10].tlb_e_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[11].tlb_e_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[12].tlb_e_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[13].tlb_e_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[14].tlb_e_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[15].tlb_e_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[16].tlb_e_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[17].tlb_e_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[18].tlb_e_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[19].tlb_e_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[1].tlb_e_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[20].tlb_e_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[21].tlb_e_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[22].tlb_e_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[23].tlb_e_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[24].tlb_e_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[25].tlb_e_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[26].tlb_e_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[27].tlb_e_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[28].tlb_e_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[29].tlb_e_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[2].tlb_e_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[30].tlb_e_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[31].tlb_e_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[4].tlb_e_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[5].tlb_e_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[6].tlb_e_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[7].tlb_e_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[8].tlb_e_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[9].tlb_e_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[100]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[101]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[68]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[70]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[71]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[72]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[73]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[74]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[75]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[76]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[77]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[78]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[79]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[80]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[81]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[82]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[83]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[84]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[85]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[86]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[87]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[88]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[89]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[90]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[91]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[92]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[93]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[94]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[95]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[96]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[97]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[98]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[99]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_issue.active_target_hot_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/infor_flag_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (849)
--------------------------------------------------
 There are 849 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.705    -3946.662                   1089                67661        0.058        0.000                      0                67584        0.000        0.000                       0                 26627  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                          ------------         ----------      --------------
clk                                                                                                                                                            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_pll_33                                                                                                                                          {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                                                                                                                                           {0.000 2.500}        5.000           200.000         
  clk_out2_clk_pll_33                                                                                                                                          {0.000 15.152}       30.303          33.000          
  clkfbout_clk_pll_33                                                                                                                                          {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                                                                                           {0.000 5.000}        10.000          100.000         
  freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.250}        2.500           400.000         
      iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {0.000 1.250}        2.500           400.000         
      iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
  mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
    oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv                                                                                                                                           {0.000 2.500}        5.000           200.000         
    oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_1                                                                                                                                         {0.000 2.500}        5.000           200.000         
    oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_2                                                                                                                                         {0.000 5.000}        10.000          100.000         
    oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_3                                                                                                                                         {0.000 5.000}        10.000          100.000         
  pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
  pll_clkfbout                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          
mrxclk_0                                                                                                                                                       {0.000 20.000}       40.000          25.000          
mtxclk_0                                                                                                                                                       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                                                                                              3.000        0.000                       0                     4  
  clk_out1_clk_pll_33                                                                                                                                              -12.705    -3940.517                   1086                15356        0.086        0.000                      0                15356        8.870        0.000                       0                  6525  
  clk_out1_clk_wiz_0                                                                                                                                                 2.409        0.000                      0                  126        0.108        0.000                      0                  126        0.264        0.000                       0                    64  
  clk_out2_clk_pll_33                                                                                                                                               13.426        0.000                      0                21739        0.064        0.000                      0                21739       14.022        0.000                       0                  8034  
  clkfbout_clk_pll_33                                                                                                                                                                                                                                                                                           18.408        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                             8.408        0.000                       0                     3  
  freq_refclk                                                                                                                                                                                                                                                                                                    0.001        0.000                       0                     8  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
      iserdes_clkdiv                                                                                                                                                 8.285        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
      iserdes_clkdiv_1                                                                                                                                               8.297        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
  mem_refclk                                                                                                                                                         1.407        0.000                      0                    1        0.336        0.000                      0                    1        0.715        0.000                       0                     8  
    oserdes_clk                                                                                                                                                      1.190        0.000                      0                    4        0.408        0.000                      0                    4        1.026        0.000                       0                    12  
      oserdes_clkdiv                                                                                                                                                 3.863        0.000                      0                   36        0.087        0.000                      0                   36        0.000        0.000                       0                    11  
    oserdes_clk_1                                                                                                                                                    1.175        0.000                      0                    4        0.413        0.000                      0                    4        1.026        0.000                       0                    12  
      oserdes_clkdiv_1                                                                                                                                               3.852        0.000                      0                   36        0.091        0.000                      0                   36        0.000        0.000                       0                    11  
    oserdes_clk_2                                                                                                                                                                                                                                                                                                1.026        0.000                       0                    10  
      oserdes_clkdiv_2                                                                                                                                               8.858        0.000                      0                   36        0.089        0.000                      0                   36        2.850        0.000                       0                    10  
    oserdes_clk_3                                                                                                                                                                                                                                                                                                1.029        0.000                       0                    12  
      oserdes_clkdiv_3                                                                                                                                               8.872        0.000                      0                   48        0.083        0.000                      0                   48        2.850        0.000                       0                    13  
  pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
    clk_pll_i                                                                                                                                                        0.765        0.000                      0                27185        0.058        0.000                      0                27185        2.850        0.000                       0                 11160  
  pll_clkfbout                                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
  sync_pulse                                                                                                                                                                                                                                                                                                     1.428        0.000                       0                     8  
mrxclk_0                                                                                                                                                            35.282        0.000                      0                  965        0.102        0.000                      0                  965       19.500        0.000                       0                   376  
mtxclk_0                                                                                                                                                            35.056        0.000                      0                  644        0.105        0.000                      0                  644       19.500        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i            clk_out1_clk_wiz_0        18.047        0.000                      0                    1                                                                        
sync_pulse           mem_refclk                 0.978        0.000                      0                    1        0.673        0.000                      0                    1  
oserdes_clk          oserdes_clkdiv             1.694        0.000                      0                   15        0.076        0.000                      0                   15  
oserdes_clk_1        oserdes_clkdiv_1           1.694        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_2        oserdes_clkdiv_2           1.694        0.000                      0                   10        0.075        0.000                      0                   10  
oserdes_clk_3        oserdes_clkdiv_3           1.694        0.000                      0                   13        0.095        0.000                      0                   13  
clk_out1_clk_wiz_0   clk_pll_i                 15.620        0.000                      0                   12        0.439        0.000                      0                   12  
clk_out2_clk_pll_33  clk_pll_i                 -2.089       -6.145                      3                   78        0.068        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_out1_clk_pll_33  clk_out1_clk_pll_33       17.683        0.000                      0                  111        0.231        0.000                      0                  111  
**async_default**    clk_out2_clk_pll_33  clk_out2_clk_pll_33       25.696        0.000                      0                  481        0.341        0.000                      0                  481  
**async_default**    clk_pll_i            clk_pll_i                  6.233        0.000                      0                  680        0.350        0.000                      0                  680  
**default**          clk_pll_i                                       2.504        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7   clk_pll_33/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll_33
  To Clock:  clk_out1_clk_pll_33

Setup :         1086  Failing Endpoints,  Worst Slack      -12.705ns,  Total Violation    -3940.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.705ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.503ns  (logic 8.793ns (27.053%)  route 23.710ns (72.947%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 25.325 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.708    38.004    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y99         FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.427    25.325    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y99         FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[10]/C
                         clock pessimism              0.207    25.532    
                         clock uncertainty           -0.065    25.467    
    SLICE_X71Y99         FDRE (Setup_fdre_C_CE)      -0.168    25.299    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[10]
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                         -38.004    
  -------------------------------------------------------------------
                         slack                                -12.705    

Slack (VIOLATED) :        -12.705ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.503ns  (logic 8.793ns (27.053%)  route 23.710ns (72.947%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 25.325 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.708    38.004    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y99         FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.427    25.325    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y99         FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[11]/C
                         clock pessimism              0.207    25.532    
                         clock uncertainty           -0.065    25.467    
    SLICE_X71Y99         FDRE (Setup_fdre_C_CE)      -0.168    25.299    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[11]
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                         -38.004    
  -------------------------------------------------------------------
                         slack                                -12.705    

Slack (VIOLATED) :        -12.705ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.503ns  (logic 8.793ns (27.053%)  route 23.710ns (72.947%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 25.325 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.708    38.004    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y99         FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.427    25.325    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y99         FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[12]/C
                         clock pessimism              0.207    25.532    
                         clock uncertainty           -0.065    25.467    
    SLICE_X71Y99         FDRE (Setup_fdre_C_CE)      -0.168    25.299    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[12]
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                         -38.004    
  -------------------------------------------------------------------
                         slack                                -12.705    

Slack (VIOLATED) :        -12.705ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.503ns  (logic 8.793ns (27.053%)  route 23.710ns (72.947%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 25.325 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.708    38.004    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y99         FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.427    25.325    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y99         FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[13]/C
                         clock pessimism              0.207    25.532    
                         clock uncertainty           -0.065    25.467    
    SLICE_X71Y99         FDRE (Setup_fdre_C_CE)      -0.168    25.299    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[13]
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                         -38.004    
  -------------------------------------------------------------------
                         slack                                -12.705    

Slack (VIOLATED) :        -12.661ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.382ns  (logic 8.793ns (27.154%)  route 23.589ns (72.846%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.587    37.883    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y101        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.290    25.187    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y101        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[18]/C
                         clock pessimism              0.267    25.455    
                         clock uncertainty           -0.065    25.390    
    SLICE_X71Y101        FDRE (Setup_fdre_C_CE)      -0.168    25.222    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[18]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                         -37.883    
  -------------------------------------------------------------------
                         slack                                -12.661    

Slack (VIOLATED) :        -12.661ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.382ns  (logic 8.793ns (27.154%)  route 23.589ns (72.846%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.587    37.883    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y101        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.290    25.187    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y101        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[19]/C
                         clock pessimism              0.267    25.455    
                         clock uncertainty           -0.065    25.390    
    SLICE_X71Y101        FDRE (Setup_fdre_C_CE)      -0.168    25.222    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[19]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                         -37.883    
  -------------------------------------------------------------------
                         slack                                -12.661    

Slack (VIOLATED) :        -12.661ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.382ns  (logic 8.793ns (27.154%)  route 23.589ns (72.846%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.587    37.883    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y101        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.290    25.187    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y101        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[20]/C
                         clock pessimism              0.267    25.455    
                         clock uncertainty           -0.065    25.390    
    SLICE_X71Y101        FDRE (Setup_fdre_C_CE)      -0.168    25.222    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[20]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                         -37.883    
  -------------------------------------------------------------------
                         slack                                -12.661    

Slack (VIOLATED) :        -12.661ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.382ns  (logic 8.793ns (27.154%)  route 23.589ns (72.846%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.587    37.883    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y101        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.290    25.187    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y101        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[21]/C
                         clock pessimism              0.267    25.455    
                         clock uncertainty           -0.065    25.390    
    SLICE_X71Y101        FDRE (Setup_fdre_C_CE)      -0.168    25.222    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[21]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                         -37.883    
  -------------------------------------------------------------------
                         slack                                -12.661    

Slack (VIOLATED) :        -12.650ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.372ns  (logic 8.793ns (27.163%)  route 23.579ns (72.837%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.576    37.872    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y105        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.290    25.187    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y105        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[34]/C
                         clock pessimism              0.267    25.455    
                         clock uncertainty           -0.065    25.390    
    SLICE_X71Y105        FDRE (Setup_fdre_C_CE)      -0.168    25.222    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[34]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                         -37.872    
  -------------------------------------------------------------------
                         slack                                -12.650    

Slack (VIOLATED) :        -12.650ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.372ns  (logic 8.793ns (27.163%)  route 23.579ns (72.837%))
  Logic Levels:           56  (CARRY4=16 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.402     5.501    cpu_mid/u_exe_stage/clk_out1
    SLICE_X51Y117        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.379     5.880 r  cpu_mid/u_exe_stage/exe_data_reg[243]/Q
                         net (fo=34, routed)          0.890     6.770    cpu_mid/u_exe_stage/alu_op[2]
    SLICE_X50Y116        LUT5 (Prop_lut5_I3_O)        0.105     6.875 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14/O
                         net (fo=1, routed)           0.000     6.875    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.332 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.332    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.430    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.626    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.724    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.904 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/O[0]
                         net (fo=1, routed)           0.829     8.733    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_7
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.249     8.982 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7/O
                         net (fo=1, routed)           0.557     9.539    cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_7_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.644 r  cpu_mid/u_exe_stage/requestBuffer_tag[8]_i_2/O
                         net (fo=3, routed)           0.789    10.433    cpu_mid/u_exe_stage/exe_aluResult[19]
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.538 r  cpu_mid/u_exe_stage/mem_data[154]_i_264/O
                         net (fo=32, routed)          1.147    11.685    cpu_mid/u_tlb/mem_data_reg[154]_i_74_0[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.105    11.790 r  cpu_mid/u_tlb/mem_data[151]_i_48/O
                         net (fo=1, routed)           0.000    11.790    cpu_mid/u_tlb/mem_data[151]_i_48_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    12.055 r  cpu_mid/u_tlb/mem_data_reg[151]_i_18/CO[2]
                         net (fo=3, routed)           0.612    12.667    cpu_mid/u_tlb/match_item1_12
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.252    12.919 r  cpu_mid/u_tlb/mem_data[151]_i_6/O
                         net (fo=6, routed)           0.822    13.740    cpu_mid/u_tlb/mem_data[151]_i_6_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I4_O)        0.105    13.845 r  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=11, routed)          0.328    14.173    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X73Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.278 r  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=14, routed)          0.703    14.981    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X72Y124        LUT6 (Prop_lut6_I3_O)        0.105    15.086 r  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=25, routed)          0.445    15.531    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.105    15.636 r  cpu_mid/u_tlb/mem_data[154]_i_13/O
                         net (fo=19, routed)          0.800    16.436    cpu_mid/u_tlb/mem_data[154]_i_13_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I2_O)        0.105    16.541 f  cpu_mid/u_tlb/mem_data[163]_i_54/O
                         net (fo=1, routed)           0.680    17.221    cpu_mid/u_tlb/mem_data[163]_i_54_n_0
    SLICE_X75Y117        LUT6 (Prop_lut6_I5_O)        0.105    17.326 f  cpu_mid/u_tlb/mem_data[163]_i_27/O
                         net (fo=1, routed)           0.796    18.122    cpu_mid/u_tlb/mem_data[163]_i_27_n_0
    SLICE_X73Y116        LUT6 (Prop_lut6_I3_O)        0.105    18.227 f  cpu_mid/u_tlb/mem_data[163]_i_9/O
                         net (fo=1, routed)           0.689    18.916    cpu_mid/u_tlb/mem_data[163]_i_9_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105    19.021 f  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=4, routed)           0.496    19.517    cpu_mid/u_tlb/s1_v
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    19.622 f  cpu_mid/u_tlb/mem_data[163]_i_1/O
                         net (fo=2, routed)           0.508    20.129    cpu_mid/u_tlb/csr_crmd_reg[1]
    SLICE_X68Y109        LUT6 (Prop_lut6_I5_O)        0.105    20.234 f  cpu_mid/u_tlb/mem_data[299]_i_2/O
                         net (fo=4, routed)           0.254    20.489    cpu_mid/u_exe_stage/mem_data_reg[299]
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.105    20.594 r  cpu_mid/u_exe_stage/rf_rdata_r[31]_i_6/O
                         net (fo=64, routed)          0.707    21.300    cpu_mid/u_wb_stage/rf_rdata_r_reg[31]_1
    SLICE_X67Y102        LUT5 (Prop_lut5_I3_O)        0.105    21.405 r  cpu_mid/u_wb_stage/rf_rdata_r[3]_i_1/O
                         net (fo=5, routed)           0.635    22.041    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.105    22.146 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.146    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    22.462 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.462    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.562 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.562    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.662 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.762 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.762    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.862 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.862    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.962 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.962    cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    23.161 r  cpu_mid/u_id_stage/br_target_buf_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.545    23.706    cpu_mid/u_id_stage/id_to_if_bus[27]
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.244    23.950 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12/O
                         net (fo=1, routed)           0.000    23.950    cpu_mid/u_id_stage/br_target_buf_reg[31]_i_12_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    24.425 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_9/CO[2]
                         net (fo=3, routed)           0.492    24.917    cpu_mid/u_id_stage/br_taken0
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.261    25.178 f  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.116    25.294    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.105    25.399 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_2/O
                         net (fo=5, routed)           0.260    25.659    cpu_mid/u_if_stage/id_to_if_bus[32]
    SLICE_X70Y108        LUT5 (Prop_lut5_I4_O)        0.105    25.764 r  cpu_mid/u_if_stage/requestBuffer_index[1]_i_5/O
                         net (fo=30, routed)          0.509    26.273    cpu_mid/u_if_stage/requestBuffer_index[1]_i_5_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.105    26.378 f  cpu_mid/u_if_stage/if_pc[16]_i_4/O
                         net (fo=1, routed)           0.386    26.764    cpu_mid/u_if_stage/if_pc[16]_i_4_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.105    26.869 r  cpu_mid/u_if_stage/if_pc[16]_i_2/O
                         net (fo=1, routed)           0.000    26.869    cpu_mid/u_if_stage/if_pc[16]_i_2_n_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    27.047 r  cpu_mid/u_if_stage/if_pc_reg[16]_i_1/O
                         net (fo=34, routed)          1.042    28.089    cpu_mid/u_tlb/s0_vppn[3]
    SLICE_X80Y106        LUT6 (Prop_lut6_I2_O)        0.252    28.341 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_305/O
                         net (fo=1, routed)           0.000    28.341    cpu_mid/u_tlb/requestBuffer_tag[16]_i_305_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    28.818 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_262/CO[2]
                         net (fo=1, routed)           0.547    29.365    cpu_mid/u_tlb/match_item0_12
    SLICE_X81Y109        LUT6 (Prop_lut6_I1_O)        0.252    29.617 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_209/O
                         net (fo=6, routed)           0.755    30.372    cpu_mid/u_tlb/requestBuffer_tag[16]_i_209_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.105    30.477 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_151/O
                         net (fo=33, routed)          0.348    30.825    cpu_mid/u_tlb/requestBuffer_tag[16]_i_151_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.105    30.930 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_156/O
                         net (fo=30, routed)          0.689    31.619    cpu_mid/u_tlb/requestBuffer_tag[16]_i_156_n_0
    SLICE_X85Y115        LUT4 (Prop_lut4_I0_O)        0.105    31.724 r  cpu_mid/u_tlb/if_ppi_i_64/O
                         net (fo=2, routed)           0.907    32.631    cpu_mid/u_tlb/if_ppi_i_64_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.105    32.736 r  cpu_mid/u_tlb/if_ppi_i_55/O
                         net (fo=1, routed)           0.691    33.427    cpu_mid/u_tlb/if_ppi_i_55_n_0
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.532 r  cpu_mid/u_tlb/if_ppi_i_43/O
                         net (fo=1, routed)           0.353    33.885    cpu_mid/u_tlb/if_ppi_i_43_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I3_O)        0.105    33.990 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.457    34.447    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.105    34.552 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.581    35.133    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.238 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.222    35.460    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I3_O)        0.105    35.565 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=1, routed)           0.622    36.187    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.105    36.292 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.290    36.582    cpu_mid/u_if_stage/PPI
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.105    36.687 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.504    37.191    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.105    37.296 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.576    37.872    cpu_mid/u_if_stage/mem_to_if_bus_r_1
    SLICE_X71Y105        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.290    25.187    cpu_mid/u_if_stage/clk_out1
    SLICE_X71Y105        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[35]/C
                         clock pessimism              0.267    25.455    
                         clock uncertainty           -0.065    25.390    
    SLICE_X71Y105        FDRE (Setup_fdre_C_CE)      -0.168    25.222    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[35]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                         -37.872    
  -------------------------------------------------------------------
                         slack                                -12.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu_mid/u_axi_bridge/awaddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.351%)  route 0.339ns (70.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.581     1.933    cpu_mid/u_axi_bridge/clk_out1
    SLICE_X58Y139        FDRE                                         r  cpu_mid/u_axi_bridge/awaddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y139        FDRE (Prop_fdre_C_Q)         0.141     2.074 r  cpu_mid/u_axi_bridge/awaddr_reg[11]/Q
                         net (fo=1, routed)           0.339     2.414    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA1
    SLICE_X56Y150        RAMD32                                       r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.484    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X56Y150        RAMD32                                       r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism             -0.277     2.207    
    SLICE_X56Y150        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.327    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cpu_mid/u_csr/csr_tcfg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_csr/csr_tval_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.061%)  route 0.330ns (63.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.617     1.969    cpu_mid/u_csr/clk_out1
    SLICE_X38Y100        FDRE                                         r  cpu_mid/u_csr/csr_tcfg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.141     2.110 r  cpu_mid/u_csr/csr_tcfg_reg[17]/Q
                         net (fo=2, routed)           0.330     2.440    cpu_mid/u_csr/csr_tcfg_reg[17]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.045     2.485 r  cpu_mid/u_csr/csr_tval[17]_i_1/O
                         net (fo=1, routed)           0.000     2.485    cpu_mid/u_csr/csr_tval[17]_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  cpu_mid/u_csr/csr_tval_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.959     2.588    cpu_mid/u_csr/clk_out1
    SLICE_X38Y98         FDRE                                         r  cpu_mid/u_csr/csr_tval_reg[17]/C
                         clock pessimism             -0.282     2.306    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.091     2.397    cpu_mid/u_csr/csr_tval_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.583     1.935    u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/INTERCONNECT_ACLK
    SLICE_X59Y144        FDRE                                         r  u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.141     2.076 r  u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[22]/Q
                         net (fo=1, routed)           0.098     2.174    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIA1
    SLICE_X60Y145        RAMD32                                       r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.483    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X60Y145        RAMD32                                       r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
                         clock pessimism             -0.532     1.951    
    SLICE_X60Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.071    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cpu_mid/u_mem_stage/mem_data_reg[266]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_csr/csr_badv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.712%)  route 0.350ns (65.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.582     1.934    cpu_mid/u_mem_stage/clk_out1
    SLICE_X63Y101        FDRE                                         r  cpu_mid/u_mem_stage/mem_data_reg[266]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141     2.075 r  cpu_mid/u_mem_stage/mem_data_reg[266]/Q
                         net (fo=2, routed)           0.350     2.425    cpu_mid/u_mem_stage/mem_data_reg_n_0_[266]
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.045     2.470 r  cpu_mid/u_mem_stage/csr_badv[5]_i_1/O
                         net (fo=1, routed)           0.000     2.470    cpu_mid/u_csr/csr_badv_reg[31]_1[5]
    SLICE_X51Y98         FDRE                                         r  cpu_mid/u_csr/csr_badv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.927     2.556    cpu_mid/u_csr/clk_out1
    SLICE_X51Y98         FDRE                                         r  cpu_mid/u_csr/csr_badv_reg[5]/C
                         clock pessimism             -0.282     2.274    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.092     2.366    cpu_mid/u_csr/csr_badv_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cpu_mid/u_if_stage/mem_to_if_bus_r_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/tlbr_ertn_stall_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.231ns (42.374%)  route 0.314ns (57.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.573     1.925    cpu_mid/u_if_stage/clk_out1
    SLICE_X77Y104        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.141     2.066 r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[42]/Q
                         net (fo=1, routed)           0.264     2.331    cpu_mid/u_if_stage/mem_to_if_bus_r[42]
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.376 r  cpu_mid/u_if_stage/tlbr_ertn_stall_i_2/O
                         net (fo=1, routed)           0.050     2.426    cpu_mid/u_if_stage/tlbr_ertn_stall0
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.471 r  cpu_mid/u_if_stage/tlbr_ertn_stall_i_1/O
                         net (fo=1, routed)           0.000     2.471    cpu_mid/u_if_stage/tlbr_ertn_stall_i_1_n_0
    SLICE_X69Y99         FDRE                                         r  cpu_mid/u_if_stage/tlbr_ertn_stall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.920     2.549    cpu_mid/u_if_stage/clk_out1
    SLICE_X69Y99         FDRE                                         r  cpu_mid/u_if_stage/tlbr_ertn_stall_reg/C
                         clock pessimism             -0.282     2.267    
    SLICE_X69Y99         FDRE (Hold_fdre_C_D)         0.091     2.358    cpu_mid/u_if_stage/tlbr_ertn_stall_reg
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.210ns (40.960%)  route 0.303ns (59.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.584     1.936    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X100Y149       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y149       FDPE (Prop_fdpe_C_Q)         0.164     2.100 r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.303     2.403    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X100Y150       LUT4 (Prop_lut4_I1_O)        0.046     2.449 r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.449    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__1[3]
    SLICE_X100Y150       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.853     2.482    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X100Y150       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.277     2.205    
    SLICE_X100Y150       FDCE (Hold_fdce_C_D)         0.131     2.336    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cpu_mid/u_wb_stage/wb_data_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.455%)  route 0.293ns (67.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.652     2.005    cpu_mid/u_wb_stage/clk_out1
    SLICE_X54Y99         FDRE                                         r  cpu_mid/u_wb_stage/wb_data_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.141     2.146 r  cpu_mid/u_wb_stage/wb_data_reg[77]/Q
                         net (fo=7, routed)           0.293     2.439    u_regfile/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X52Y104        RAMD32                                       r  u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.856     2.485    u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X52Y104        RAMD32                                       r  u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.282     2.203    
    SLICE_X52Y104        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.323    u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu_mid/u_csr/csr_tcfg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_csr/csr_tval_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.077%)  route 0.360ns (65.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.617     1.969    cpu_mid/u_csr/clk_out1
    SLICE_X38Y100        FDRE                                         r  cpu_mid/u_csr/csr_tcfg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.141     2.110 r  cpu_mid/u_csr/csr_tcfg_reg[20]/Q
                         net (fo=2, routed)           0.360     2.470    cpu_mid/u_csr/csr_tcfg_reg[20]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.045     2.515 r  cpu_mid/u_csr/csr_tval[20]_i_1/O
                         net (fo=1, routed)           0.000     2.515    cpu_mid/u_csr/csr_tval[20]_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  cpu_mid/u_csr/csr_tval_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.959     2.588    cpu_mid/u_csr/clk_out1
    SLICE_X38Y98         FDRE                                         r  cpu_mid/u_csr/csr_tval_reg[20]/C
                         clock pessimism             -0.282     2.306    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.092     2.398    cpu_mid/u_csr/csr_tval_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu_mid/u_if_stage/if_pc_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_id_stage/id_data_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.235%)  route 0.225ns (63.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.644     1.997    cpu_mid/u_if_stage/clk_out1
    SLICE_X73Y99         FDSE                                         r  cpu_mid/u_if_stage/if_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDSE (Prop_fdse_C_Q)         0.128     2.125 r  cpu_mid/u_if_stage/if_pc_reg[9]/Q
                         net (fo=3, routed)           0.225     2.350    cpu_mid/u_id_stage/D[45]
    SLICE_X70Y100        FDRE                                         r  cpu_mid/u_id_stage/id_data_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.849     2.478    cpu_mid/u_id_stage/clk_out1
    SLICE_X70Y100        FDRE                                         r  cpu_mid/u_id_stage/id_data_reg[45]/C
                         clock pessimism             -0.282     2.196    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.037     2.233    cpu_mid/u_id_stage/id_data_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.586     1.938    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y146        FDRE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y146        FDRE (Prop_fdre_C_Q)         0.141     2.079 r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/Q
                         net (fo=4, routed)           0.065     2.144    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][3]
    SLICE_X48Y146        LUT4 (Prop_lut4_I2_O)        0.045     2.189 r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.189    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X48Y146        FDRE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.856     2.485    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y146        FDRE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.534     1.951    
    SLICE_X48Y146        FDRE (Hold_fdre_C_D)         0.121     2.072    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll_33
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_33/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y34    cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y34    cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y32    cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y32    cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y32    cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y32    cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y33    cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y33    cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y34    cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y34    cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y148   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.630ns (30.265%)  route 1.452ns (69.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 3.938 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.706     0.612    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y191        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.373     3.938    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y191        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism             -0.428     3.510    
                         clock uncertainty           -0.067     3.443    
    SLICE_X18Y191        FDRE (Setup_fdre_C_R)       -0.423     3.020    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.630ns (30.265%)  route 1.452ns (69.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 3.938 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.706     0.612    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y191        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.373     3.938    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y191        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism             -0.428     3.510    
                         clock uncertainty           -0.067     3.443    
    SLICE_X18Y191        FDRE (Setup_fdre_C_R)       -0.423     3.020    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.630ns (30.265%)  route 1.452ns (69.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 3.938 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.706     0.612    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y191        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.373     3.938    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y191        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism             -0.428     3.510    
                         clock uncertainty           -0.067     3.443    
    SLICE_X18Y191        FDRE (Setup_fdre_C_R)       -0.423     3.020    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.630ns (31.971%)  route 1.341ns (68.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 3.938 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.595     0.501    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y190        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.373     3.938    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y190        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism             -0.428     3.510    
                         clock uncertainty           -0.067     3.443    
    SLICE_X18Y190        FDRE (Setup_fdre_C_R)       -0.423     3.020    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.630ns (31.971%)  route 1.341ns (68.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 3.938 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.595     0.501    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y190        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.373     3.938    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y190        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism             -0.428     3.510    
                         clock uncertainty           -0.067     3.443    
    SLICE_X18Y190        FDRE (Setup_fdre_C_R)       -0.423     3.020    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.630ns (31.971%)  route 1.341ns (68.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 3.938 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.595     0.501    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y190        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.373     3.938    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y190        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism             -0.428     3.510    
                         clock uncertainty           -0.067     3.443    
    SLICE_X18Y190        FDRE (Setup_fdre_C_R)       -0.423     3.020    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.630ns (32.969%)  route 1.281ns (67.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 3.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.536     0.441    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y185        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.369     3.934    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y185        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism             -0.428     3.506    
                         clock uncertainty           -0.067     3.439    
    SLICE_X18Y185        FDRE (Setup_fdre_C_R)       -0.423     3.016    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.630ns (32.969%)  route 1.281ns (67.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 3.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.536     0.441    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y185        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.369     3.934    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y185        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism             -0.428     3.506    
                         clock uncertainty           -0.067     3.439    
    SLICE_X18Y185        FDRE (Setup_fdre_C_R)       -0.423     3.016    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.630ns (32.969%)  route 1.281ns (67.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 3.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.536     0.441    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y185        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.369     3.934    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y185        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism             -0.428     3.506    
                         clock uncertainty           -0.067     3.439    
    SLICE_X18Y185        FDRE (Setup_fdre_C_R)       -0.423     3.016    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.630ns (32.969%)  route 1.281ns (67.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 3.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.474    -1.470    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.398    -1.072 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.745    -0.326    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X17Y183        LUT2 (Prop_lut2_I0_O)        0.232    -0.094 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.536     0.441    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X18Y185        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.369     3.934    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X18Y185        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism             -0.428     3.506    
                         clock uncertainty           -0.067     3.439    
    SLICE_X18Y185        FDRE (Setup_fdre_C_R)       -0.423     3.016    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  2.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.614    -0.415    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X17Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.218    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in[0]
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.885    -0.166    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                         clock pessimism             -0.236    -0.402    
    SLICE_X16Y181        FDRE (Hold_fdre_C_D)         0.075    -0.327    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.616    -0.413    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055    -0.194    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.887    -0.164    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.249    -0.413    
    SLICE_X16Y183        FDRE (Hold_fdre_C_D)         0.060    -0.353    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.614    -0.415    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X17Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y181        FDRE (Prop_fdre_C_Q)         0.128    -0.287 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.057    -0.230    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.885    -0.166    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism             -0.236    -0.402    
    SLICE_X16Y181        FDRE (Hold_fdre_C_D)         0.009    -0.393    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.614    -0.415    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X17Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.108    -0.165    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.885    -0.166    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism             -0.236    -0.402    
    SLICE_X16Y181        FDRE (Hold_fdre_C_D)         0.063    -0.339    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.225%)  route 0.119ns (45.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.070ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.705    -0.324    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X29Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y243        FDPE (Prop_fdpe_C_Q)         0.141    -0.183 r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/Q
                         net (fo=1, routed)           0.119    -0.064    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][11]
    SLICE_X28Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.981    -0.070    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X28Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                         clock pessimism             -0.241    -0.311    
    SLICE_X28Y243        FDPE (Hold_fdpe_C_D)         0.070    -0.241    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.614    -0.415    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X17Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.114    -0.160    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.885    -0.166    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism             -0.236    -0.402    
    SLICE_X16Y181        FDRE (Hold_fdre_C_D)         0.060    -0.342    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.073ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.703    -0.326    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X32Y245        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y245        FDPE (Prop_fdpe_C_Q)         0.141    -0.185 r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/Q
                         net (fo=1, routed)           0.118    -0.066    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][7]
    SLICE_X32Y245        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.978    -0.073    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X32Y245        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                         clock pessimism             -0.253    -0.326    
    SLICE_X32Y245        FDPE (Hold_fdpe_C_D)         0.075    -0.251    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.614    -0.415    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X17Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.163    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in[1]
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.885    -0.166    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                         clock pessimism             -0.236    -0.402    
    SLICE_X16Y181        FDRE (Hold_fdre_C_D)         0.052    -0.350    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.141%)  route 0.117ns (35.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.615    -0.414    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y182        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_fdre_C_Q)         0.164    -0.250 f  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.133    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X16Y183        LUT5 (Prop_lut5_I3_O)        0.045    -0.088 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000    -0.088    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.887    -0.164    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.235    -0.399    
    SLICE_X16Y183        FDRE (Hold_fdre_C_D)         0.121    -0.278    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.318%)  route 0.163ns (53.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.609    -0.420    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X17Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/Q
                         net (fo=1, routed)           0.163    -0.116    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in[11]
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.882    -0.169    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                         clock pessimism             -0.235    -0.404    
    SLICE_X16Y178        FDRE (Hold_fdre_C_D)         0.075    -0.329    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_pll_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000      XADC_X0Y0        mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   clk_pll_1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y3   clk_pll_1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X16Y183    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X16Y183    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3   clk_pll_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y183    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y183    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y183    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y183    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll_33
  To Clock:  clk_out2_clk_pll_33

Setup :            0  Failing Endpoints,  Worst Slack       13.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr01_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 0.505ns (3.151%)  route 15.523ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 35.477 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.811    21.606    CONFREG/rstcsr
    SLICE_X88Y155        FDRE                                         r  CONFREG/cr01_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.276    35.477    CONFREG/clk_out2
    SLICE_X88Y155        FDRE                                         r  CONFREG/cr01_reg[23]/C
                         clock pessimism              0.208    35.685    
                         clock uncertainty           -0.068    35.617    
    SLICE_X88Y155        FDRE (Setup_fdre_C_R)       -0.585    35.032    CONFREG/cr01_reg[23]
  -------------------------------------------------------------------
                         required time                         35.032    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 13.426    

Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr01_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 0.505ns (3.151%)  route 15.523ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 35.477 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.811    21.606    CONFREG/rstcsr
    SLICE_X88Y155        FDRE                                         r  CONFREG/cr01_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.276    35.477    CONFREG/clk_out2
    SLICE_X88Y155        FDRE                                         r  CONFREG/cr01_reg[27]/C
                         clock pessimism              0.208    35.685    
                         clock uncertainty           -0.068    35.617    
    SLICE_X88Y155        FDRE (Setup_fdre_C_R)       -0.585    35.032    CONFREG/cr01_reg[27]
  -------------------------------------------------------------------
                         required time                         35.032    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 13.426    

Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr01_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 0.505ns (3.151%)  route 15.523ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 35.477 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.811    21.606    CONFREG/rstcsr
    SLICE_X88Y155        FDRE                                         r  CONFREG/cr01_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.276    35.477    CONFREG/clk_out2
    SLICE_X88Y155        FDRE                                         r  CONFREG/cr01_reg[4]/C
                         clock pessimism              0.208    35.685    
                         clock uncertainty           -0.068    35.617    
    SLICE_X88Y155        FDRE (Setup_fdre_C_R)       -0.585    35.032    CONFREG/cr01_reg[4]
  -------------------------------------------------------------------
                         required time                         35.032    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 13.426    

Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr01_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 0.505ns (3.151%)  route 15.523ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 35.477 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.811    21.606    CONFREG/rstcsr
    SLICE_X88Y155        FDRE                                         r  CONFREG/cr01_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.276    35.477    CONFREG/clk_out2
    SLICE_X88Y155        FDRE                                         r  CONFREG/cr01_reg[5]/C
                         clock pessimism              0.208    35.685    
                         clock uncertainty           -0.068    35.617    
    SLICE_X88Y155        FDRE (Setup_fdre_C_R)       -0.585    35.032    CONFREG/cr01_reg[5]
  -------------------------------------------------------------------
                         required time                         35.032    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 13.426    

Slack (MET) :             13.497ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr00_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 0.505ns (3.151%)  route 15.523ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 35.477 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.811    21.606    CONFREG/rstcsr
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.276    35.477    CONFREG/clk_out2
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[20]/C
                         clock pessimism              0.208    35.685    
                         clock uncertainty           -0.068    35.617    
    SLICE_X89Y155        FDRE (Setup_fdre_C_R)       -0.514    35.103    CONFREG/cr00_reg[20]
  -------------------------------------------------------------------
                         required time                         35.103    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 13.497    

Slack (MET) :             13.497ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr00_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 0.505ns (3.151%)  route 15.523ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 35.477 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.811    21.606    CONFREG/rstcsr
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.276    35.477    CONFREG/clk_out2
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[23]/C
                         clock pessimism              0.208    35.685    
                         clock uncertainty           -0.068    35.617    
    SLICE_X89Y155        FDRE (Setup_fdre_C_R)       -0.514    35.103    CONFREG/cr00_reg[23]
  -------------------------------------------------------------------
                         required time                         35.103    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 13.497    

Slack (MET) :             13.497ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr00_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 0.505ns (3.151%)  route 15.523ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 35.477 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.811    21.606    CONFREG/rstcsr
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.276    35.477    CONFREG/clk_out2
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[2]/C
                         clock pessimism              0.208    35.685    
                         clock uncertainty           -0.068    35.617    
    SLICE_X89Y155        FDRE (Setup_fdre_C_R)       -0.514    35.103    CONFREG/cr00_reg[2]
  -------------------------------------------------------------------
                         required time                         35.103    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 13.497    

Slack (MET) :             13.497ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr00_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 0.505ns (3.151%)  route 15.523ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 35.477 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.811    21.606    CONFREG/rstcsr
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.276    35.477    CONFREG/clk_out2
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[3]/C
                         clock pessimism              0.208    35.685    
                         clock uncertainty           -0.068    35.617    
    SLICE_X89Y155        FDRE (Setup_fdre_C_R)       -0.514    35.103    CONFREG/cr00_reg[3]
  -------------------------------------------------------------------
                         required time                         35.103    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 13.497    

Slack (MET) :             13.497ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr00_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 0.505ns (3.151%)  route 15.523ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 35.477 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.811    21.606    CONFREG/rstcsr
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.276    35.477    CONFREG/clk_out2
    SLICE_X89Y155        FDRE                                         r  CONFREG/cr00_reg[4]/C
                         clock pessimism              0.208    35.685    
                         clock uncertainty           -0.068    35.617    
    SLICE_X89Y155        FDRE (Setup_fdre_C_R)       -0.514    35.103    CONFREG/cr00_reg[4]
  -------------------------------------------------------------------
                         required time                         35.103    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 13.497    

Slack (MET) :             13.529ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            CONFREG/cr04_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        15.923ns  (logic 0.505ns (3.171%)  route 15.418ns (96.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 35.476 - 30.303 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.479     5.578    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X15Y184        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.379     5.957 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         2.712     8.669    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X9Y137         LUT1 (Prop_lut1_I0_O)        0.126     8.795 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       12.706    21.502    CONFREG/rstcsr
    SLICE_X88Y158        FDRE                                         r  CONFREG/cr04_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.275    35.476    CONFREG/clk_out2
    SLICE_X88Y158        FDRE                                         r  CONFREG/cr04_reg[7]/C
                         clock pessimism              0.208    35.684    
                         clock uncertainty           -0.068    35.616    
    SLICE_X88Y158        FDRE (Setup_fdre_C_R)       -0.585    35.031    CONFREG/cr04_reg[7]
  -------------------------------------------------------------------
                         required time                         35.031    
                         arrival time                         -21.502    
  -------------------------------------------------------------------
                         slack                                 13.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SPI/simple_spi/bcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            SPI/simple_spi/rfwe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.363%)  route 0.214ns (50.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.567     1.919    SPI/simple_spi/clk_out2
    SLICE_X84Y149        FDRE                                         r  SPI/simple_spi/bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y149        FDRE (Prop_fdre_C_Q)         0.164     2.083 f  SPI/simple_spi/bcnt_reg[2]/Q
                         net (fo=3, routed)           0.214     2.298    SPI/simple_spi/bcnt[2]
    SLICE_X85Y150        LUT6 (Prop_lut6_I3_O)        0.045     2.343 r  SPI/simple_spi/rfwe_i_2/O
                         net (fo=1, routed)           0.000     2.343    SPI/simple_spi/rfwe_i_2_n_0
    SLICE_X85Y150        FDRE                                         r  SPI/simple_spi/rfwe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.834     2.464    SPI/simple_spi/clk_out2
    SLICE_X85Y150        FDRE                                         r  SPI/simple_spi/rfwe_reg/C
                         clock pessimism             -0.277     2.187    
    SLICE_X85Y150        FDRE (Hold_fdre_C_D)         0.091     2.278    SPI/simple_spi/rfwe_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.853%)  route 0.116ns (45.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.571     1.923    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/S_AXI_ACLK[0]
    SLICE_X89Y190        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_fdre_C_Q)         0.141     2.064 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_reg[42]/Q
                         net (fo=1, routed)           0.116     2.181    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/DIA0
    SLICE_X90Y191        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.843     2.473    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X90Y191        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.511     1.962    
    SLICE_X90Y191        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.109    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.607     1.959    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/S_AXI_ACLK[0]
    SLICE_X39Y181        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_fdre_C_Q)         0.141     2.100 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[32]/Q
                         net (fo=1, routed)           0.117     2.217    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/DIB0
    SLICE_X36Y181        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.877     2.506    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X36Y181        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB/CLK
                         clock pessimism             -0.511     1.995    
    SLICE_X36Y181        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.141    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.577     1.929    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/S_AXI_ACLK[0]
    SLICE_X93Y191        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y191        FDRE (Prop_fdre_C_Q)         0.141     2.070 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_reg[54]/Q
                         net (fo=1, routed)           0.098     2.168    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/DIA0
    SLICE_X94Y192        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.846     2.476    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/WCLK
    SLICE_X94Y192        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.531     1.945    
    SLICE_X94Y192        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.092    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.628%)  route 0.117ns (45.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.608     1.960    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/S_AXI_ACLK[0]
    SLICE_X38Y182        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y182        FDRE (Prop_fdre_C_Q)         0.141     2.101 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[2]/Q
                         net (fo=1, routed)           0.117     2.219    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIB0
    SLICE_X36Y182        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.877     2.507    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y182        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.511     1.996    
    SLICE_X36Y182        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.142    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 SPI/simple_spi/spcr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            SPI/simple_spi/rfifo/gb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.226ns (52.140%)  route 0.207ns (47.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.564     1.916    SPI/simple_spi/clk_out2
    SLICE_X83Y152        FDRE                                         r  SPI/simple_spi/spcr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y152        FDRE (Prop_fdre_C_Q)         0.128     2.044 r  SPI/simple_spi/spcr_reg[6]/Q
                         net (fo=10, routed)          0.207     2.252    SPI/simple_spi/rfifo/Q[2]
    SLICE_X86Y152        LUT5 (Prop_lut5_I3_O)        0.098     2.350 r  SPI/simple_spi/rfifo/gb_i_1/O
                         net (fo=1, routed)           0.000     2.350    SPI/simple_spi/rfifo/gb_i_1_n_0
    SLICE_X86Y152        FDRE                                         r  SPI/simple_spi/rfifo/gb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.834     2.464    SPI/simple_spi/rfifo/clk_out2
    SLICE_X86Y152        FDRE                                         r  SPI/simple_spi/rfifo/gb_reg/C
                         clock pessimism             -0.282     2.182    
    SLICE_X86Y152        FDRE (Hold_fdre_C_D)         0.091     2.273    SPI/simple_spi/rfifo/gb_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.274%)  route 0.119ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.608     1.960    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/S_AXI_ACLK[0]
    SLICE_X38Y182        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y182        FDRE (Prop_fdre_C_Q)         0.141     2.101 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[0]/Q
                         net (fo=1, routed)           0.119     2.220    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIA0
    SLICE_X36Y182        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.877     2.507    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y182        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.511     1.996    
    SLICE_X36Y182        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.143    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 APB_DEV/uart0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.625     1.977    APB_DEV/uart0/regs/transmitter/fifo_tx/clk_out2
    SLICE_X15Y139        FDRE                                         r  APB_DEV/uart0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.141     2.118 r  APB_DEV/uart0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=18, routed)          0.283     2.402    APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/A0
    SLICE_X16Y138        RAMD32                                       r  APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.896     2.525    APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/WCLK
    SLICE_X16Y138        RAMD32                                       r  APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.511     2.014    
    SLICE_X16Y138        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.324    APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 APB_DEV/uart0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.625     1.977    APB_DEV/uart0/regs/transmitter/fifo_tx/clk_out2
    SLICE_X15Y139        FDRE                                         r  APB_DEV/uart0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.141     2.118 r  APB_DEV/uart0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=18, routed)          0.283     2.402    APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/A0
    SLICE_X16Y138        RAMD32                                       r  APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.896     2.525    APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/WCLK
    SLICE_X16Y138        RAMD32                                       r  APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.511     2.014    
    SLICE_X16Y138        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.324    APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 APB_DEV/uart0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.625     1.977    APB_DEV/uart0/regs/transmitter/fifo_tx/clk_out2
    SLICE_X15Y139        FDRE                                         r  APB_DEV/uart0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.141     2.118 r  APB_DEV/uart0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=18, routed)          0.283     2.402    APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7__0/A0
    SLICE_X16Y138        RAMD32                                       r  APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.896     2.525    APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7__0/WCLK
    SLICE_X16Y138        RAMD32                                       r  APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.511     2.014    
    SLICE_X16Y138        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.324    APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pll_33
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { clk_pll_33/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         30.303      28.133     RAMB18_X5Y64    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         30.303      28.133     RAMB18_X6Y74    ETHERNET_TOP/dpram_512x32_tx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         30.303      28.133     RAMB18_X6Y66    ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         30.303      28.711     BUFGCTRL_X0Y0   clk_pll_33/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         30.303      29.054     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X53Y157   APB_DEV/AA_apb_mux16/arb_2_1/dma_grant_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X53Y157   APB_DEV/AA_apb_mux16/arb_2_1/dma_grant_reg_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X53Y157   APB_DEV/AA_apb_mux16/arb_2_1/dma_grant_reg_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X56Y162   APB_DEV/AA_axi2apb_bridge_cpu/apb_high_24b_wr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X50Y161   APB_DEV/AA_axi2apb_bridge_cpu/apb_high_24b_wr_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       30.303      129.697    PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X14Y131   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll_33
  To Clock:  clkfbout_clk_pll_33

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll_33
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_33/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y6   clk_pll_33/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18  clk_pll_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.250       0.179      PHASER_REF_X0Y4       mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X0Y4       mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X0Y4       mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X0Y4       mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y203  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y203  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y204  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y204  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y205  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y205  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y206  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y206  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y209  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y209  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y203        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y203        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    14.937    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y203        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y203        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    14.937    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y203        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y203        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    14.937    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y203        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y203        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     6.651    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[2]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    14.937    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y204        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y204        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.464    14.939    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y204        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y204        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.464    14.939    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y204        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y204        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    14.939    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.403     5.865    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y212        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.237 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.658    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.458    14.945    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.403     5.865    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y212        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.237 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.658    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.458    14.945    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.403     5.865    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y212        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.237 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.658    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    14.945    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  8.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.590 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.590    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.519    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.695    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y209        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y209        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.825 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.026    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.695    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y209        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y209        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.825 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.201     3.026    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.695    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y209        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y209        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.825 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.202     3.027    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.695    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y209        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y209        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.825 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.202     3.027    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.693    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y206        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y206        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.823 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.024    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.486    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.693    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y206        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y206        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.823 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.201     3.024    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.486    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.693    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y206        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y206        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.823 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.202     3.025    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.486    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.693    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y206        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y206        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.823 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.202     3.025    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     2.486    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.692    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y205        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y205        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.822 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.023    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.484    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.539    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y203  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y204  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y205  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y206  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y209  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y210  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y211  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y212  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y215  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y215  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y216  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y216  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y217  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y217  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y218  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y218  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y221  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y221  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     5.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y215        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y215        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.639    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d2[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    14.936    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     5.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y215        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y215        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.639    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d2[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    14.936    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     5.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y215        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y215        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.639    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d2[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    14.936    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.298ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     5.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y215        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y215        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     6.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     6.638    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d2[2]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    14.936    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  8.298    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     5.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y216        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y216        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.216 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d3[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.464    14.938    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     5.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y216        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y216        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.216 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d3[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.464    14.938    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     5.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y216        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y216        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.216 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d3[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    14.938    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     5.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y224        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y224        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d9[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.458    14.944    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     5.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y224        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y224        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d9[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.458    14.944    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     5.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y224        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y224        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d9[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    14.944    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.589 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.589    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_wr_enable
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.518    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.690    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y221        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y221        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.820 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.021    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.495    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.690    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y221        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y221        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.820 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.201     3.021    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.495    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.690    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y221        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y221        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.820 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.202     3.022    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[2]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.495    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.690    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y221        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y221        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.820 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.202     3.022    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.495    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.688    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y218        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y218        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.818 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.019    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d5[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.485    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.688    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y218        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y218        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.818 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.201     3.019    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d5[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.485    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.688    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y218        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y218        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.818 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.202     3.020    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d5[2]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.485    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.688    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y218        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y218        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.818 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.202     3.020    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d5[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     2.485    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     2.687    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y217        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y217        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.817 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.018    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.535    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y215  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y216  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y217  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y218  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y221  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y222  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y223  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y224  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.622ns (61.040%)  route 0.397ns (38.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 6.183 - 2.500 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X0Y4     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     4.501 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.397     4.898    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     6.183    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.196     6.379    
                         clock uncertainty           -0.065     6.314    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     6.305    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  1.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     1.237    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X0Y4     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     1.550 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     1.696    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     1.521    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.284     1.237    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     1.360    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 9.171 - 2.500 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.619 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     7.108 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     7.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.205 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.829 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     9.171    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.290     9.461    
                         clock uncertainty           -0.065     9.396    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.723     8.673    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.673    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 9.171 - 2.500 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.619 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     7.098 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     7.466    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.205 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.829 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     9.171    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.290     9.461    
                         clock uncertainty           -0.065     9.396    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.707     8.689    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.689    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.479ns (56.683%)  route 0.366ns (43.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 9.171 - 2.500 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.619 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     7.098 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.366     7.464    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.205 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.829 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     9.171    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.290     9.461    
                         clock uncertainty           -0.065     9.396    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.707     8.689    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.689    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 9.171 - 2.500 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.619 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     7.108 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     7.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.205 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.829 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     9.171    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.290     9.461    
                         clock uncertainty           -0.065     9.396    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.564     8.832    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.346ns (70.174%)  route 0.147ns (29.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.592 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.938 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.147     4.085    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.955 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.133    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.363     3.770    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.093     3.677    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.592 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.938 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.148     4.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.955 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.133    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.363     3.770    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.093     3.677    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.351ns (69.225%)  route 0.156ns (30.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.592 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.943 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.156     4.099    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.955 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.133    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.363     3.770    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.113     3.657    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.351ns (69.225%)  route 0.156ns (30.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.592 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.943 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.156     4.099    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.955 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.133    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.363     3.770    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.113     3.657    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y208  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y208  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y202  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y203  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y204  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y205  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y206  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y209  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y210  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y211  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        3.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.438    
                         clock uncertainty           -0.065    11.373    
    OLOGIC_X0Y209        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.924    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X0Y205        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    11.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y205        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.439    
                         clock uncertainty           -0.065    11.374    
    OLOGIC_X0Y205        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.925    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X0Y206        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    11.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y206        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.439    
                         clock uncertainty           -0.065    11.374    
    OLOGIC_X0Y206        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.925    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[0]
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y203        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q3[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q3[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X0Y204        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y204        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y204        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q7[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X0Y210        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y210        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y210        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q8[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[28]
    OLOGIC_X0Y211        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y211        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y211        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y212        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.366     7.059    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.438    
                         clock uncertainty           -0.065    11.373    
    OLOGIC_X0Y209        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    10.924    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  3.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.148     3.422    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.316    
    OLOGIC_X0Y212        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.335    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.316    
    OLOGIC_X0Y212        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.335    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.316    
    OLOGIC_X0Y212        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.335    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y202        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y202        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y202        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y202   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y203   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y204   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y205   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y206   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y209   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y210   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y211   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y212   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns = ( 9.146 - 2.500 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.608 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     7.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     7.472    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.168    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.195 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.819 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327     9.146    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.289     9.435    
                         clock uncertainty           -0.065     9.370    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.723     8.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns = ( 9.146 - 2.500 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.608 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     7.087 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     7.455    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.168    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.195 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.819 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327     9.146    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.289     9.435    
                         clock uncertainty           -0.065     9.370    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.707     8.663    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.479ns (56.683%)  route 0.366ns (43.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns = ( 9.146 - 2.500 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.608 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     7.087 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.366     7.453    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.168    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.195 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.819 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327     9.146    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.289     9.435    
                         clock uncertainty           -0.065     9.370    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.707     8.663    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns = ( 9.146 - 2.500 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.608 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     7.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     7.472    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.168    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.195 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.819 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327     9.146    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.289     9.435    
                         clock uncertainty           -0.065     9.370    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.564     8.806    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  1.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.346ns (70.174%)  route 0.147ns (29.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.585 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.931 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.147     4.078    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.946 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     4.119    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.361     3.758    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.093     3.665    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           4.078    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.585 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.931 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.148     4.079    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.946 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     4.119    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.361     3.758    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D1)       -0.093     3.665    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           4.079    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.351ns (69.225%)  route 0.156ns (30.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.585 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.936 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.156     4.092    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.946 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     4.119    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.361     3.758    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D1)       -0.113     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.351ns (69.225%)  route 0.156ns (30.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.585 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.936 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.156     4.092    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.946 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     4.119    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.361     3.758    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.113     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y220  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y220  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y214  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y215  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y216  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y217  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y218  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y221  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y222  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y223  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        3.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.416    
                         clock uncertainty           -0.065    11.351    
    OLOGIC_X0Y221        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.902    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 11.159 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X0Y217        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    11.159    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y217        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.417    
                         clock uncertainty           -0.065    11.352    
    OLOGIC_X0Y217        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.903    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 11.159 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X0Y218        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    11.159    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y218        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.417    
                         clock uncertainty           -0.065    11.352    
    OLOGIC_X0Y218        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.903    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[0]
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y214        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y215        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q3[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q3[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X0Y216        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y216        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y216        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q7[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X0Y222        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y222        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y222        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q8[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[28]
    OLOGIC_X0Y223        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y223        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y223        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y224        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.416    
                         clock uncertainty           -0.065    11.351    
    OLOGIC_X0Y221        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    10.902    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  3.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.148     3.415    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.305    
    OLOGIC_X0Y224        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.324    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.305    
    OLOGIC_X0Y224        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.324    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.305    
    OLOGIC_X0Y224        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.324    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y214        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y214        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y214        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y214   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y215   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y216   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y217   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y218   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y221   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y222   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y223   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y224   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y226  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y231  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y232  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y227  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y228  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y230  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y233  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y234  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y235  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y236  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        8.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[28]
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.433    
                         clock uncertainty           -0.065    16.368    
    OLOGIC_X0Y231        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.919    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.433    
                         clock uncertainty           -0.065    16.368    
    OLOGIC_X0Y232        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.919    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[12]
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.433    
                         clock uncertainty           -0.065    16.368    
    OLOGIC_X0Y233        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.919    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 16.175 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.337    16.175    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.434    
                         clock uncertainty           -0.065    16.369    
    OLOGIC_X0Y230        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.920    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.920    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y227        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q3[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q3[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y228        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q8[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y235        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y236        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[5]
                         net (fo=1, routed)           0.366     7.059    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.433    
                         clock uncertainty           -0.065    16.368    
    OLOGIC_X0Y231        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    15.919    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  8.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.148     3.422    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.314    
    OLOGIC_X0Y236        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.333    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.314    
    OLOGIC_X0Y236        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.333    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.314    
    OLOGIC_X0Y236        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.333    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[17]
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[2]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[18]
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[3]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[19]
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y231   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y232   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y227   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y228   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y230   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y233   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y234   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y235   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y236   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y237  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y243  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y244  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y238  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y239  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y240  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y241  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y242  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y245  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y246  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        8.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y244        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y245        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.351    16.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.437    
                         clock uncertainty           -0.065    16.372    
    OLOGIC_X0Y241        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.923    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.923    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.351    16.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.437    
                         clock uncertainty           -0.065    16.372    
    OLOGIC_X0Y242        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.923    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.923    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X0Y237        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y237        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.438    
                         clock uncertainty           -0.065    16.373    
    OLOGIC_X0Y237        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.924    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.924    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[6]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y244        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  8.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.148     3.415    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.313    
    OLOGIC_X0Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.313    
    OLOGIC_X0Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.313    
    OLOGIC_X0Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y238        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y238        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y238        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y237   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y243   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y244   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y238   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y239   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y240   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y241   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y242   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y245   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.592         10.000      8.408      BUFHCE_X0Y48     mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4   mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4   mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.484ns (5.719%)  route 7.979ns (94.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.647     5.700    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ACLK
    SLICE_X34Y205        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_fdre_C_Q)         0.379     6.079 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/Q
                         net (fo=12, routed)          3.482     9.561    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]
    SLICE_X86Y197        LUT1 (Prop_lut1_I0_O)        0.105     9.666 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/fifo_gen_inst_i_1/O
                         net (fo=294, routed)         4.497    14.163    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/SR[0]
    SLICE_X57Y186        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.281    15.053    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/INTERCONNECT_ACLK
    SLICE_X57Y186        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[1]/C
                         clock pessimism              0.287    15.340    
                         clock uncertainty           -0.060    15.280    
    SLICE_X57Y186        FDRE (Setup_fdre_C_R)       -0.352    14.928    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.484ns (5.719%)  route 7.979ns (94.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.647     5.700    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ACLK
    SLICE_X34Y205        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_fdre_C_Q)         0.379     6.079 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/Q
                         net (fo=12, routed)          3.482     9.561    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]
    SLICE_X86Y197        LUT1 (Prop_lut1_I0_O)        0.105     9.666 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/fifo_gen_inst_i_1/O
                         net (fo=294, routed)         4.497    14.163    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/SR[0]
    SLICE_X57Y186        FDSE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.281    15.053    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/INTERCONNECT_ACLK
    SLICE_X57Y186        FDSE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                         clock pessimism              0.287    15.340    
                         clock uncertainty           -0.060    15.280    
    SLICE_X57Y186        FDSE (Setup_fdse_C_S)       -0.352    14.928    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word_reg
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 1.026ns (11.745%)  route 7.710ns (88.255%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.473     5.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X22Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y185        FDPE (Prop_fdpe_C_Q)         0.433     5.959 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=10, routed)          1.399     7.358    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X48Y190        LUT1 (Prop_lut1_I0_O)        0.105     7.463 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wvalid_INST_0/O
                         net (fo=4, routed)           1.585     9.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wvalid
    SLICE_X82Y194        LUT3 (Prop_lut3_I1_O)        0.108     9.156 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_word_i_1/O
                         net (fo=13, routed)          0.727     9.883    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg[0]
    SLICE_X82Y194        LUT6 (Prop_lut6_I0_O)        0.275    10.158 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/gen_async_readwrite.asyncfifo_rw_i_2/O
                         net (fo=9, routed)           2.745    12.903    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y183        LUT5 (Prop_lut5_I3_O)        0.105    13.008 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[72]_i_1/O
                         net (fo=72, routed)          1.254    14.262    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_0[0]
    SLICE_X43Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.276    15.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X43Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.346    15.394    
                         clock uncertainty           -0.060    15.334    
    SLICE_X43Y179        FDRE (Setup_fdre_C_CE)      -0.168    15.166    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 1.026ns (11.745%)  route 7.710ns (88.255%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.473     5.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X22Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y185        FDPE (Prop_fdpe_C_Q)         0.433     5.959 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=10, routed)          1.399     7.358    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X48Y190        LUT1 (Prop_lut1_I0_O)        0.105     7.463 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wvalid_INST_0/O
                         net (fo=4, routed)           1.585     9.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wvalid
    SLICE_X82Y194        LUT3 (Prop_lut3_I1_O)        0.108     9.156 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_word_i_1/O
                         net (fo=13, routed)          0.727     9.883    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg[0]
    SLICE_X82Y194        LUT6 (Prop_lut6_I0_O)        0.275    10.158 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/gen_async_readwrite.asyncfifo_rw_i_2/O
                         net (fo=9, routed)           2.745    12.903    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y183        LUT5 (Prop_lut5_I3_O)        0.105    13.008 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[72]_i_1/O
                         net (fo=72, routed)          1.254    14.262    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_0[0]
    SLICE_X43Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.276    15.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X43Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.346    15.394    
                         clock uncertainty           -0.060    15.334    
    SLICE_X43Y179        FDRE (Setup_fdre_C_CE)      -0.168    15.166    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 1.026ns (11.745%)  route 7.710ns (88.255%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.473     5.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X22Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y185        FDPE (Prop_fdpe_C_Q)         0.433     5.959 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=10, routed)          1.399     7.358    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X48Y190        LUT1 (Prop_lut1_I0_O)        0.105     7.463 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wvalid_INST_0/O
                         net (fo=4, routed)           1.585     9.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wvalid
    SLICE_X82Y194        LUT3 (Prop_lut3_I1_O)        0.108     9.156 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_word_i_1/O
                         net (fo=13, routed)          0.727     9.883    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg[0]
    SLICE_X82Y194        LUT6 (Prop_lut6_I0_O)        0.275    10.158 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/gen_async_readwrite.asyncfifo_rw_i_2/O
                         net (fo=9, routed)           2.745    12.903    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y183        LUT5 (Prop_lut5_I3_O)        0.105    13.008 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[72]_i_1/O
                         net (fo=72, routed)          1.254    14.262    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_0[0]
    SLICE_X43Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.276    15.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X43Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.346    15.394    
                         clock uncertainty           -0.060    15.334    
    SLICE_X43Y179        FDRE (Setup_fdre_C_CE)      -0.168    15.166    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 1.026ns (11.745%)  route 7.710ns (88.255%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.473     5.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X22Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y185        FDPE (Prop_fdpe_C_Q)         0.433     5.959 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=10, routed)          1.399     7.358    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X48Y190        LUT1 (Prop_lut1_I0_O)        0.105     7.463 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wvalid_INST_0/O
                         net (fo=4, routed)           1.585     9.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wvalid
    SLICE_X82Y194        LUT3 (Prop_lut3_I1_O)        0.108     9.156 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_word_i_1/O
                         net (fo=13, routed)          0.727     9.883    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg[0]
    SLICE_X82Y194        LUT6 (Prop_lut6_I0_O)        0.275    10.158 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/gen_async_readwrite.asyncfifo_rw_i_2/O
                         net (fo=9, routed)           2.745    12.903    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y183        LUT5 (Prop_lut5_I3_O)        0.105    13.008 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[72]_i_1/O
                         net (fo=72, routed)          1.254    14.262    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_0[0]
    SLICE_X43Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.276    15.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X43Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism              0.346    15.394    
                         clock uncertainty           -0.060    15.334    
    SLICE_X43Y179        FDRE (Setup_fdre_C_CE)      -0.168    15.166    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 0.484ns (5.877%)  route 7.751ns (94.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 15.054 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.647     5.700    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ACLK
    SLICE_X34Y205        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_fdre_C_Q)         0.379     6.079 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/Q
                         net (fo=12, routed)          3.482     9.561    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]
    SLICE_X86Y197        LUT1 (Prop_lut1_I0_O)        0.105     9.666 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/fifo_gen_inst_i_1/O
                         net (fo=294, routed)         4.269    13.935    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/SR[0]
    SLICE_X56Y187        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.282    15.054    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/INTERCONNECT_ACLK
    SLICE_X56Y187        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]/C
                         clock pessimism              0.287    15.341    
                         clock uncertainty           -0.060    15.281    
    SLICE_X56Y187        FDRE (Setup_fdre_C_R)       -0.423    14.858    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.484ns (5.634%)  route 8.107ns (94.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.647     5.700    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ACLK
    SLICE_X34Y205        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_fdre_C_Q)         0.379     6.079 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]/Q
                         net (fo=12, routed)          3.482     9.561    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]
    SLICE_X86Y197        LUT1 (Prop_lut1_I0_O)        0.105     9.666 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/fifo_gen_inst_i_1/O
                         net (fo=294, routed)         4.625    14.291    mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/SR[0]
    SLICE_X51Y199        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.286    15.058    mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/INTERCONNECT_ACLK
    SLICE_X51Y199        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset_reg/C
                         clock pessimism              0.287    15.345    
                         clock uncertainty           -0.060    15.285    
    SLICE_X51Y199        FDRE (Setup_fdre_C_D)       -0.047    15.238    mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset_reg
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 1.026ns (11.805%)  route 7.666ns (88.195%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.473     5.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X22Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y185        FDPE (Prop_fdpe_C_Q)         0.433     5.959 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=10, routed)          1.399     7.358    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X48Y190        LUT1 (Prop_lut1_I0_O)        0.105     7.463 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wvalid_INST_0/O
                         net (fo=4, routed)           1.585     9.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wvalid
    SLICE_X82Y194        LUT3 (Prop_lut3_I1_O)        0.108     9.156 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_word_i_1/O
                         net (fo=13, routed)          0.727     9.883    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg[0]
    SLICE_X82Y194        LUT6 (Prop_lut6_I0_O)        0.275    10.158 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/gen_async_readwrite.asyncfifo_rw_i_2/O
                         net (fo=9, routed)           2.745    12.903    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y183        LUT5 (Prop_lut5_I3_O)        0.105    13.008 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[72]_i_1/O
                         net (fo=72, routed)          1.210    14.218    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_0[0]
    SLICE_X42Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.276    15.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X42Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                         clock pessimism              0.346    15.394    
                         clock uncertainty           -0.060    15.334    
    SLICE_X42Y179        FDRE (Setup_fdre_C_CE)      -0.136    15.198    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 1.026ns (11.805%)  route 7.666ns (88.195%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.473     5.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X22Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y185        FDPE (Prop_fdpe_C_Q)         0.433     5.959 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=10, routed)          1.399     7.358    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X48Y190        LUT1 (Prop_lut1_I0_O)        0.105     7.463 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wvalid_INST_0/O
                         net (fo=4, routed)           1.585     9.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wvalid
    SLICE_X82Y194        LUT3 (Prop_lut3_I1_O)        0.108     9.156 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_word_i_1/O
                         net (fo=13, routed)          0.727     9.883    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg[0]
    SLICE_X82Y194        LUT6 (Prop_lut6_I0_O)        0.275    10.158 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/gen_async_readwrite.asyncfifo_rw_i_2/O
                         net (fo=9, routed)           2.745    12.903    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y183        LUT5 (Prop_lut5_I3_O)        0.105    13.008 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[72]_i_1/O
                         net (fo=72, routed)          1.210    14.218    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_0[0]
    SLICE_X42Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.276    15.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X42Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                         clock pessimism              0.346    15.394    
                         clock uncertainty           -0.060    15.334    
    SLICE_X42Y179        FDRE (Setup_fdre_C_CE)      -0.136    15.198    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (30.006%)  route 0.299ns (69.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.581     1.793    mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/M00_AXI_ACLK
    SLICE_X55Y196        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y196        FDRE (Prop_fdre_C_Q)         0.128     1.921 r  mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_reg[66]/Q
                         net (fo=1, routed)           0.299     2.219    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[64]_1[48]
    SLICE_X50Y201        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.945     2.455    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/CLK
    SLICE_X50Y201        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[61]/C
                         clock pessimism             -0.303     2.152    
    SLICE_X50Y201        FDRE (Hold_fdre_C_D)         0.009     2.161    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.717%)  route 0.239ns (56.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.562     1.774    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/INTERCONNECT_ACLK
    SLICE_X83Y198        FDSE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y198        FDSE (Prop_fdse_C_Q)         0.141     1.915 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=16, routed)          0.239     2.154    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X85Y199        LUT4 (Prop_lut4_I2_O)        0.045     2.199 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.199    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/next_length_counter[4]
    SLICE_X85Y199        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.833     2.342    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/INTERCONNECT_ACLK
    SLICE_X85Y199        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[4]/C
                         clock pessimism             -0.303     2.039    
    SLICE_X85Y199        FDRE (Hold_fdre_C_D)         0.091     2.130    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.578     1.790    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X101Y191       FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y191       FDRE (Prop_fdre_C_Q)         0.141     1.931 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/Q
                         net (fo=1, routed)           0.113     2.044    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIB0
    SLICE_X102Y191       RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.850     2.360    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X102Y191       RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.532     1.829    
    SLICE_X102Y191       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.975    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axaddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.362%)  route 0.309ns (59.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.583     1.795    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X48Y199        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y199        FDRE (Prop_fdre_C_Q)         0.164     1.959 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[13]/Q
                         net (fo=4, routed)           0.309     2.267    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axaddr_reg[26][13]
    SLICE_X47Y203        LUT3 (Prop_lut3_I0_O)        0.045     2.312 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axaddr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.312    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0_n_83
    SLICE_X47Y203        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axaddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.944     2.454    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/CLK
    SLICE_X47Y203        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axaddr_reg[13]/C
                         clock pessimism             -0.303     2.151    
    SLICE_X47Y203        FDRE (Hold_fdre_C_D)         0.092     2.243    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axaddr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.184ns (34.708%)  route 0.346ns (65.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.621     1.833    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X21Y197        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y197        FDRE (Prop_fdre_C_Q)         0.141     1.974 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/Q
                         net (fo=3, routed)           0.346     2.320    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdata_d2[50]
    SLICE_X21Y200        LUT3 (Prop_lut3_I0_O)        0.043     2.363 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[50]_i_1/O
                         net (fo=3, routed)           0.000     2.363    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst[50]
    SLICE_X21Y200        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.986     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X21Y200        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[50]/C
                         clock pessimism             -0.303     2.193    
    SLICE_X21Y200        FDRE (Hold_fdre_C_D)         0.100     2.293    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.659%)  route 0.336ns (64.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.582     1.794    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/CLK
    SLICE_X45Y194        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_fdre_C_Q)         0.141     1.935 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[3]/Q
                         net (fo=3, routed)           0.336     2.270    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_reg[26][3]
    SLICE_X49Y202        LUT3 (Prop_lut3_I0_O)        0.045     2.315 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.315    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0_n_93
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.945     2.455    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/CLK
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axaddr_reg[3]/C
                         clock pessimism             -0.303     2.152    
    SLICE_X49Y202        FDRE (Hold_fdre_C_D)         0.092     2.244    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.683%)  route 0.254ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.562     1.774    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X85Y195        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y195        FDCE (Prop_fdce_C_Q)         0.141     1.915 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.254     2.169    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/A1
    SLICE_X84Y195        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.831     2.341    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/WCLK
    SLICE_X84Y195        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/DP/CLK
                         clock pessimism             -0.555     1.787    
    SLICE_X84Y195        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.096    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/DP
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.683%)  route 0.254ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.562     1.774    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X85Y195        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y195        FDCE (Prop_fdce_C_Q)         0.141     1.915 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.254     2.169    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/A1
    SLICE_X84Y195        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.831     2.341    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/WCLK
    SLICE_X84Y195        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/SP/CLK
                         clock pessimism             -0.555     1.787    
    SLICE_X84Y195        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.096    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25__0/SP
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.550%)  route 0.256ns (64.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.729     1.941    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/CLK
    SLICE_X4Y220         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y220         FDRE (Prop_fdre_C_Q)         0.141     2.082 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]/Q
                         net (fo=99, routed)          0.256     2.338    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/ADDRD1
    SLICE_X6Y220         RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.005     2.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/WCLK
    SLICE_X6Y220         RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/RAMA/CLK
                         clock pessimism             -0.560     1.955    
    SLICE_X6Y220         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.264    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.550%)  route 0.256ns (64.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.729     1.941    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/CLK
    SLICE_X4Y220         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y220         FDRE (Prop_fdre_C_Q)         0.141     2.082 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]/Q
                         net (fo=99, routed)          0.256     2.338    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/ADDRD1
    SLICE_X6Y220         RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.005     2.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/WCLK
    SLICE_X6Y220         RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/RAMA_D1/CLK
                         clock pessimism             -0.560     1.955    
    SLICE_X6Y220         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.264    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X0Y19    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X0Y4  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.472         10.000      7.528      RAMB36_X1Y40      mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.472         10.000      7.528      RAMB36_X1Y40      mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.472         10.000      7.528      RAMB36_X1Y37      mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y4   mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y4   mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  mrxclk_0
  To Clock:  mrxclk_0

Setup :            0  Failing Endpoints,  Worst Slack       35.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.282ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg/D
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 1.791ns (38.576%)  route 2.852ns (61.424%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 45.183 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.432     5.520    ETHERNET_TOP/u_mac_top_0/u_addr_ram/clkr
    RAMB18_X6Y66         RAMB18E1                                     r  ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y66         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.734     6.254 r  ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/DOBDO[0]
                         net (fo=5, routed)           1.745     7.999    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/DOBDO[0]
    SLICE_X110Y165       LUT6 (Prop_lut6_I4_O)        0.105     8.104 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_28/O
                         net (fo=1, routed)           0.000     8.104    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_28_n_0
    SLICE_X110Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.544 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.544    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg_i_14_n_0
    SLICE_X110Y166       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.676 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg_i_7/CO[1]
                         net (fo=1, routed)           0.560     9.236    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_c2
    SLICE_X109Y162       LUT6 (Prop_lut6_I1_O)        0.275     9.511 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_3/O
                         net (fo=1, routed)           0.546    10.058    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_3_n_0
    SLICE_X109Y162       LUT6 (Prop_lut6_I2_O)        0.105    10.163 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_1/O
                         net (fo=1, routed)           0.000    10.163    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_1_n_0
    SLICE_X109Y162       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.296    45.183    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X109Y162       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg/C
                         clock pessimism              0.267    45.450    
                         clock uncertainty           -0.035    45.415    
    SLICE_X109Y162       FDRE (Setup_fdre_C_D)        0.030    45.445    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg
  -------------------------------------------------------------------
                         required time                         45.445    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 35.282    

Slack (MET) :             35.473ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.561ns (14.577%)  route 3.287ns (85.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 45.171 - 40.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.407     5.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/clkr
    SLICE_X108Y158       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y158       FDRE (Prop_fdre_C_Q)         0.433     5.928 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/Q
                         net (fo=327, routed)         2.660     8.588    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rstrco
    SLICE_X93Y161        LUT2 (Prop_lut2_I1_O)        0.128     8.716 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1/O
                         net (fo=16, routed)          0.627     9.344    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1_n_0
    SLICE_X92Y157        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.284    45.171    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X92Y157        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[0]/C
                         clock pessimism              0.267    45.438    
                         clock uncertainty           -0.035    45.403    
    SLICE_X92Y157        FDRE (Setup_fdre_C_R)       -0.586    44.817    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         44.817    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 35.473    

Slack (MET) :             35.473ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.561ns (14.577%)  route 3.287ns (85.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 45.171 - 40.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.407     5.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/clkr
    SLICE_X108Y158       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y158       FDRE (Prop_fdre_C_Q)         0.433     5.928 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/Q
                         net (fo=327, routed)         2.660     8.588    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rstrco
    SLICE_X93Y161        LUT2 (Prop_lut2_I1_O)        0.128     8.716 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1/O
                         net (fo=16, routed)          0.627     9.344    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1_n_0
    SLICE_X92Y157        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.284    45.171    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X92Y157        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[1]/C
                         clock pessimism              0.267    45.438    
                         clock uncertainty           -0.035    45.403    
    SLICE_X92Y157        FDRE (Setup_fdre_C_R)       -0.586    44.817    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         44.817    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 35.473    

Slack (MET) :             35.473ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.561ns (14.577%)  route 3.287ns (85.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 45.171 - 40.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.407     5.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/clkr
    SLICE_X108Y158       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y158       FDRE (Prop_fdre_C_Q)         0.433     5.928 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/Q
                         net (fo=327, routed)         2.660     8.588    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rstrco
    SLICE_X93Y161        LUT2 (Prop_lut2_I1_O)        0.128     8.716 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1/O
                         net (fo=16, routed)          0.627     9.344    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1_n_0
    SLICE_X92Y157        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.284    45.171    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X92Y157        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[2]/C
                         clock pessimism              0.267    45.438    
                         clock uncertainty           -0.035    45.403    
    SLICE_X92Y157        FDRE (Setup_fdre_C_R)       -0.586    44.817    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         44.817    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 35.473    

Slack (MET) :             35.473ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.561ns (14.577%)  route 3.287ns (85.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 45.171 - 40.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.407     5.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/clkr
    SLICE_X108Y158       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y158       FDRE (Prop_fdre_C_Q)         0.433     5.928 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/Q
                         net (fo=327, routed)         2.660     8.588    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rstrco
    SLICE_X93Y161        LUT2 (Prop_lut2_I1_O)        0.128     8.716 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1/O
                         net (fo=16, routed)          0.627     9.344    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1_n_0
    SLICE_X92Y157        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.284    45.171    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X92Y157        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[3]/C
                         clock pessimism              0.267    45.438    
                         clock uncertainty           -0.035    45.403    
    SLICE_X92Y157        FDRE (Setup_fdre_C_R)       -0.586    44.817    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         44.817    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 35.473    

Slack (MET) :             35.531ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ncnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_reg/D
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.980ns (22.099%)  route 3.455ns (77.901%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 45.185 - 40.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.393     5.481    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X97Y161        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ncnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y161        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ncnt_reg[0]/Q
                         net (fo=38, routed)          1.832     7.692    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ncnt_reg[0]
    SLICE_X111Y162       LUT4 (Prop_lut4_I0_O)        0.124     7.816 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_i_7/O
                         net (fo=7, routed)           0.832     8.648    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_i_7_n_0
    SLICE_X116Y163       LUT6 (Prop_lut6_I3_O)        0.267     8.915 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_i_9/O
                         net (fo=1, routed)           0.528     9.444    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_i_9_n_0
    SLICE_X116Y163       LUT6 (Prop_lut6_I5_O)        0.105     9.549 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_i_2/O
                         net (fo=1, routed)           0.262     9.811    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_i_2_n_0
    SLICE_X114Y162       LUT5 (Prop_lut5_I0_O)        0.105     9.916 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_i_1/O
                         net (fo=1, routed)           0.000     9.916    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_i_1_n_0
    SLICE_X114Y162       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.298    45.185    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X114Y162       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_reg/C
                         clock pessimism              0.267    45.452    
                         clock uncertainty           -0.035    45.417    
    SLICE_X114Y162       FDRE (Setup_fdre_C_D)        0.030    45.447    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/ce_reg
  -------------------------------------------------------------------
                         required time                         45.447    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 35.531    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.561ns (15.002%)  route 3.179ns (84.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 45.170 - 40.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.407     5.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/clkr
    SLICE_X108Y158       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y158       FDRE (Prop_fdre_C_Q)         0.433     5.928 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/Q
                         net (fo=327, routed)         2.660     8.588    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rstrco
    SLICE_X93Y161        LUT2 (Prop_lut2_I1_O)        0.128     8.716 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1/O
                         net (fo=16, routed)          0.518     9.235    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1_n_0
    SLICE_X92Y158        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.283    45.170    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X92Y158        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[4]/C
                         clock pessimism              0.267    45.437    
                         clock uncertainty           -0.035    45.402    
    SLICE_X92Y158        FDRE (Setup_fdre_C_R)       -0.586    44.816    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         44.816    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.561ns (15.002%)  route 3.179ns (84.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 45.170 - 40.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.407     5.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/clkr
    SLICE_X108Y158       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y158       FDRE (Prop_fdre_C_Q)         0.433     5.928 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/Q
                         net (fo=327, routed)         2.660     8.588    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rstrco
    SLICE_X93Y161        LUT2 (Prop_lut2_I1_O)        0.128     8.716 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1/O
                         net (fo=16, routed)          0.518     9.235    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1_n_0
    SLICE_X92Y158        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.283    45.170    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X92Y158        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[5]/C
                         clock pessimism              0.267    45.437    
                         clock uncertainty           -0.035    45.402    
    SLICE_X92Y158        FDRE (Setup_fdre_C_R)       -0.586    44.816    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         44.816    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.561ns (15.002%)  route 3.179ns (84.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 45.170 - 40.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.407     5.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/clkr
    SLICE_X108Y158       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y158       FDRE (Prop_fdre_C_Q)         0.433     5.928 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/Q
                         net (fo=327, routed)         2.660     8.588    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rstrco
    SLICE_X93Y161        LUT2 (Prop_lut2_I1_O)        0.128     8.716 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1/O
                         net (fo=16, routed)          0.518     9.235    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1_n_0
    SLICE_X92Y158        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.283    45.170    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X92Y158        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[6]/C
                         clock pessimism              0.267    45.437    
                         clock uncertainty           -0.035    45.402    
    SLICE_X92Y158        FDRE (Setup_fdre_C_R)       -0.586    44.816    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         44.816    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.561ns (15.002%)  route 3.179ns (84.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 45.170 - 40.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.407     5.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/clkr
    SLICE_X108Y158       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y158       FDRE (Prop_fdre_C_Q)         0.433     5.928 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg/Q
                         net (fo=327, routed)         2.660     8.588    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rstrco
    SLICE_X93Y161        LUT2 (Prop_lut2_I1_O)        0.128     8.716 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1/O
                         net (fo=16, routed)          0.518     9.235    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1_n_0
    SLICE_X92Y158        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.283    45.170    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X92Y158        FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[7]/C
                         clock pessimism              0.267    45.437    
                         clock uncertainty           -0.035    45.402    
    SLICE_X92Y158        FDRE (Setup_fdre_C_R)       -0.586    44.816    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         44.816    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 35.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.234%)  route 0.301ns (64.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.577     1.919    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X96Y160        FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y160        FDSE (Prop_fdse_C_Q)         0.164     2.083 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[17]/Q
                         net (fo=1, routed)           0.301     2.384    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.878     2.497    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.986    
    RAMB18_X5Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     2.282    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.142%)  route 0.303ns (64.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.576     1.918    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X94Y161        FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y161        FDSE (Prop_fdse_C_Q)         0.164     2.082 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[3]/Q
                         net (fo=1, routed)           0.303     2.384    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.878     2.497    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.986    
    RAMB18_X5Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.296     2.282    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.067%)  route 0.304ns (64.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.576     1.918    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X94Y161        FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y161        FDSE (Prop_fdse_C_Q)         0.164     2.082 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[1]/Q
                         net (fo=1, routed)           0.304     2.385    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.878     2.497    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.986    
    RAMB18_X5Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.296     2.282    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.067%)  route 0.304ns (64.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.576     1.918    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X94Y161        FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y161        FDSE (Prop_fdse_C_Q)         0.164     2.082 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[2]/Q
                         net (fo=1, routed)           0.304     2.385    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.878     2.497    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.986    
    RAMB18_X5Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.296     2.282    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.140%)  route 0.303ns (64.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.577     1.919    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X96Y160        FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y160        FDSE (Prop_fdse_C_Q)         0.164     2.083 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[18]/Q
                         net (fo=1, routed)           0.303     2.385    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[18]
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.878     2.497    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.986    
    RAMB18_X5Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.282    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.140%)  route 0.303ns (64.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.577     1.919    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X96Y160        FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y160        FDSE (Prop_fdse_C_Q)         0.164     2.083 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[19]/Q
                         net (fo=1, routed)           0.303     2.385    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[19]
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.878     2.497    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.986    
    RAMB18_X5Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     2.282    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcsack_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcs_reg/D
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.841%)  route 0.066ns (26.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.584     1.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X103Y155       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcsack_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y155       FDRE (Prop_fdre_C_Q)         0.141     2.067 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcsack_r_reg/Q
                         net (fo=2, routed)           0.066     2.132    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcsack_r
    SLICE_X102Y155       LUT6 (Prop_lut6_I4_O)        0.045     2.177 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcs_i_1/O
                         net (fo=1, routed)           0.000     2.177    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcs_i_1_n_0
    SLICE_X102Y155       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.853     2.472    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X102Y155       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcs_reg/C
                         clock pessimism             -0.534     1.939    
    SLICE_X102Y155       FDRE (Hold_fdre_C_D)         0.120     2.059    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rcs_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.569%)  route 0.325ns (66.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.577     1.919    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X96Y161        FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y161        FDSE (Prop_fdse_C_Q)         0.164     2.083 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[16]/Q
                         net (fo=1, routed)           0.325     2.407    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[16]
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.878     2.497    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y64         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.986    
    RAMB18_X5Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     2.282    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.588     1.930    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X117Y162       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y162       FDSE (Prop_fdse_C_Q)         0.141     2.071 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc_reg[11]/Q
                         net (fo=2, routed)           0.098     2.169    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_18_in
    SLICE_X116Y162       LUT4 (Prop_lut4_I3_O)        0.045     2.214 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.214    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc[15]_i_1__0_n_0
    SLICE_X116Y162       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.858     2.476    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y162       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc_reg[15]/C
                         clock pessimism             -0.534     1.943    
    SLICE_X116Y162       FDSE (Hold_fdse_C_D)         0.120     2.063    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/flcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/invm_reg/D
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.187%)  route 0.099ns (34.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.587     1.929    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X109Y161       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/flcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y161       FDRE (Prop_fdre_C_Q)         0.141     2.070 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/flcnt_reg[2]/Q
                         net (fo=12, routed)          0.099     2.169    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/flcnt[2]
    SLICE_X108Y161       LUT6 (Prop_lut6_I1_O)        0.045     2.214 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/invm_i_1/O
                         net (fo=1, routed)           0.000     2.214    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/invm_i_1_n_0
    SLICE_X108Y161       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/invm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.857     2.476    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X108Y161       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/invm_reg/C
                         clock pessimism             -0.535     1.942    
    SLICE_X108Y161       FDRE (Hold_fdre_C_D)         0.120     2.062    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/invm_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mrxclk_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mrxclk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB18_X5Y64    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB18_X6Y66    ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y3   mrxclk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y159  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X101Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y161  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y162  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  mtxclk_0
  To Clock:  mtxclk_0

Setup :            0  Failing Endpoints,  Worst Slack       35.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.056ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.402ns (29.522%)  route 3.347ns (70.478%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 45.200 - 40.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.403     5.508    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.348     5.856 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/Q
                         net (fo=2, routed)           0.828     6.684    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad[1]
    SLICE_X121Y183       LUT6 (Prop_lut6_I4_O)        0.242     6.926 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4/O
                         net (fo=1, routed)           0.000     6.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4_n_0
    SLICE_X121Y183       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.372 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_reg_i_1/CO[2]
                         net (fo=2, routed)           0.824     8.195    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_c
    SLICE_X117Y186       LUT6 (Prop_lut6_I3_O)        0.261     8.456 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_i_1/O
                         net (fo=11, routed)          0.984     9.440    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_c
    SLICE_X119Y184       LUT4 (Prop_lut4_I3_O)        0.105     9.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1/O
                         net (fo=9, routed)           0.711    10.257    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.297    45.200    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[0]/C
                         clock pessimism              0.283    45.484    
                         clock uncertainty           -0.035    45.448    
    SLICE_X120Y182       FDRE (Setup_fdre_C_CE)      -0.136    45.312    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[0]
  -------------------------------------------------------------------
                         required time                         45.312    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 35.056    

Slack (MET) :             35.056ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.402ns (29.522%)  route 3.347ns (70.478%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 45.200 - 40.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.403     5.508    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.348     5.856 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/Q
                         net (fo=2, routed)           0.828     6.684    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad[1]
    SLICE_X121Y183       LUT6 (Prop_lut6_I4_O)        0.242     6.926 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4/O
                         net (fo=1, routed)           0.000     6.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4_n_0
    SLICE_X121Y183       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.372 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_reg_i_1/CO[2]
                         net (fo=2, routed)           0.824     8.195    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_c
    SLICE_X117Y186       LUT6 (Prop_lut6_I3_O)        0.261     8.456 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_i_1/O
                         net (fo=11, routed)          0.984     9.440    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_c
    SLICE_X119Y184       LUT4 (Prop_lut4_I3_O)        0.105     9.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1/O
                         net (fo=9, routed)           0.711    10.257    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.297    45.200    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[1]/C
                         clock pessimism              0.283    45.484    
                         clock uncertainty           -0.035    45.448    
    SLICE_X120Y182       FDRE (Setup_fdre_C_CE)      -0.136    45.312    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[1]
  -------------------------------------------------------------------
                         required time                         45.312    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 35.056    

Slack (MET) :             35.056ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.402ns (29.522%)  route 3.347ns (70.478%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 45.200 - 40.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.403     5.508    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.348     5.856 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/Q
                         net (fo=2, routed)           0.828     6.684    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad[1]
    SLICE_X121Y183       LUT6 (Prop_lut6_I4_O)        0.242     6.926 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4/O
                         net (fo=1, routed)           0.000     6.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4_n_0
    SLICE_X121Y183       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.372 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_reg_i_1/CO[2]
                         net (fo=2, routed)           0.824     8.195    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_c
    SLICE_X117Y186       LUT6 (Prop_lut6_I3_O)        0.261     8.456 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_i_1/O
                         net (fo=11, routed)          0.984     9.440    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_c
    SLICE_X119Y184       LUT4 (Prop_lut4_I3_O)        0.105     9.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1/O
                         net (fo=9, routed)           0.711    10.257    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.297    45.200    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[4]/C
                         clock pessimism              0.283    45.484    
                         clock uncertainty           -0.035    45.448    
    SLICE_X120Y182       FDRE (Setup_fdre_C_CE)      -0.136    45.312    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[4]
  -------------------------------------------------------------------
                         required time                         45.312    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 35.056    

Slack (MET) :             35.056ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.402ns (29.522%)  route 3.347ns (70.478%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 45.200 - 40.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.403     5.508    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.348     5.856 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/Q
                         net (fo=2, routed)           0.828     6.684    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad[1]
    SLICE_X121Y183       LUT6 (Prop_lut6_I4_O)        0.242     6.926 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4/O
                         net (fo=1, routed)           0.000     6.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4_n_0
    SLICE_X121Y183       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.372 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_reg_i_1/CO[2]
                         net (fo=2, routed)           0.824     8.195    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_c
    SLICE_X117Y186       LUT6 (Prop_lut6_I3_O)        0.261     8.456 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_i_1/O
                         net (fo=11, routed)          0.984     9.440    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_c
    SLICE_X119Y184       LUT4 (Prop_lut4_I3_O)        0.105     9.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1/O
                         net (fo=9, routed)           0.711    10.257    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.297    45.200    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[5]/C
                         clock pessimism              0.283    45.484    
                         clock uncertainty           -0.035    45.448    
    SLICE_X120Y182       FDRE (Setup_fdre_C_CE)      -0.136    45.312    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[5]
  -------------------------------------------------------------------
                         required time                         45.312    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 35.056    

Slack (MET) :             35.143ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.402ns (30.275%)  route 3.229ns (69.725%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 45.201 - 40.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.403     5.508    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.348     5.856 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/Q
                         net (fo=2, routed)           0.828     6.684    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad[1]
    SLICE_X121Y183       LUT6 (Prop_lut6_I4_O)        0.242     6.926 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4/O
                         net (fo=1, routed)           0.000     6.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4_n_0
    SLICE_X121Y183       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.372 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_reg_i_1/CO[2]
                         net (fo=2, routed)           0.824     8.195    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_c
    SLICE_X117Y186       LUT6 (Prop_lut6_I3_O)        0.261     8.456 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_i_1/O
                         net (fo=11, routed)          0.984     9.440    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_c
    SLICE_X119Y184       LUT4 (Prop_lut4_I3_O)        0.105     9.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1/O
                         net (fo=9, routed)           0.593    10.138    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0
    SLICE_X121Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.298    45.201    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[6]/C
                         clock pessimism              0.283    45.485    
                         clock uncertainty           -0.035    45.449    
    SLICE_X121Y184       FDRE (Setup_fdre_C_CE)      -0.168    45.281    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[6]
  -------------------------------------------------------------------
                         required time                         45.281    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                 35.143    

Slack (MET) :             35.143ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.402ns (30.275%)  route 3.229ns (69.725%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 45.201 - 40.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.403     5.508    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.348     5.856 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/Q
                         net (fo=2, routed)           0.828     6.684    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad[1]
    SLICE_X121Y183       LUT6 (Prop_lut6_I4_O)        0.242     6.926 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4/O
                         net (fo=1, routed)           0.000     6.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4_n_0
    SLICE_X121Y183       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.372 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_reg_i_1/CO[2]
                         net (fo=2, routed)           0.824     8.195    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_c
    SLICE_X117Y186       LUT6 (Prop_lut6_I3_O)        0.261     8.456 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_i_1/O
                         net (fo=11, routed)          0.984     9.440    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_c
    SLICE_X119Y184       LUT4 (Prop_lut4_I3_O)        0.105     9.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1/O
                         net (fo=9, routed)           0.593    10.138    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0
    SLICE_X121Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.298    45.201    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[7]/C
                         clock pessimism              0.283    45.485    
                         clock uncertainty           -0.035    45.449    
    SLICE_X121Y184       FDRE (Setup_fdre_C_CE)      -0.168    45.281    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[7]
  -------------------------------------------------------------------
                         required time                         45.281    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                 35.143    

Slack (MET) :             35.143ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.402ns (30.275%)  route 3.229ns (69.725%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 45.201 - 40.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.403     5.508    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.348     5.856 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/Q
                         net (fo=2, routed)           0.828     6.684    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad[1]
    SLICE_X121Y183       LUT6 (Prop_lut6_I4_O)        0.242     6.926 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4/O
                         net (fo=1, routed)           0.000     6.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4_n_0
    SLICE_X121Y183       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.372 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_reg_i_1/CO[2]
                         net (fo=2, routed)           0.824     8.195    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_c
    SLICE_X117Y186       LUT6 (Prop_lut6_I3_O)        0.261     8.456 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_i_1/O
                         net (fo=11, routed)          0.984     9.440    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_c
    SLICE_X119Y184       LUT4 (Prop_lut4_I3_O)        0.105     9.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1/O
                         net (fo=9, routed)           0.593    10.138    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0
    SLICE_X121Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.298    45.201    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[8]/C
                         clock pessimism              0.283    45.485    
                         clock uncertainty           -0.035    45.449    
    SLICE_X121Y184       FDRE (Setup_fdre_C_CE)      -0.168    45.281    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[8]
  -------------------------------------------------------------------
                         required time                         45.281    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                 35.143    

Slack (MET) :             35.317ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.402ns (31.237%)  route 3.086ns (68.763%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 45.201 - 40.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.403     5.508    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.348     5.856 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/Q
                         net (fo=2, routed)           0.828     6.684    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad[1]
    SLICE_X121Y183       LUT6 (Prop_lut6_I4_O)        0.242     6.926 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4/O
                         net (fo=1, routed)           0.000     6.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4_n_0
    SLICE_X121Y183       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.372 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_reg_i_1/CO[2]
                         net (fo=2, routed)           0.824     8.195    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_c
    SLICE_X117Y186       LUT6 (Prop_lut6_I3_O)        0.261     8.456 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_i_1/O
                         net (fo=11, routed)          0.984     9.440    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_c
    SLICE_X119Y184       LUT4 (Prop_lut4_I3_O)        0.105     9.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1/O
                         net (fo=9, routed)           0.451     9.996    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0
    SLICE_X120Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.298    45.201    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X120Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[2]/C
                         clock pessimism              0.283    45.485    
                         clock uncertainty           -0.035    45.449    
    SLICE_X120Y184       FDRE (Setup_fdre_C_CE)      -0.136    45.313    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[2]
  -------------------------------------------------------------------
                         required time                         45.313    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                 35.317    

Slack (MET) :             35.317ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.402ns (31.237%)  route 3.086ns (68.763%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 45.201 - 40.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.403     5.508    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.348     5.856 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[1]/Q
                         net (fo=2, routed)           0.828     6.684    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad[1]
    SLICE_X121Y183       LUT6 (Prop_lut6_I4_O)        0.242     6.926 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4/O
                         net (fo=1, routed)           0.000     6.926    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_i_4_n_0
    SLICE_X121Y183       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.372 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_reg_i_1/CO[2]
                         net (fo=2, routed)           0.824     8.195    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/empty_c
    SLICE_X117Y186       LUT6 (Prop_lut6_I3_O)        0.261     8.456 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_i_1/O
                         net (fo=11, routed)          0.984     9.440    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re_c
    SLICE_X119Y184       LUT4 (Prop_lut4_I3_O)        0.105     9.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1/O
                         net (fo=9, routed)           0.451     9.996    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0
    SLICE_X120Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.298    45.201    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X120Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[3]/C
                         clock pessimism              0.283    45.485    
                         clock uncertainty           -0.035    45.449    
    SLICE_X120Y184       FDRE (Setup_fdre_C_CE)      -0.136    45.313    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[3]
  -------------------------------------------------------------------
                         required time                         45.313    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                 35.317    

Slack (MET) :             35.482ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc_reg/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.761ns (17.043%)  route 3.704ns (82.957%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 45.198 - 40.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.408     5.513    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/CLK
    SLICE_X110Y157       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y157       FDRE (Prop_fdre_C_Q)         0.379     5.892 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc_reg/Q
                         net (fo=229, routed)         2.734     8.625    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rsttc
    SLICE_X115Y184       LUT3 (Prop_lut3_I0_O)        0.115     8.740 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt[2]_i_2/O
                         net (fo=3, routed)           0.971     9.711    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt[2]_i_2_n_0
    SLICE_X115Y183       LUT5 (Prop_lut5_I4_O)        0.267     9.978 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.978    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt[0]_i_1_n_0
    SLICE_X115Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.295    45.198    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X115Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt_reg[0]/C
                         clock pessimism              0.267    45.466    
                         clock uncertainty           -0.035    45.430    
    SLICE_X115Y183       FDRE (Setup_fdre_C_D)        0.030    45.460    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         45.460    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 35.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.943    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y182       FDRE (Prop_fdre_C_Q)         0.141     2.084 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[5]/Q
                         net (fo=1, routed)           0.053     2.137    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad[5]
    SLICE_X120Y182       LUT6 (Prop_lut6_I0_O)        0.045     2.182 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[5]_i_1/O
                         net (fo=1, routed)           0.000     2.182    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_1_in__0[5]
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.854     2.489    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X120Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[5]/C
                         clock pessimism             -0.533     1.956    
    SLICE_X120Y182       FDRE (Hold_fdre_C_D)         0.121     2.077    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.589     1.947    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X125Y187       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y187       FDSE (Prop_fdse_C_Q)         0.141     2.088 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.066     2.154    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr[1]
    SLICE_X125Y187       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.859     2.494    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X125Y187       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[0]/C
                         clock pessimism             -0.547     1.947    
    SLICE_X125Y187       FDSE (Hold_fdse_C_D)         0.075     2.022    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.589     1.947    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X117Y189       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y189       FDSE (Prop_fdse_C_Q)         0.141     2.088 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[14]/Q
                         net (fo=2, routed)           0.102     2.190    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_0_in56_in
    SLICE_X116Y189       LUT3 (Prop_lut3_I0_O)        0.045     2.235 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc[18]_i_1/O
                         net (fo=1, routed)           0.000     2.235    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_36_out[18]
    SLICE_X116Y189       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.860     2.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X116Y189       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[18]/C
                         clock pessimism             -0.535     1.960    
    SLICE_X116Y189       FDSE (Hold_fdse_C_D)         0.121     2.081    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifs2p_reg/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.270%)  route 0.079ns (29.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.586     1.944    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X115Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y184       FDRE (Prop_fdre_C_Q)         0.141     2.085 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt_reg[3]/Q
                         net (fo=8, routed)           0.079     2.163    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifscnt_reg_n_0_[3]
    SLICE_X114Y184       LUT6 (Prop_lut6_I2_O)        0.045     2.208 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifs2p_i_1/O
                         net (fo=1, routed)           0.000     2.208    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifs2p_i_1_n_0
    SLICE_X114Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifs2p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.490    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X114Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifs2p_reg/C
                         clock pessimism             -0.533     1.957    
    SLICE_X114Y184       FDRE (Hold_fdre_C_D)         0.092     2.049    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ifs2p_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.566%)  route 0.081ns (30.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.589     1.947    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X118Y160       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y160       FDRE (Prop_fdre_C_Q)         0.141     2.088 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt_reg[4]/Q
                         net (fo=6, routed)           0.081     2.169    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt_reg_n_0_[4]
    SLICE_X119Y160       LUT6 (Prop_lut6_I4_O)        0.045     2.214 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.214    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt[2]
    SLICE_X119Y160       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.860     2.495    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X119Y160       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt_reg[2]/C
                         clock pessimism             -0.535     1.960    
    SLICE_X119Y160       FDRE (Hold_fdre_C_D)         0.092     2.052    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tcscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itpend_reg/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/stopo_reg/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.063%)  route 0.114ns (37.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.582     1.940    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X113Y180       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itpend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y180       FDRE (Prop_fdre_C_Q)         0.141     2.081 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itpend_reg/Q
                         net (fo=8, routed)           0.114     2.194    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tpend
    SLICE_X112Y180       LUT3 (Prop_lut3_I2_O)        0.045     2.239 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/stopo_i_1__3/O
                         net (fo=1, routed)           0.000     2.239    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/stopo_i_1__3_n_0
    SLICE_X112Y180       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/stopo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.850     2.486    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X112Y180       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/stopo_reg/C
                         clock pessimism             -0.533     1.953    
    SLICE_X112Y180       FDRE (Hold_fdre_C_D)         0.121     2.074    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/stopo_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.189ns (64.480%)  route 0.104ns (35.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.942    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X123Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.141     2.083 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg_reg[8]/Q
                         net (fo=6, routed)           0.104     2.187    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg_reg_n_0_[8]
    SLICE_X122Y181       LUT4 (Prop_lut4_I2_O)        0.048     2.235 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC//iwad[5]_i_1/O
                         net (fo=1, routed)           0.000     2.235    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_c[5]
    SLICE_X122Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.853     2.488    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X122Y181       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[5]/C
                         clock pessimism             -0.533     1.955    
    SLICE_X122Y181       FDRE (Hold_fdre_C_D)         0.107     2.062    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwad_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.943    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X118Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y182       FDRE (Prop_fdre_C_Q)         0.141     2.084 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_r_reg[0]/Q
                         net (fo=1, routed)           0.116     2.199    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_r[0]
    SLICE_X119Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.854     2.489    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X119Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[0]/C
                         clock pessimism             -0.533     1.956    
    SLICE_X119Y182       FDRE (Hold_fdre_C_D)         0.070     2.026    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.587     1.945    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X122Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y184       FDRE (Prop_fdre_C_Q)         0.141     2.086 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_r_reg[3]/Q
                         net (fo=1, routed)           0.116     2.201    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_r[3]
    SLICE_X123Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.491    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X123Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[3]/C
                         clock pessimism             -0.533     1.958    
    SLICE_X123Y184       FDRE (Hold_fdre_C_D)         0.070     2.028    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/sofad_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/eofadg_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.583     1.941    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X123Y180       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/eofadg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y180       FDRE (Prop_fdre_C_Q)         0.141     2.082 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/eofadg_r_reg[6]/Q
                         net (fo=1, routed)           0.092     2.174    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/eofadg_r[6]
    SLICE_X122Y180       LUT3 (Prop_lut3_I0_O)        0.045     2.219 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.219    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg[6]_i_1_n_0
    SLICE_X122Y180       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.851     2.487    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X122Y180       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg_reg[6]/C
                         clock pessimism             -0.533     1.954    
    SLICE_X122Y180       FDRE (Hold_fdre_C_D)         0.091     2.045    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iwadg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mtxclk_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mtxclk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X6Y74    ETHERNET_TOP/dpram_512x32_tx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4   mtxclk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X122Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X122Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X122Y186  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X122Y186  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X122Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X122Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X124Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X123Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X122Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X122Y187  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.047ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.047ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.920ns  (logic 0.379ns (19.740%)  route 1.541ns (80.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y235                                     0.000     0.000 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X21Y235        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          1.541     1.920    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X16Y183        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X16Y183        FDRE (Setup_fdre_C_D)       -0.033    19.967    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 18.047    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@5.000ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.528ns  (logic 0.000ns (0.000%)  route 0.528ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 8.683 - 5.000 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 6.945 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    AC19                                              0.000     3.594 f  clk (IN)
                         net (fo=0)                   0.000     3.594    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     5.010 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     6.868    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     6.945 f  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.528     7.473    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     8.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.169     8.852    
                         clock uncertainty           -0.219     8.633    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     8.451    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  0.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.501ns  (logic 0.000ns (0.000%)  route 0.501ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    3.182ns = ( 4.276 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    AC19                                              0.000     1.094 r  clk (IN)
                         net (fo=0)                   0.000     1.094    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     2.444 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     4.203    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.276 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.501     4.777    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.169     3.710    
                         clock uncertainty            0.219     3.929    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     4.103    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -4.103    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.673    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 10.838 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.757 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.757    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.838    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.252    11.089    
                         clock uncertainty           -0.065    11.024    
    OUT_FIFO_X0Y16       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    10.451    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         10.451    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     8.696 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     9.071    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.252    11.430    
                         clock uncertainty           -0.065    11.365    
    OLOGIC_X0Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    11.028    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     8.696 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     9.071    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.252    11.430    
                         clock uncertainty           -0.065    11.365    
    OLOGIC_X0Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    11.028    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     8.696 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     9.071    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.252    11.430    
                         clock uncertainty           -0.065    11.365    
    OLOGIC_X0Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    11.028    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     8.696 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     9.071    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.252    11.430    
                         clock uncertainty           -0.065    11.365    
    OLOGIC_X0Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    11.028    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.466ns (19.797%)  route 1.888ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.888     8.310    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.432    
                         clock uncertainty           -0.065    11.367    
    OLOGIC_X0Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.851    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.466ns (20.074%)  route 1.855ns (79.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.855     8.278    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.432    
                         clock uncertainty           -0.065    11.367    
    OLOGIC_X0Y203        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.851    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.466ns (20.928%)  route 1.761ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.761     8.183    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y204        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y204        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.432    
                         clock uncertainty           -0.065    11.367    
    OLOGIC_X0Y204        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.851    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.466ns (21.238%)  route 1.728ns (78.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.728     8.151    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y205        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    11.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y205        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.431    
                         clock uncertainty           -0.065    11.366    
    OLOGIC_X0Y205        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.466ns (22.293%)  route 1.624ns (77.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.624     8.047    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y206        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    11.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y206        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.431    
                         clock uncertainty           -0.065    11.366    
    OLOGIC_X0Y206        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.272ns (30.126%)  route 0.631ns (69.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.631     3.955    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.321    
    OLOGIC_X0Y212        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.880    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.272ns (30.091%)  route 0.632ns (69.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.632     3.956    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y210        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y210        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.320    
    OLOGIC_X0Y210        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.225 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.225    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.470    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.330     3.141    
    OUT_FIFO_X0Y16       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.130    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.190 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.156     3.346    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.231    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.190 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.156     3.346    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.231    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.190 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.156     3.346    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.231    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.190 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.156     3.346    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.231    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.272ns (28.444%)  route 0.684ns (71.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.684     4.009    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y211        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y211        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.321    
    OLOGIC_X0Y211        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.880    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.272ns (26.573%)  route 0.752ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.752     4.076    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y209        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.878    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.272ns (24.752%)  route 0.827ns (75.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.827     4.151    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.878    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 10.828 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.746 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.746    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.828    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.251    11.078    
                         clock uncertainty           -0.065    11.013    
    OUT_FIFO_X0Y17       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    10.440    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     8.685 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     9.060    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.251    11.408    
                         clock uncertainty           -0.065    11.343    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    11.006    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     8.685 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     9.060    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.251    11.408    
                         clock uncertainty           -0.065    11.343    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    11.006    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     8.685 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     9.060    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.251    11.408    
                         clock uncertainty           -0.065    11.343    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    11.006    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     8.685 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     9.060    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.251    11.408    
                         clock uncertainty           -0.065    11.343    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    11.006    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.466ns (22.351%)  route 1.619ns (77.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.619     8.030    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.410    
                         clock uncertainty           -0.065    11.345    
    OLOGIC_X0Y214        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.829    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.466ns (22.705%)  route 1.586ns (77.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.586     7.998    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.410    
                         clock uncertainty           -0.065    11.345    
    OLOGIC_X0Y215        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.829    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.466ns (23.248%)  route 1.538ns (76.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.538     7.950    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.410    
                         clock uncertainty           -0.065    11.345    
    OLOGIC_X0Y224        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.829    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.466ns (23.803%)  route 1.492ns (76.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.492     7.903    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y216        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y216        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.410    
                         clock uncertainty           -0.065    11.345    
    OLOGIC_X0Y216        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.829    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.466ns (24.204%)  route 1.459ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 11.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.459     7.871    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y217        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    11.159    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y217        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.409    
                         clock uncertainty           -0.065    11.344    
    OLOGIC_X0Y217        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.828    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  2.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.218    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.461    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.328     3.134    
    OUT_FIFO_X0Y17       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.123    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.272ns (29.231%)  route 0.659ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.659     3.976    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y221        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.867    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           3.976    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.183 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.156     3.339    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.220    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.183 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.156     3.339    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.220    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.183 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.156     3.339    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.220    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.183 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.156     3.339    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.220    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.272ns (27.425%)  route 0.720ns (72.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.720     4.037    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y222        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y222        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.309    
    OLOGIC_X0Y222        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.868    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.272ns (27.282%)  route 0.725ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.725     4.042    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.867    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.272ns (27.160%)  route 0.729ns (72.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.729     4.047    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y218        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y218        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y218        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.867    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           4.047    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.272ns (25.829%)  route 0.781ns (74.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.781     4.099    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y223        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y223        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.310    
    OLOGIC_X0Y223        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.869    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 15.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      7.500     7.500 r  
    AC19                                              0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     8.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858    10.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    13.757 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    13.757    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000    15.838    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.252    16.089    
                         clock uncertainty           -0.065    16.024    
    OUT_FIFO_X0Y18       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    15.451    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         15.451    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.645ns  (logic 0.466ns (17.619%)  route 2.179ns (82.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           2.179    13.601    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y236        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.536ns  (logic 0.466ns (18.372%)  route 2.070ns (81.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           2.070    13.493    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y235        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.419ns  (logic 0.466ns (19.263%)  route 1.953ns (80.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.953    13.376    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.302ns  (logic 0.466ns (20.244%)  route 1.836ns (79.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.836    13.258    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.425    
                         clock uncertainty           -0.065    16.360    
    OLOGIC_X0Y233        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.844    
                         arrival time                         -13.258    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.185ns  (logic 0.466ns (21.331%)  route 1.719ns (78.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.719    13.141    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.425    
                         clock uncertainty           -0.065    16.360    
    OLOGIC_X0Y232        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.844    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.067ns  (logic 0.466ns (22.541%)  route 1.601ns (77.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.601    13.024    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.425    
                         clock uncertainty           -0.065    16.360    
    OLOGIC_X0Y231        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.844    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.950ns  (logic 0.466ns (23.896%)  route 1.484ns (76.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 16.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.484    12.906    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.337    16.175    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.426    
                         clock uncertainty           -0.065    16.361    
    OLOGIC_X0Y230        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.845    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.845    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.821ns  (logic 0.466ns (25.595%)  route 1.355ns (74.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.355    12.777    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y228        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.727ns  (logic 0.466ns (26.977%)  route 1.261ns (73.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.261    12.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y227        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  3.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.272ns (30.243%)  route 0.627ns (69.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.627     3.952    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.318    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.877    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.225 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.225    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.470    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.330     3.141    
    OUT_FIFO_X0Y18       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.130    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.272ns (28.552%)  route 0.681ns (71.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.681     4.005    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.318    
    OLOGIC_X0Y228        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.877    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           4.005    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.272ns (26.638%)  route 0.749ns (73.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.749     4.074    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.176     3.646    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.317    
    OLOGIC_X0Y230        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.272ns (25.130%)  route 0.810ns (74.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.810     4.135    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.176     3.646    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.317    
    OLOGIC_X0Y231        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.135    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.272ns (23.784%)  route 0.872ns (76.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.872     4.196    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.176     3.646    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.317    
    OLOGIC_X0Y232        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.272ns (22.574%)  route 0.933ns (77.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.933     4.257    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.176     3.646    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.317    
    OLOGIC_X0Y233        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.272ns (21.482%)  route 0.994ns (78.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.994     4.319    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.318    
    OLOGIC_X0Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.877    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.272ns (20.490%)  route 1.055ns (79.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.055     4.380    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y235        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.878    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           4.380    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.272ns (19.712%)  route 1.108ns (80.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.108     4.432    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y236        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.878    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 15.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      7.500     7.500 r  
    AC19                                              0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     8.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858    10.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    13.746 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    13.746    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    15.828    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.251    16.078    
                         clock uncertainty           -0.065    16.013    
    OUT_FIFO_X0Y19       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    15.440    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.871ns  (logic 0.466ns (16.232%)  route 2.405ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.405    13.816    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.430    
                         clock uncertainty           -0.065    16.365    
    OLOGIC_X0Y248        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.849    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.762ns  (logic 0.466ns (16.870%)  route 2.296ns (83.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.296    13.708    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y247        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y247        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.430    
                         clock uncertainty           -0.065    16.365    
    OLOGIC_X0Y247        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.849    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.645ns  (logic 0.466ns (17.617%)  route 2.179ns (82.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.179    13.590    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y246        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y246        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.430    
                         clock uncertainty           -0.065    16.365    
    OLOGIC_X0Y246        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.849    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                         -13.590    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.528ns  (logic 0.466ns (18.435%)  route 2.062ns (81.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.062    13.473    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.428    
                         clock uncertainty           -0.065    16.363    
    OLOGIC_X0Y245        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.847    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.411ns  (logic 0.466ns (19.332%)  route 1.945ns (80.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.945    13.356    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.428    
                         clock uncertainty           -0.065    16.363    
    OLOGIC_X0Y244        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.847    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.293ns  (logic 0.466ns (20.320%)  route 1.827ns (79.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.827    13.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.428    
                         clock uncertainty           -0.065    16.363    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.847    
                         arrival time                         -13.239    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.176ns  (logic 0.466ns (21.415%)  route 1.710ns (78.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.710    13.121    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.351    16.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.429    
                         clock uncertainty           -0.065    16.364    
    OLOGIC_X0Y242        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.848    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.848    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.059ns  (logic 0.466ns (22.635%)  route 1.593ns (77.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.593    13.004    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.351    16.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.429    
                         clock uncertainty           -0.065    16.364    
    OLOGIC_X0Y241        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.848    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.848    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.941ns  (logic 0.466ns (24.002%)  route 1.475ns (75.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.475    12.887    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y240        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y240        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.430    
                         clock uncertainty           -0.065    16.365    
    OLOGIC_X0Y240        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.849    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                         -12.887    
  -------------------------------------------------------------------
                         slack                                  2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.218    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.461    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.328     3.134    
    OUT_FIFO_X0Y19       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.123    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.272ns (29.030%)  route 0.665ns (70.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.665     3.982    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.317    
    OLOGIC_X0Y238        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.272ns (27.249%)  route 0.726ns (72.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.726     4.044    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.317    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.044    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.272ns (25.968%)  route 0.775ns (74.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.775     4.093    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y237        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y237        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.317    
    OLOGIC_X0Y237        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.272ns (25.673%)  route 0.787ns (74.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.787     4.105    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y240        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y240        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.317    
    OLOGIC_X0Y240        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.105    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.272ns (24.269%)  route 0.849ns (75.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.849     4.166    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y241        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.272ns (23.011%)  route 0.910ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.910     4.228    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y242        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.272ns (21.877%)  route 0.971ns (78.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.971     4.289    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y243        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.272ns (20.850%)  route 1.033ns (79.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.033     4.350    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y244        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.272ns (19.915%)  route 1.094ns (80.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.094     4.411    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y245        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       15.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.299ns  (logic 0.204ns (3.239%)  route 6.095ns (96.761%))
  Logic Levels:           0  
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.879    -0.172    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.204     0.032 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           6.095     6.127    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X13Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.613    21.825    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X13Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.188    22.013    
                         clock uncertainty           -0.261    21.752    
    SLICE_X13Y177        FDRE (Setup_fdre_C_D)       -0.005    21.747    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         21.747    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.859ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.058ns  (logic 0.204ns (3.367%)  route 5.854ns (96.633%))
  Logic Levels:           0  
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.882    -0.169    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDRE (Prop_fdre_C_Q)         0.204     0.035 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           5.854     5.889    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X13Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.614    21.826    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X13Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.188    22.014    
                         clock uncertainty           -0.261    21.753    
    SLICE_X13Y179        FDRE (Setup_fdre_C_D)       -0.005    21.748    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         21.748    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 15.859    

Slack (MET) :             15.938ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.951ns  (logic 0.204ns (3.428%)  route 5.747ns (96.572%))
  Logic Levels:           0  
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.879    -0.172    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.204     0.032 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           5.747     5.779    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X12Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.613    21.825    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X12Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.188    22.013    
                         clock uncertainty           -0.261    21.752    
    SLICE_X12Y177        FDRE (Setup_fdre_C_D)       -0.035    21.717    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                 15.938    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.427ns  (logic 0.433ns (4.153%)  route 9.994ns (95.847%))
  Logic Levels:           0  
  Clock Path Skew:        6.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.472    -1.472    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y181        FDRE (Prop_fdre_C_Q)         0.433    -1.039 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           9.994     8.955    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X13Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    23.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    23.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    24.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    24.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    25.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    21.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    23.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.367    25.139    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X13Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.066    25.205    
                         clock uncertainty           -0.261    24.944    
    SLICE_X13Y181        FDRE (Setup_fdre_C_D)       -0.032    24.912    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             15.965ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.922ns  (logic 0.204ns (3.445%)  route 5.718ns (96.555%))
  Logic Levels:           0  
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.885    -0.166    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y181        FDRE (Prop_fdre_C_Q)         0.204     0.038 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           5.718     5.756    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X12Y182        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.617    21.829    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X12Y182        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.188    22.017    
                         clock uncertainty           -0.261    21.756    
    SLICE_X12Y182        FDRE (Setup_fdre_C_D)       -0.035    21.721    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 15.965    

Slack (MET) :             15.973ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.878ns  (logic 0.184ns (3.130%)  route 5.694ns (96.870%))
  Logic Levels:           0  
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.882    -0.169    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDRE (Prop_fdre_C_Q)         0.184     0.015 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           5.694     5.709    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X11Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.614    21.826    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X11Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.188    22.014    
                         clock uncertainty           -0.261    21.753    
    SLICE_X11Y179        FDRE (Setup_fdre_C_D)       -0.071    21.682    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 15.973    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.810ns  (logic 0.204ns (3.511%)  route 5.606ns (96.489%))
  Logic Levels:           0  
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.882    -0.169    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDRE (Prop_fdre_C_Q)         0.204     0.035 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           5.606     5.641    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X14Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.614    21.826    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X14Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.188    22.014    
                         clock uncertainty           -0.261    21.753    
    SLICE_X14Y179        FDRE (Setup_fdre_C_D)       -0.035    21.718    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.718    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.164ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.655ns  (logic 0.184ns (3.254%)  route 5.471ns (96.746%))
  Logic Levels:           0  
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.885    -0.166    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y181        FDRE (Prop_fdre_C_Q)         0.184     0.018 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           5.471     5.489    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X12Y180        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.615    21.827    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X12Y180        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.188    22.015    
                         clock uncertainty           -0.261    21.754    
    SLICE_X12Y180        FDRE (Setup_fdre_C_D)       -0.101    21.653    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         21.653    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 16.164    

Slack (MET) :             16.216ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.700ns  (logic 0.204ns (3.579%)  route 5.496ns (96.421%))
  Logic Levels:           0  
  Clock Path Skew:        2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.882    -0.169    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDRE (Prop_fdre_C_Q)         0.204     0.035 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           5.496     5.531    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X15Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.613    21.825    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X15Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.188    22.013    
                         clock uncertainty           -0.261    21.752    
    SLICE_X15Y178        FDRE (Setup_fdre_C_D)       -0.005    21.747    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.747    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                 16.216    

Slack (MET) :             16.321ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.593ns  (logic 0.204ns (3.647%)  route 5.389ns (96.353%))
  Logic Levels:           0  
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.885    -0.166    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y181        FDRE (Prop_fdre_C_Q)         0.204     0.038 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           5.389     5.427    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X15Y180        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.615    21.827    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X15Y180        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.188    22.015    
                         clock uncertainty           -0.261    21.754    
    SLICE_X15Y180        FDRE (Setup_fdre_C_D)       -0.005    21.749    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.749    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 16.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.347ns (4.673%)  route 7.079ns (95.327%))
  Logic Levels:           0  
  Clock Path Skew:        6.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    -1.073ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.362    -1.073    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDRE (Prop_fdre_C_Q)         0.347    -0.726 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           7.079     6.353    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X16Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.470     5.523    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X16Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism             -0.066     5.457    
                         clock uncertainty            0.261     5.718    
    SLICE_X16Y179        FDRE (Hold_fdre_C_D)         0.195     5.913    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.913    
                         arrival time                           6.353    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 0.347ns (4.509%)  route 7.349ns (95.491%))
  Logic Levels:           0  
  Clock Path Skew:        6.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.526ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.366    -1.069    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y181        FDRE (Prop_fdre_C_Q)         0.347    -0.722 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           7.349     6.626    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X14Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.473     5.526    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X14Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.066     5.460    
                         clock uncertainty            0.261     5.721    
    SLICE_X14Y181        FDRE (Hold_fdre_C_D)         0.195     5.916    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.916    
                         arrival time                           6.626    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 0.347ns (4.246%)  route 7.825ns (95.754%))
  Logic Levels:           0  
  Clock Path Skew:        6.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.527ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.366    -1.069    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y181        FDRE (Prop_fdre_C_Q)         0.347    -0.722 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           7.825     7.103    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X12Y182        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.474     5.527    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X12Y182        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.066     5.461    
                         clock uncertainty            0.261     5.722    
    SLICE_X12Y182        FDRE (Hold_fdre_C_D)         0.195     5.917    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.917    
                         arrival time                           7.103    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.213ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.347ns (4.252%)  route 7.813ns (95.748%))
  Logic Levels:           0  
  Clock Path Skew:        6.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    -1.073ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.362    -1.073    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDRE (Prop_fdre_C_Q)         0.347    -0.726 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           7.813     7.087    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X15Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.469     5.522    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X15Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism             -0.066     5.456    
                         clock uncertainty            0.261     5.717    
    SLICE_X15Y178        FDRE (Hold_fdre_C_D)         0.156     5.873    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.873    
                         arrival time                           7.087    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 0.319ns (3.928%)  route 7.803ns (96.072%))
  Logic Levels:           0  
  Clock Path Skew:        6.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.525ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.366    -1.069    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y181        FDRE (Prop_fdre_C_Q)         0.319    -0.750 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           7.803     7.052    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X12Y180        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.472     5.525    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X12Y180        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.066     5.459    
                         clock uncertainty            0.261     5.720    
    SLICE_X12Y180        FDRE (Hold_fdre_C_D)         0.093     5.813    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.813    
                         arrival time                           7.052    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 0.347ns (4.164%)  route 7.986ns (95.836%))
  Logic Levels:           0  
  Clock Path Skew:        6.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.525ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.366    -1.069    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y181        FDRE (Prop_fdre_C_Q)         0.347    -0.722 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           7.986     7.264    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X15Y180        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.472     5.525    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X15Y180        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism             -0.066     5.459    
                         clock uncertainty            0.261     5.720    
    SLICE_X15Y180        FDRE (Hold_fdre_C_D)         0.156     5.876    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.876    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 0.347ns (4.105%)  route 8.105ns (95.895%))
  Logic Levels:           0  
  Clock Path Skew:        6.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.524ns
    Source Clock Delay      (SCD):    -1.073ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.362    -1.073    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDRE (Prop_fdre_C_Q)         0.347    -0.726 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           8.105     7.379    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X14Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.471     5.524    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X14Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.066     5.458    
                         clock uncertainty            0.261     5.719    
    SLICE_X14Y179        FDRE (Hold_fdre_C_D)         0.195     5.914    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.914    
                         arrival time                           7.379    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.491ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 0.347ns (4.093%)  route 8.131ns (95.907%))
  Logic Levels:           0  
  Clock Path Skew:        6.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.360    -1.075    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.347    -0.728 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           8.131     7.403    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X12Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.468     5.521    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X12Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism             -0.066     5.455    
                         clock uncertainty            0.261     5.716    
    SLICE_X12Y177        FDRE (Hold_fdre_C_D)         0.195     5.911    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.911    
                         arrival time                           7.403    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.672ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 0.319ns (3.745%)  route 8.200ns (96.255%))
  Logic Levels:           0  
  Clock Path Skew:        6.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.524ns
    Source Clock Delay      (SCD):    -1.073ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.362    -1.073    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y178        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDRE (Prop_fdre_C_Q)         0.319    -0.754 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           8.200     7.446    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X11Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.471     5.524    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X11Y179        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism             -0.066     5.458    
                         clock uncertainty            0.261     5.719    
    SLICE_X11Y179        FDRE (Hold_fdre_C_D)         0.054     5.773    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.773    
                         arrival time                           7.446    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.347ns (4.011%)  route 8.304ns (95.989%))
  Logic Levels:           0  
  Clock Path Skew:        6.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.526ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.366    -1.069    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X16Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y181        FDRE (Prop_fdre_C_Q)         0.347    -0.722 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           8.304     7.581    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X13Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.473     5.526    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X13Y181        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism             -0.066     5.460    
                         clock uncertainty            0.261     5.721    
    SLICE_X13Y181        FDRE (Hold_fdre_C_D)         0.156     5.877    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.877    
                         arrival time                           7.581    
  -------------------------------------------------------------------
                         slack                                  1.704    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll_33
  To Clock:  clk_pll_i

Setup :            3  Failing Endpoints,  Worst Slack       -2.089ns,  Total Violation       -6.145ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_pll_i rise@970.000ns - clk_out2_clk_pll_33 rise@969.697ns)
  Data Path Delay:        1.708ns  (logic 1.084ns (63.456%)  route 0.624ns (36.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 975.125 - 970.000 ) 
    Source Clock Delay      (SCD):    5.560ns = ( 975.257 - 969.697 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                    969.697   969.697 r  
    AC19                                              0.000   969.697 r  clk (IN)
                         net (fo=0)                   0.000   969.697    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416   971.113 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602   973.715    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536   975.332    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173   972.158 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557   973.715    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.461   975.257    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/WCLK
    SLICE_X40Y183        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y183        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084   976.341 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/O
                         net (fo=1, routed)           0.624   976.965    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72_n_0
    SLICE_X41Y183        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    970.000   970.000 r  
    AC19                                              0.000   970.000 r  clk (IN)
                         net (fo=0)                   0.000   970.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350   971.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759   973.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   973.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281   974.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069   974.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805   975.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606   971.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964   973.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   973.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.353   975.125    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X41Y183        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/C
                         clock pessimism              0.066   975.191    
                         clock uncertainty           -0.276   974.915    
    SLICE_X41Y183        FDRE (Setup_fdre_C_D)       -0.039   974.876    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]
  -------------------------------------------------------------------
                         required time                        974.876    
                         arrival time                        -976.965    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.067ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_pll_i rise@970.000ns - clk_out2_clk_pll_33 rise@969.697ns)
  Data Path Delay:        1.684ns  (logic 1.084ns (64.362%)  route 0.600ns (35.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 975.052 - 970.000 ) 
    Source Clock Delay      (SCD):    5.489ns = ( 975.186 - 969.697 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                    969.697   969.697 r  
    AC19                                              0.000   969.697 r  clk (IN)
                         net (fo=0)                   0.000   969.697    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416   971.113 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602   973.715    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536   975.332    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173   972.158 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557   973.715    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.390   975.186    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/WCLK
    SLICE_X98Y185        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y185        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084   976.270 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/O
                         net (fo=1, routed)           0.600   976.870    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36_n_0
    SLICE_X97Y185        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    970.000   970.000 r  
    AC19                                              0.000   970.000 r  clk (IN)
                         net (fo=0)                   0.000   970.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350   971.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759   973.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   973.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281   974.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069   974.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805   975.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606   971.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964   973.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   973.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.280   975.052    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X97Y185        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism              0.066   975.118    
                         clock uncertainty           -0.276   974.842    
    SLICE_X97Y185        FDRE (Setup_fdre_C_D)       -0.039   974.803    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                        974.803    
                         arrival time                        -976.870    
  -------------------------------------------------------------------
                         slack                                 -2.067    

Slack (VIOLATED) :        -1.988ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_pll_i rise@970.000ns - clk_out2_clk_pll_33 rise@969.697ns)
  Data Path Delay:        1.631ns  (logic 1.084ns (66.442%)  route 0.547ns (33.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 975.033 - 970.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 975.165 - 969.697 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                    969.697   969.697 r  
    AC19                                              0.000   969.697 r  clk (IN)
                         net (fo=0)                   0.000   969.697    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416   971.113 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602   973.715    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536   975.332    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173   972.158 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557   973.715    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.369   975.165    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/WCLK
    SLICE_X66Y174        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y174        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084   976.249 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/O
                         net (fo=1, routed)           0.547   976.797    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36_n_0
    SLICE_X66Y175        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    970.000   970.000 r  
    AC19                                              0.000   970.000 r  clk (IN)
                         net (fo=0)                   0.000   970.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350   971.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759   973.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   973.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281   974.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069   974.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805   975.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606   971.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964   973.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   973.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.261   975.033    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X66Y175        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism              0.066   975.099    
                         clock uncertainty           -0.276   974.823    
    SLICE_X66Y175        FDRE (Setup_fdre_C_D)       -0.015   974.808    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                        974.808    
                         arrival time                        -976.797    
  -------------------------------------------------------------------
                         slack                                 -1.988    

Slack (MET) :             29.231ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.905ns  (logic 0.348ns (38.453%)  route 0.557ns (61.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y176                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y176        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.557     0.905    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X90Y177        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X90Y177        FDRE (Setup_fdre_C_D)       -0.167    30.136    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.136    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 29.231    

Slack (MET) :             29.240ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.897ns  (logic 0.348ns (38.795%)  route 0.549ns (61.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y197                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y197        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.549     0.897    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X90Y197        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X90Y197        FDRE (Setup_fdre_C_D)       -0.166    30.137    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.137    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 29.240    

Slack (MET) :             29.244ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.859ns  (logic 0.398ns (46.309%)  route 0.461ns (53.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y192                                    0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y192       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.461     0.859    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y192       FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X113Y192       FDRE (Setup_fdre_C_D)       -0.200    30.103    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.103    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 29.244    

Slack (MET) :             29.253ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.840ns  (logic 0.348ns (41.430%)  route 0.492ns (58.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y172                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X78Y172        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.492     0.840    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X78Y174        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X78Y174        FDRE (Setup_fdre_C_D)       -0.210    30.093    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.093    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                 29.253    

Slack (MET) :             29.257ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        1.013ns  (logic 0.379ns (37.414%)  route 0.634ns (62.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y187                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X43Y187        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.634     1.013    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y187        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X42Y187        FDRE (Setup_fdre_C_D)       -0.033    30.270    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         30.270    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 29.257    

Slack (MET) :             29.262ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.724%)  route 0.486ns (58.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y186                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y186        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.486     0.834    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X43Y186        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X43Y186        FDRE (Setup_fdre_C_D)       -0.207    30.096    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.096    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 29.262    

Slack (MET) :             29.282ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.811ns  (logic 0.348ns (42.905%)  route 0.463ns (57.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.463     0.811    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X73Y176        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X73Y176        FDRE (Setup_fdre_C_D)       -0.210    30.093    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.093    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 29.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.386ns (59.183%)  route 0.266ns (40.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.575     1.927    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/WCLK
    SLICE_X98Y185        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y185        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.313 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/O
                         net (fo=1, routed)           0.266     2.580    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36_n_0
    SLICE_X97Y185        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.842     2.352    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X97Y185        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism             -0.188     2.164    
                         clock uncertainty            0.276     2.440    
    SLICE_X97Y185        FDRE (Hold_fdre_C_D)         0.072     2.512    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.386ns (58.549%)  route 0.273ns (41.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.609     1.961    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/WCLK
    SLICE_X40Y183        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y183        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.347 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/O
                         net (fo=1, routed)           0.273     2.621    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72_n_0
    SLICE_X41Y183        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.877     2.386    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X41Y183        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/C
                         clock pessimism             -0.188     2.198    
                         clock uncertainty            0.276     2.474    
    SLICE_X41Y183        FDRE (Hold_fdre_C_D)         0.072     2.546    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.386ns (59.158%)  route 0.266ns (40.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.563     1.915    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/WCLK
    SLICE_X66Y174        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y174        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.301 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/O
                         net (fo=1, routed)           0.266     2.568    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36_n_0
    SLICE_X66Y175        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.829     2.338    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X66Y175        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism             -0.188     2.150    
                         clock uncertainty            0.276     2.426    
    SLICE_X66Y175        FDRE (Hold_fdre_C_D)         0.059     2.485    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_pll_33
  To Clock:  clk_out1_clk_pll_33

Setup :            0  Failing Endpoints,  Worst Slack       17.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.683ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.503%)  route 1.409ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.407     5.506    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X92Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDPE (Prop_fdpe_C_Q)         0.433     5.939 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.409     7.348    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X100Y150       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.289    25.187    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X100Y150       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.201    25.388    
                         clock uncertainty           -0.065    25.323    
    SLICE_X100Y150       FDCE (Recov_fdce_C_CLR)     -0.292    25.031    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         25.031    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                 17.683    

Slack (MET) :             17.683ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.503%)  route 1.409ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.407     5.506    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X92Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDPE (Prop_fdpe_C_Q)         0.433     5.939 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.409     7.348    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X100Y150       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.289    25.187    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X100Y150       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.201    25.388    
                         clock uncertainty           -0.065    25.323    
    SLICE_X100Y150       FDCE (Recov_fdce_C_CLR)     -0.292    25.031    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         25.031    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                 17.683    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.503%)  route 1.409ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.407     5.506    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X92Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDPE (Prop_fdpe_C_Q)         0.433     5.939 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.409     7.348    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X100Y150       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.289    25.187    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X100Y150       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.201    25.388    
                         clock uncertainty           -0.065    25.323    
    SLICE_X100Y150       FDCE (Recov_fdce_C_CLR)     -0.258    25.065    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         25.065    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                 17.717    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.503%)  route 1.409ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.407     5.506    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X92Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDPE (Prop_fdpe_C_Q)         0.433     5.939 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.409     7.348    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X100Y150       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.289    25.187    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X100Y150       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.201    25.388    
                         clock uncertainty           -0.065    25.323    
    SLICE_X100Y150       FDCE (Recov_fdce_C_CLR)     -0.258    25.065    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         25.065    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                 17.717    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.503%)  route 1.409ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.407     5.506    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X92Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDPE (Prop_fdpe_C_Q)         0.433     5.939 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.409     7.348    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X100Y150       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.289    25.187    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X100Y150       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.201    25.388    
                         clock uncertainty           -0.065    25.323    
    SLICE_X100Y150       FDCE (Recov_fdce_C_CLR)     -0.258    25.065    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         25.065    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                 17.717    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.503%)  route 1.409ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 25.187 - 20.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.407     5.506    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X92Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDPE (Prop_fdpe_C_Q)         0.433     5.939 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.409     7.348    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X100Y150       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.289    25.187    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X100Y150       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.201    25.388    
                         clock uncertainty           -0.065    25.323    
    SLICE_X100Y150       FDCE (Recov_fdce_C_CLR)     -0.258    25.065    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         25.065    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                 17.717    

Slack (MET) :             17.997ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.433ns (28.816%)  route 1.070ns (71.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 25.173 - 20.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.387     5.486    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.919 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.070     6.988    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y144        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.276    25.173    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X79Y144        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.207    25.381    
                         clock uncertainty           -0.065    25.316    
    SLICE_X79Y144        FDCE (Recov_fdce_C_CLR)     -0.331    24.985    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 17.997    

Slack (MET) :             17.997ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.433ns (28.816%)  route 1.070ns (71.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 25.173 - 20.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.387     5.486    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.919 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.070     6.988    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y144        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.276    25.173    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X79Y144        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.207    25.381    
                         clock uncertainty           -0.065    25.316    
    SLICE_X79Y144        FDCE (Recov_fdce_C_CLR)     -0.331    24.985    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 17.997    

Slack (MET) :             17.997ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.433ns (28.816%)  route 1.070ns (71.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 25.173 - 20.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.387     5.486    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.919 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.070     6.988    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y144        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.276    25.173    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X79Y144        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.207    25.381    
                         clock uncertainty           -0.065    25.316    
    SLICE_X79Y144        FDCE (Recov_fdce_C_CLR)     -0.331    24.985    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 17.997    

Slack (MET) :             17.997ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.433ns (28.816%)  route 1.070ns (71.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 25.173 - 20.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.387     5.486    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.919 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.070     6.988    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y144        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        1.276    25.173    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X79Y144        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.207    25.381    
                         clock uncertainty           -0.065    25.316    
    SLICE_X79Y144        FDCE (Recov_fdce_C_CLR)     -0.331    24.985    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 17.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.593%)  route 0.199ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.565     1.917    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.148     2.065 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.199     2.265    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X82Y142        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.834     2.463    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X82Y142        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     2.181    
    SLICE_X82Y142        FDPE (Remov_fdpe_C_PRE)     -0.148     2.033    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.593%)  route 0.199ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.565     1.917    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.148     2.065 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.199     2.265    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X82Y142        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.834     2.463    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X82Y142        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     2.181    
    SLICE_X82Y142        FDPE (Remov_fdpe_C_PRE)     -0.148     2.033    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.703%)  route 0.290ns (67.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X47Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.080 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.290     2.371    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.484    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.277     2.207    
    SLICE_X51Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.115    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.703%)  route 0.290ns (67.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X47Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.080 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.290     2.371    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.484    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.277     2.207    
    SLICE_X51Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.115    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.703%)  route 0.290ns (67.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X47Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.080 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.290     2.371    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.484    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.277     2.207    
    SLICE_X51Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.115    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.703%)  route 0.290ns (67.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X47Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.080 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.290     2.371    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.484    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.277     2.207    
    SLICE_X51Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.115    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.703%)  route 0.290ns (67.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X47Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.080 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.290     2.371    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.484    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.277     2.207    
    SLICE_X51Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.115    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.703%)  route 0.290ns (67.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X47Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.080 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.290     2.371    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y150        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.484    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y150        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.277     2.207    
    SLICE_X51Y150        FDPE (Remov_fdpe_C_PRE)     -0.095     2.112    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.422%)  route 0.294ns (67.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X47Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.080 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.294     2.374    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.484    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.277     2.207    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.115    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.422%)  route 0.294ns (67.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X47Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.080 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.294     2.374    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6523, routed)        0.854     2.484    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.277     2.207    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.115    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_pll_33
  To Clock:  clk_out2_clk_pll_33

Setup :            0  Failing Endpoints,  Worst Slack       25.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.696ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.379ns (9.171%)  route 3.754ns (90.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 35.670 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.754     9.791    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X114Y210       FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.469    35.670    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X114Y210       FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.216    35.886    
                         clock uncertainty           -0.068    35.818    
    SLICE_X114Y210       FDCE (Recov_fdce_C_CLR)     -0.331    35.487    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         35.487    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 25.696    

Slack (MET) :             25.735ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.379ns (9.171%)  route 3.754ns (90.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 35.670 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.754     9.791    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X114Y210       FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.469    35.670    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X114Y210       FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.216    35.886    
                         clock uncertainty           -0.068    35.818    
    SLICE_X114Y210       FDPE (Recov_fdpe_C_PRE)     -0.292    35.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         35.526    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 25.735    

Slack (MET) :             25.735ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.379ns (9.171%)  route 3.754ns (90.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 35.670 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.754     9.791    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X114Y210       FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.469    35.670    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X114Y210       FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.216    35.886    
                         clock uncertainty           -0.068    35.818    
    SLICE_X114Y210       FDPE (Recov_fdpe_C_PRE)     -0.292    35.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.526    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 25.735    

Slack (MET) :             25.735ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.379ns (9.171%)  route 3.754ns (90.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 35.670 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.754     9.791    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X114Y210       FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.469    35.670    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X114Y210       FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.216    35.886    
                         clock uncertainty           -0.068    35.818    
    SLICE_X114Y210       FDPE (Recov_fdpe_C_PRE)     -0.292    35.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         35.526    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 25.735    

Slack (MET) :             25.739ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.379ns (9.179%)  route 3.750ns (90.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 35.670 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.750     9.787    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X115Y210       FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.469    35.670    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X115Y210       FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.216    35.886    
                         clock uncertainty           -0.068    35.818    
    SLICE_X115Y210       FDPE (Recov_fdpe_C_PRE)     -0.292    35.526    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.526    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 25.739    

Slack (MET) :             25.760ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.379ns (9.229%)  route 3.728ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 35.669 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.728     9.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X114Y212       FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.468    35.669    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X114Y212       FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.216    35.885    
                         clock uncertainty           -0.068    35.817    
    SLICE_X114Y212       FDPE (Recov_fdpe_C_PRE)     -0.292    35.525    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.525    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 25.760    

Slack (MET) :             25.760ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.379ns (9.229%)  route 3.728ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 35.669 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.728     9.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X114Y212       FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.468    35.669    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X114Y212       FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.216    35.885    
                         clock uncertainty           -0.068    35.817    
    SLICE_X114Y212       FDPE (Recov_fdpe_C_PRE)     -0.292    35.525    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         35.525    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 25.760    

Slack (MET) :             25.823ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.379ns (9.463%)  route 3.626ns (90.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 35.669 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.626     9.663    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X114Y211       FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.468    35.669    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X114Y211       FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.216    35.885    
                         clock uncertainty           -0.068    35.817    
    SLICE_X114Y211       FDCE (Recov_fdce_C_CLR)     -0.331    35.486    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         35.486    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                 25.823    

Slack (MET) :             25.823ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.379ns (9.463%)  route 3.626ns (90.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 35.669 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.626     9.663    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X114Y211       FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.468    35.669    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X114Y211       FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.216    35.885    
                         clock uncertainty           -0.068    35.817    
    SLICE_X114Y211       FDCE (Recov_fdce_C_CLR)     -0.331    35.486    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         35.486    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                 25.823    

Slack (MET) :             25.862ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.379ns (9.463%)  route 3.626ns (90.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 35.669 - 30.303 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.559     5.658    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y230        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDPE (Prop_fdpe_C_Q)         0.379     6.037 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          3.626     9.663    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X114Y211       FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.468    35.669    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X114Y211       FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.216    35.885    
                         clock uncertainty           -0.068    35.817    
    SLICE_X114Y211       FDPE (Recov_fdpe_C_PRE)     -0.292    35.525    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         35.525    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                 25.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.657%)  route 0.149ns (51.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.583     1.935    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X53Y191        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y191        FDPE (Prop_fdpe_C_Q)         0.141     2.076 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.149     2.225    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y190        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.852     2.482    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y190        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.531     1.951    
    SLICE_X52Y190        FDCE (Remov_fdce_C_CLR)     -0.067     1.884    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.657%)  route 0.149ns (51.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.583     1.935    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X53Y191        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y191        FDPE (Prop_fdpe_C_Q)         0.141     2.076 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.149     2.225    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y190        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.852     2.482    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y190        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.531     1.951    
    SLICE_X52Y190        FDCE (Remov_fdce_C_CLR)     -0.067     1.884    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.657%)  route 0.149ns (51.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.583     1.935    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X53Y191        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y191        FDPE (Prop_fdpe_C_Q)         0.141     2.076 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.149     2.225    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y190        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.852     2.482    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y190        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.531     1.951    
    SLICE_X52Y190        FDCE (Remov_fdce_C_CLR)     -0.067     1.884    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.657%)  route 0.149ns (51.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.583     1.935    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X53Y191        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y191        FDPE (Prop_fdpe_C_Q)         0.141     2.076 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.149     2.225    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y190        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.852     2.482    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y190        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.531     1.951    
    SLICE_X52Y190        FDCE (Remov_fdce_C_CLR)     -0.067     1.884    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.657%)  route 0.149ns (51.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.583     1.935    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X53Y191        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y191        FDPE (Prop_fdpe_C_Q)         0.141     2.076 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.149     2.225    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y190        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.852     2.482    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y190        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.531     1.951    
    SLICE_X52Y190        FDCE (Remov_fdce_C_CLR)     -0.067     1.884    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.657%)  route 0.149ns (51.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.583     1.935    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X53Y191        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y191        FDPE (Prop_fdpe_C_Q)         0.141     2.076 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.149     2.225    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y190        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.852     2.482    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y190        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.531     1.951    
    SLICE_X52Y190        FDCE (Remov_fdce_C_CLR)     -0.067     1.884    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.804%)  route 0.368ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X48Y148        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDPE (Prop_fdpe_C_Q)         0.164     2.103 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.368     2.472    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X59Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.853     2.482    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X59Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.277     2.205    
    SLICE_X59Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.113    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.804%)  route 0.368ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X48Y148        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDPE (Prop_fdpe_C_Q)         0.164     2.103 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.368     2.472    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X59Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.853     2.482    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X59Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.277     2.205    
    SLICE_X59Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.113    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.804%)  route 0.368ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X48Y148        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDPE (Prop_fdpe_C_Q)         0.164     2.103 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.368     2.472    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X59Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.853     2.482    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X59Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.277     2.205    
    SLICE_X59Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.113    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.804%)  route 0.368ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.587     1.939    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X48Y148        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDPE (Prop_fdpe_C_Q)         0.164     2.103 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.368     2.472    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X59Y150        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.853     2.482    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X59Y150        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.277     2.205    
    SLICE_X59Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.113    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        6.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.587ns (17.499%)  route 2.768ns (82.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.453     8.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.271    15.043    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.346    15.389    
                         clock uncertainty           -0.060    15.329    
    SLICE_X61Y178        FDCE (Recov_fdce_C_CLR)     -0.331    14.998    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.587ns (17.499%)  route 2.768ns (82.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.453     8.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.271    15.043    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.346    15.389    
                         clock uncertainty           -0.060    15.329    
    SLICE_X61Y178        FDCE (Recov_fdce_C_CLR)     -0.331    14.998    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.587ns (17.499%)  route 2.768ns (82.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.453     8.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.271    15.043    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.346    15.389    
                         clock uncertainty           -0.060    15.329    
    SLICE_X61Y178        FDCE (Recov_fdce_C_CLR)     -0.331    14.998    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.587ns (17.499%)  route 2.768ns (82.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.453     8.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.271    15.043    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.346    15.389    
                         clock uncertainty           -0.060    15.329    
    SLICE_X61Y178        FDCE (Recov_fdce_C_CLR)     -0.331    14.998    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.587ns (17.499%)  route 2.768ns (82.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.453     8.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.271    15.043    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.346    15.389    
                         clock uncertainty           -0.060    15.329    
    SLICE_X61Y178        FDCE (Recov_fdce_C_CLR)     -0.331    14.998    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.587ns (17.499%)  route 2.768ns (82.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.453     8.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.271    15.043    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.346    15.389    
                         clock uncertainty           -0.060    15.329    
    SLICE_X60Y178        FDCE (Recov_fdce_C_CLR)     -0.292    15.037    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.587ns (17.499%)  route 2.768ns (82.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.453     8.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y178        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.271    15.043    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y178        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.346    15.389    
                         clock uncertainty           -0.060    15.329    
    SLICE_X60Y178        FDPE (Recov_fdpe_C_PRE)     -0.292    15.037    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.587ns (17.499%)  route 2.768ns (82.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.453     8.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.271    15.043    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.346    15.389    
                         clock uncertainty           -0.060    15.329    
    SLICE_X60Y178        FDCE (Recov_fdce_C_CLR)     -0.258    15.071    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.587ns (17.499%)  route 2.768ns (82.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.453     8.765    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.271    15.043    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.346    15.389    
                         clock uncertainty           -0.060    15.329    
    SLICE_X60Y178        FDCE (Recov_fdce_C_CLR)     -0.258    15.071    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.587ns (18.810%)  route 2.534ns (81.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.357     5.410    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y185        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_fdpe_C_Q)         0.348     5.758 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.314     7.073    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X64Y183        LUT3 (Prop_lut3_I2_O)        0.239     7.312 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.219     8.531    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y179        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.273    15.045    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y179        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.346    15.391    
                         clock uncertainty           -0.060    15.331    
    SLICE_X61Y179        FDCE (Recov_fdce_C_CLR)     -0.331    15.000    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  6.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.852%)  route 0.114ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.578     1.790    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X99Y199        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.918 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.114     2.032    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X98Y199        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.849     2.358    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X98Y199        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.556     1.803    
    SLICE_X98Y199        FDCE (Remov_fdce_C_CLR)     -0.121     1.682    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.852%)  route 0.114ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.578     1.790    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X99Y199        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.918 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.114     2.032    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X98Y199        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.849     2.358    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X98Y199        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.556     1.803    
    SLICE_X98Y199        FDCE (Remov_fdce_C_CLR)     -0.121     1.682    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.852%)  route 0.114ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.578     1.790    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X99Y199        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.918 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.114     2.032    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X98Y199        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.849     2.358    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X98Y199        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.556     1.803    
    SLICE_X98Y199        FDPE (Remov_fdpe_C_PRE)     -0.125     1.678    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.132%)  route 0.176ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.561     1.773    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X75Y178        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y178        FDPE (Prop_fdpe_C_Q)         0.128     1.901 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.176     2.076    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X76Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.828     2.337    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X76Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X76Y178        FDCE (Remov_fdce_C_CLR)     -0.121     1.685    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.132%)  route 0.176ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.561     1.773    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X75Y178        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y178        FDPE (Prop_fdpe_C_Q)         0.128     1.901 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.176     2.076    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X76Y178        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.828     2.337    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X76Y178        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X76Y178        FDCE (Remov_fdce_C_CLR)     -0.121     1.685    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.894%)  route 0.201ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.572     1.784    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X74Y198        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDPE (Prop_fdpe_C_Q)         0.164     1.948 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.201     2.149    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y198        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.845     2.354    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X72Y198        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.532     1.823    
    SLICE_X72Y198        FDCE (Remov_fdce_C_CLR)     -0.067     1.756    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.894%)  route 0.201ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.572     1.784    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X74Y198        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDPE (Prop_fdpe_C_Q)         0.164     1.948 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.201     2.149    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y198        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.845     2.354    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X72Y198        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.532     1.823    
    SLICE_X72Y198        FDCE (Remov_fdce_C_CLR)     -0.067     1.756    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.894%)  route 0.201ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.572     1.784    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X74Y198        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDPE (Prop_fdpe_C_Q)         0.164     1.948 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.201     2.149    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y198        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.845     2.354    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X72Y198        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.532     1.823    
    SLICE_X72Y198        FDCE (Remov_fdce_C_CLR)     -0.067     1.756    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.894%)  route 0.201ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.572     1.784    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X74Y198        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDPE (Prop_fdpe_C_Q)         0.164     1.948 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.201     2.149    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y198        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.845     2.354    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X72Y198        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.532     1.823    
    SLICE_X72Y198        FDCE (Remov_fdce_C_CLR)     -0.067     1.756    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.894%)  route 0.201ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.572     1.784    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X74Y198        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDPE (Prop_fdpe_C_Q)         0.164     1.948 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.201     2.149    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y198        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.845     2.354    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X72Y198        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.532     1.823    
    SLICE_X72Y198        FDCE (Remov_fdce_C_CLR)     -0.067     1.756    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.504ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.496ns  (logic 0.379ns (15.186%)  route 2.117ns (84.814%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y235                                     0.000     0.000 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X21Y235        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          2.117     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X0Y4     PHY_CONTROL                  0.000     5.000    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  2.504    





