Warning (10268): Verilog HDL information at EECS3216_Lab3.v(19): always construct contains both blocking and non-blocking assignments File: C:/Users/randy/Documents/School/EECS3216/Lab3/EECS3216_Lab3.v Line: 19
