
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	-files TCLs/innovus_mmmc.tcl 
Date:		Wed Nov 26 01:01:10 2025
Host:		cn88.it.auth.gr (x86_64 w/Linux 5.14.0-570.52.1.el9_6.x86_64) (12cores*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
OS:		Rocky Linux release 9.6 (Blue Onyx)

License:
		[01:01:10.064793] Configured Lic search path (21.01-s002): 5280@cadence-r.it.auth.gr

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (95 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
Sourcing file "TCLs/innovus_mmmc.tcl" ...
<CMD> setMultiCpuUsage -localCpu max
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set dcgHonorSignalNetNDR 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set edi_pe::pegWeightMultiplier2ForHLS 1.111
<CMD> set edi_pe::pegWireCapacityRatio 0.4444
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set floorplan_default_site core_hd
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef}
<CMD> set init_mmmc_file Views/I2CAndMemory_MMMC.view
<CMD> set init_original_verilog_files /home/p/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Out_Innovus/MMMC/I2CAndMemory.v
<CMD> set init_pwr_net vdd
<CMD> set init_top_cell I2CAndMemory
<CMD> set init_verilog /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=11/26 01:01:49, mem=981.7M)
#% End Load MMMC data ... (date=11/26 01:01:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.1M, current mem=983.1M)
MIN_RC MAX_RC TYP_RC

Loading LEF file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef ...
Set DBUPerIGU to M2 pitch 560.

Loading LEF file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Views/I2CAndMemory_MMMC.view
Starting library reading in 'Multi-threaded flow' (with '12' threads)
Reading PVT_1_80_V_WC_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_slow_1_62V_175C.lib.
Read 772 cells in library D_CELLS_HD_LPMOS_slow_1_62V_175C.
Reading PVT_1_80_V_WC_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C.lib.
Read 424 cells in library IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '12' threads)
Reading PVT_1_80_V_BC_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_fast_1_98V_m40C.lib.
Read 772 cells in library D_CELLS_HD_LPMOS_fast_1_98V_m40C.
Reading PVT_1_80_V_BC_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C.lib.
Read 424 cells in library IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C.
Library reading multithread flow ended.
*** End library_loading (cpu=0.11min, real=0.03min, mem=316.5M, fe_cpu=0.49min, fe_real=0.70min, fe_mem=1331.1M) ***
#% Begin Load netlist data ... (date=11/26 01:01:52, mem=1050.2M)
*** Begin netlist parsing (mem=1331.1M) ***
Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 1196 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.v'

*** Memory Usage v#1 (Current mem = 1331.059M, initial mem = 483.848M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1331.1M) ***
#% End Load netlist data ... (date=11/26 01:01:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1105.8M, current mem=1105.8M)
Set top cell to I2CAndMemory.
Hooked 2392 DB cells to tlib cells.
** Removed 1 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell I2CAndMemory ...
*** Netlist is unique.
** info: there are 2393 modules.
** info: there are 1844 stdCell insts.

*** Memory Usage v#1 (Current mem = 1350.973M, initial mem = 483.848M) ***
**WARN: (IMPFP-3961):	The techSite 'io_site_3V' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 3 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
Process name: XH018.
Reading Capacitance Table File /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_typ.capTbl ...
Process name: XH018.
Reading Capacitance Table File /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
Process name: XH018.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: PVT_1_80_V_WC_VIEW
    RC-Corner Name        : MAX_RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 175 Celsius
    RC-Corner Cap Table   : '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Max/qrcTechFile'
 
 Analysis View: PVT_1_80_V_TYP_VIEW
    RC-Corner Name        : TYP_RC
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Typ/qrcTechFile'
 
 Analysis View: PVT_1_80_V_BC_VIEW
    RC-Corner Name        : MIN_RC
    RC-Corner Index       : 2
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Min/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Starting library reading in 'Multi-threaded flow' (with '12' threads)
Reading PVT_1_80_V_TYP_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_typ_1_80V_25C.lib.
Read 771 cells in library D_CELLS_HD_LPMOS_typ_1_80V_25C.
Reading PVT_1_80_V_TYP_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C.lib.
Read 424 cells in library IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C.
Library reading multithread flow ended.
Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc' ...
Current (total cpu=0:00:34.5, real=0:00:45.0, peak res=1482.7M, current mem=1482.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc, Line 10).

I2CAndMemory
INFO (CTE): Reading of timing constraints file ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1495.6M, current mem=1495.6M)
Current (total cpu=0:00:34.6, real=0:00:45.0, peak res=1495.6M, current mem=1495.6M)
Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_WC_VIEW_latency.sdc' ...
Current (total cpu=0:00:34.6, real=0:00:45.0, peak res=1495.6M, current mem=1495.6M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1495.8M, current mem=1495.8M)
Current (total cpu=0:00:34.7, real=0:00:45.0, peak res=1495.8M, current mem=1495.8M)
Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc' ...
Current (total cpu=0:00:34.7, real=0:00:45.0, peak res=1495.8M, current mem=1495.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc, Line 10).

I2CAndMemory
INFO (CTE): Reading of timing constraints file ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1496.2M, current mem=1496.2M)
Current (total cpu=0:00:34.8, real=0:00:45.0, peak res=1496.2M, current mem=1496.2M)
Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_TYP_VIEW_latency.sdc' ...
Current (total cpu=0:00:34.8, real=0:00:45.0, peak res=1496.2M, current mem=1496.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.4M, current mem=1496.4M)
Current (total cpu=0:00:34.9, real=0:00:45.0, peak res=1496.4M, current mem=1496.4M)
Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc' ...
Current (total cpu=0:00:34.9, real=0:00:45.0, peak res=1496.4M, current mem=1496.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc, Line 10).

I2CAndMemory
INFO (CTE): Reading of timing constraints file ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1496.8M, current mem=1496.8M)
Current (total cpu=0:00:35.0, real=0:00:45.0, peak res=1496.8M, current mem=1496.8M)
Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_BC_VIEW_latency.sdc' ...
Current (total cpu=0:00:35.0, real=0:00:45.0, peak res=1496.8M, current mem=1496.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1497.2M, current mem=1497.2M)
Current (total cpu=0:00:35.1, real=0:00:45.0, peak res=1497.2M, current mem=1497.2M)
Total number of combinational cells: 521
Total number of sequential cells: 222
Total number of tristate cells: 28
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUHDX0 BUHDX12 BUHDX1 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8
Total number of usable buffers: 8
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INHDX0 INHDX12 INHDX1 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8
Total number of usable inverters: 8
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX0 DLY8HDX1
Total number of identified usable delay cells: 8
List of identified unusable delay cells: STEHDX1 STEHDX0 STEHDX2 STEHDX4
Total number of identified unusable delay cells: 4
#% Begin Load MMMC data post ... (date=11/26 01:01:56, mem=1518.8M)
#% End Load MMMC data post ... (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1518.8M, current mem=1518.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          376  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          364  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   TCLCMD-1461          6  Skipped unsupported command: %s          
*** Message Summary: 748 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_hd -r 0.922495274102 0.75 15 15 15 15
**WARN: (IMPFP-3961):	The techSite 'io_site_3V' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top METTP bottom METTP left METTPL right METTPL} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=11/26 01:01:56, mem=1522.6M)


viaInitial starts at Wed Nov 26 01:01:56 2025
viaInitial ends at Wed Nov 26 01:01:56 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  METTP |        4       |       NA       |
| VIATPL |        8       |        0       |
| METTPL |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.2M, current mem=1526.2M)
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd gnd} -layer METTPL -direction vertical -width 3 -spacing 3 -number_of_sets 3 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=11/26 01:01:56, mem=1526.2M)

Initialize fgc environment(mem: 1707.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| VIATPL |       12       |        0       |
| METTPL |        6       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.2M, current mem=1527.2M)
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst *
<CMD> globalNetConnect vdd -type tiehi -instanceBasename *
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst *
<CMD> globalNetConnect gnd -type tielo -instanceBasename *
<CMD> createPGPin vdd -net vdd -geom METTPL 9.06 0 12.06 12.06
<CMD> createPGPin gnd -net gnd -geom METTPL 3.06 0 6.06 6.06
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) METTPL(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) METTPL(6) } -nets { vdd gnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) METTPL(6) }
#% Begin sroute (date=11/26 01:01:56, mem=1527.6M)
*** Begin SPECIAL ROUTE on Wed Nov 26 01:01:56 2025 ***
SPECIAL ROUTE ran on directory: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
SPECIAL ROUTE ran on machine: cn88.it.auth.gr (Linux 5.14.0-570.52.1.el9_6.x86_64 Xeon 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2985.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 771 macros, 74 used
Read in 71 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 300 logical pins
Read in 300 nets
Read in 2 special nets, 2 routed
Read in 144 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for gnd FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 118
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 59
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3068.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 177 wires.
ViaGen created 1475 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |       177      |       NA       |
|  VIA1  |       295      |        0       |
|  VIA2  |       295      |        0       |
|  VIA3  |       295      |        0       |
|  VIATP |       295      |        0       |
| VIATPL |       295      |        0       |
+--------+----------------+----------------+
#% End sroute (date=11/26 01:01:56, total cpu=0:00:00.4, real=0:00:00.0, peak res=1561.4M, current mem=1548.3M)
<CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc
#% Begin save design ... (date=11/26 01:01:56, mem=1551.7M)
% Begin Save ccopt configuration ... (date=11/26 01:01:56, mem=1551.7M)
% End Save ccopt configuration ... (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.3M, current mem=1553.3M)
% Begin Save netlist data ... (date=11/26 01:01:56, mem=1553.4M)
Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1561.8M, current mem=1556.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 01:01:56, mem=1557.1M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1557.2M, current mem=1557.2M)
Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:01:57 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/I2CAndMemory.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1855.1M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1855.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1855.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=11/26 01:01:57, mem=1564.6M)
% End Save power constraints data ... (date=11/26 01:01:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1565.0M, current mem=1565.0M)
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
Generated self-contained design Top_MMMC_1_Pre_Place.enc.dat.tmp
#% End save design ... (date=11/26 01:01:59, total cpu=0:00:00.6, real=0:00:03.0, peak res=1590.8M, current mem=1563.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> getPlaceMode
-place_design_floorplan_mode false         # bool, default=false
-place_design_refine_macro false           # bool, default=false
-place_design_refine_place true            # bool, default=true
-place_detail_activity_power_driven false
                                           # bool, default=false
-place_detail_allow_border_pin_abut false
                                           # bool, default=false
-place_detail_allow_single_height_row_symmetry_x {}
                                           # string, default=""
-place_detail_check_cut_spacing false      # bool, default=false
-place_detail_check_inst_space_group false
                                           # bool, default=false
-place_detail_check_route false            # bool, default=false, user setting
-place_detail_color_aware_legal false      # bool, default=false
-place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
-place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
-place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
-place_detail_fixed_shifter false          # bool, default=false
-place_detail_honor_inst_pad false         # bool, default=false
-place_detail_io_pin_blockage false        # bool, default=false
-place_detail_iraware_max_drive_strength 0
                                           # float, default=0, min=0, max=2147483647
-place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
-place_detail_irdrop_aware_timing_effort high
                                           # enums={none standard high}, default=high
-place_detail_irdrop_region_number 100     # uint, default=100
-place_detail_legalization_inst_gap 0      # int, default=0
-place_detail_max_shifter_column_depth 9999
                                           # float, default=9999
-place_detail_max_shifter_depth 9999       # float, default=9999
-place_detail_max_shifter_row_depth 9999
                                           # float, default=9999
-place_detail_no_filler_without_implant false
                                           # bool, default=false
-place_detail_pad_fixed_insts false        # bool, default=false
-place_detail_pad_physical_cells false     # bool, default=false
-place_detail_preroute_as_obs {}           # string, default=""
-place_detail_preserve_routing true        # bool, default=true, user setting
-place_detail_remove_affected_routing false
                                           # bool, default=false, user setting
-place_detail_sdp_alignment_in_refine false
                                           # bool, default=false
-place_detail_swap_eeq_cells false         # bool, default=false, user setting
-place_detail_use_check_drc false          # bool, default=false
-place_detail_use_diffusion_transition_fill false
                                           # bool, default=false
-place_detail_use_GA_filler_groups false
                                           # bool, default=false
-place_detail_use_no_diffusion_one_site_filler false
                                           # bool, default=false
-place_detail_wire_length_opt_effort medium
                                           # enums={none medium high}, default=medium
-place_global_activity_power_driven false
                                           # enums={false true}, default=false
-place_global_activity_power_driven_effort standard
                                           # enums={standard high}, default=standard
-place_global_align_macro false            # bool, default=false
-place_global_allow_3d_stack false         # bool, default=false
-place_global_auto_blockage_in_channel partial
                                           # enums={none soft partial}, default=partial
-place_global_clock_gate_aware true        # bool, default=true, user setting
-place_global_clock_power_driven true      # bool, default=true
-place_global_clock_power_driven_effort low
                                           # enums={low standard high}, default=low
-place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
-place_global_cpg_effort low               # enums={low medium high}, default=low
-place_global_cpg_file {}                  # string, default=""
-place_global_enable_distributed_place false
                                           # bool, default=false
-place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
-place_global_ignore_spare false           # bool, default=false, user setting
-place_global_max_density -1               # float, default=-1
-place_global_module_aware_spare false     # bool, default=false, user setting
-place_global_module_padding {}            # string, default=""
-place_global_place_io_pins true           # bool, default=false, user setting
-place_global_reorder_scan true            # bool, default=true, user setting
-place_global_sdp_alignment false          # bool, default=false
-place_global_sdp_place false              # enums={false true}, default=false
-place_global_soft_guide_strength low      # enums={low medium high}, default=low
-place_global_timing_effort medium         # enums={medium high}, default=medium
-place_global_uniform_density false        # enums={false true}, default=false
-place_hard_fence true                     # bool, default=true
-place_opt_post_place_tcl {}               # string, default=""
-place_opt_run_global_place full           # enums={none seed full}, default=full
-place_spare_update_timing_graph true      # bool, default=true
-powerDriven false                         # bool, default=false, user setting, private
-timingDriven true                         # bool, default=true, user setting, private

<CMD> place_opt_design -out_dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/Place_Opt
**INFO: User settings:
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:36.6/0:00:45.0 (0.8), mem = 1858.4M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Total CPU(s) requested: 12
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[01:01:59.478824] Periodic Lic check successful
[01:01:59.478841] Feature usage summary:
[01:01:59.478842] Innovus_Impl_System
[01:01:59.478842] Innovus_CPU_Opt

Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 12 threads

Estimated cell power/ground rail width = 0.910 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:37.0/0:00:45.4 (0.8), mem = 2060.1M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 1007 (52.9%) nets
3		: 361 (19.0%) nets
4     -	14	: 522 (27.4%) nets
15    -	39	: 12 (0.6%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.1%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1844 (0 fixed + 1844 movable) #buf cell=0 #inv cell=27 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1904 #term=7848 #term/net=4.12, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=300
stdCell: 1844 single + 0 double + 0 multi
Total standard cell length = 12.6476 (mm), area = 0.0567 (mm^2)
Average module density = 0.749.
Density for the design = 0.749.
       = stdcell_area 22585 sites (56661 um^2) / alloc_area 30160 sites (75665 um^2).
Pin Density = 0.2602.
            = total # of pins 7848 / total area 30160.
Enabling multi-CPU acceleration with 12 CPU(s) for placement
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.097e-09 (7.12e-10 3.85e-10)
              Est.  stn bbox = 1.172e-09 (7.60e-10 4.12e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2196.0M
Iteration  2: Total net bbox = 1.097e-09 (7.12e-10 3.85e-10)
              Est.  stn bbox = 1.172e-09 (7.60e-10 4.12e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2196.0M
*** Finished SKP initialization (cpu=0:00:05.0, real=0:00:04.0)***

Active views After View pruning: 
PVT_1_80_V_WC_VIEW
Iteration  3: Total net bbox = 3.994e+02 (2.11e+02 1.89e+02)
              Est.  stn bbox = 5.033e+02 (2.67e+02 2.36e+02)
              cpu = 0:00:05.4 real = 0:00:04.0 mem = 3592.8M
Iteration  4: Total net bbox = 2.752e+04 (1.59e+04 1.16e+04)
              Est.  stn bbox = 3.609e+04 (2.07e+04 1.54e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 3629.1M
Iteration  5: Total net bbox = 2.752e+04 (1.59e+04 1.16e+04)
              Est.  stn bbox = 3.609e+04 (2.07e+04 1.54e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3629.1M
Iteration  6: Total net bbox = 3.402e+04 (1.69e+04 1.71e+04)
              Est.  stn bbox = 4.498e+04 (2.24e+04 2.26e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 3785.1M
Iteration  7: Total net bbox = 6.894e+04 (3.64e+04 3.25e+04)
              Est.  stn bbox = 8.319e+04 (4.37e+04 3.95e+04)
              cpu = 0:00:02.7 real = 0:00:01.0 mem = 3433.1M
Iteration  8: Total net bbox = 6.894e+04 (3.64e+04 3.25e+04)
              Est.  stn bbox = 8.319e+04 (4.37e+04 3.95e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3433.1M
Iteration  9: Total net bbox = 6.644e+04 (3.24e+04 3.41e+04)
              Est.  stn bbox = 8.047e+04 (3.96e+04 4.09e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 3817.1M
Iteration 10: Total net bbox = 7.158e+04 (3.72e+04 3.44e+04)
              Est.  stn bbox = 8.581e+04 (4.45e+04 4.13e+04)
              cpu = 0:00:03.1 real = 0:00:02.0 mem = 3433.1M
Iteration 11: Total net bbox = 7.158e+04 (3.72e+04 3.44e+04)
              Est.  stn bbox = 8.581e+04 (4.45e+04 4.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3433.1M
Finished Global Placement (cpu=0:00:13.9, real=0:00:10.0, mem=3433.1M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:52.0 mem=3433.1M) ***
Total net bbox length = 7.217e+04 (3.787e+04 3.430e+04) (ext = 1.525e+04)
Move report: Detail placement moves 1842 insts, mean move: 1.55 um, max move: 22.06 um 
	Max move on inst (mem_inst/g25950): (140.77, 136.09) --> (118.72, 136.08)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3433.1MB
Summary Report:
Instances move: 1842 (out of 1844 movable)
Instances flipped: 0
Mean displacement: 1.55 um
Max displacement: 22.06 um (Instance: mem_inst/g25950) (140.77, 136.092) -> (118.72, 136.08)
	Length: 4 sites, height: 1 rows, site name: core_hd, cell type: NO2HDX1
Total net bbox length = 6.843e+04 (3.392e+04 3.451e+04) (ext = 1.501e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3433.1MB
*** Finished refinePlace (0:00:52.5 mem=3433.1M) ***
*** Finished Initial Placement (cpu=0:00:14.6, real=0:00:10.0, mem=3425.1M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
SKP will enable view:
  PVT_1_80_V_WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1904 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1904
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1904 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.801408e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         7( 0.15%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]    MET3 ( 3)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    MET4 ( 4)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        12( 0.06%)         2( 0.01%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 3443.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7548 
[NR-eGR]  MET2    (2V)         36429  11998 
[NR-eGR]  MET3    (3H)         43982    974 
[NR-eGR]  MET4    (4V)         11822     75 
[NR-eGR]  METTP   (5H)          1172      4 
[NR-eGR]  METTPL  (6V)             3      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        93408  20599 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 68015um
[NR-eGR] Total length: 93408um, number of vias: 20599
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6606um, number of vias: 1919
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 3443.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:16, real = 0: 0:11, mem = 2810.1M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:16.0/0:00:11.3 (1.4), totSession cpu/real = 0:00:53.0/0:00:56.7 (0.9), mem = 2810.1M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1985.2M, totSessionCpu=0:00:53 **
GigaOpt running with 12 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.0/0:00:56.7 (0.9), mem = 2810.1M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2818.09 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1992.0M, totSessionCpu=0:00:56 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2816.09 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1904 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1904
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1904 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.889216e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        10( 0.22%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]    MET3 ( 3)         3( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]    MET4 ( 4)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        16( 0.08%)         2( 0.01%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7548 
[NR-eGR]  MET2    (2V)         37223  12097 
[NR-eGR]  MET3    (3H)         43989    989 
[NR-eGR]  MET4    (4V)         11836     72 
[NR-eGR]  METTP   (5H)          1323      4 
[NR-eGR]  METTPL  (6V)             3      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        94374  20710 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 68015um
[NR-eGR] Total length: 94374um, number of vias: 20710
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6917um, number of vias: 1954
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.12 sec, Curr Mem: 2816.09 MB )
Extraction called for design 'I2CAndMemory' of instances=1844 and nets=1906 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2816.086M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=2905.02)
Total number of fetched objects 1905
Total number of fetched objects 1905
End delay calculation. (MEM=3744.89 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3744.89 CPU=0:00:01.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:01:02 mem=3648.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 27.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1588   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -5.736   |      1 (1)       |
|   max_tran     |     1 (661)      |  -25.746   |     1 (661)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.884%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 2132.0M, totSessionCpu=0:01:02 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:08.2 (1.1), totSession cpu/real = 0:01:02.1/0:01:04.9 (1.0), mem = 3215.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3207.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3207.9M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.3/0:01:05.1 (1.0), mem = 3207.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:02.5/0:01:05.2 (1.0), mem = 3326.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.7/0:01:05.4 (1.0), mem = 3535.2M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 8 candidate Buffer cells
*info: There are 8 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:06.2/0:01:08.9 (1.0), mem = 3293.2M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:06.2/0:01:08.9 (1.0), mem = 3286.7M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   74.88%|        -|   0.000|   0.000|   0:00:00.0| 3842.9M|
|   75.32%|       12|   0.000|   0.000|   0:00:00.0| 4185.1M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=4185.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.4 (1.1), totSession cpu/real = 0:01:10.0/0:01:12.3 (1.0), mem = 3348.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:10.0/0:01:12.3 (1.0), mem = 3348.5M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    44.69|     0.00|       0|       0|       0| 75.32%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    44.79|     0.00|       0|       0|       1| 75.32%| 0:00:01.0|  4193.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    44.79|     0.00|       0|       0|       0| 75.32%| 0:00:00.0|  4193.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=4193.3M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.5 (1.3), totSession cpu/real = 0:01:10.7/0:01:12.8 (1.0), mem = 3372.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:18, real = 0:00:16, mem = 2314.7M, totSessionCpu=0:01:11 **

Active setup views:
 PVT_1_80_V_WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

 PVT_1_80_V_TYP_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000


Optimization is working on the following views:
  Setup views: PVT_1_80_V_WC_VIEW 
  Hold  views: PVT_1_80_V_BC_VIEW 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:11.1/0:01:13.1 (1.0), mem = 3582.2M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 1 multi-driver net excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|            End Point             |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
|   0.000|   0.000|   75.32%|   0:00:00.0| 4016.8M| PVT_1_80_V_WC_VIEW|       NA| NA                               |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4016.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4016.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.0 (1.1), totSession cpu/real = 0:01:14.3/0:01:16.1 (1.0), mem = 3411.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:14.5/0:01:16.2 (1.0), mem = 3959.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.32
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.32%|        -|   0.000|   0.000|   0:00:00.0| 3961.8M|
|   75.32%|        0|   0.000|   0.000|   0:00:00.0| 3963.8M|
|   75.32%|        0|   0.000|   0.000|   0:00:00.0| 3963.8M|
|   75.32%|        0|   0.000|   0.000|   0:00:01.0| 3963.8M|
|   75.07%|       12|   0.000|   0.000|   0:00:00.0| 4267.0M|
|   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4267.0M|
|   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4267.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.07
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.0/0:00:02.7 (1.1), totSession cpu/real = 0:01:17.5/0:01:18.9 (1.0), mem = 4267.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3430.38M, totSessionCpu=0:01:18).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:17.7/0:01:19.0 (1.0), mem = 3423.9M

*** Start incrementalPlace ***
SKP will enable view:
  PVT_1_80_V_WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1916 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1916
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.893248e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         4( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    MET4 ( 4)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         8( 0.04%)         2( 0.01%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3426.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.7, real=0:00:00.0)***
Iteration  5: Total net bbox = 6.436e+04 (3.12e+04 3.31e+04)
              Est.  stn bbox = 7.961e+04 (3.87e+04 4.09e+04)
              cpu = 0:00:01.8 real = 0:00:00.0 mem = 4381.4M
Iteration  6: Total net bbox = 6.490e+04 (3.15e+04 3.34e+04)
              Est.  stn bbox = 8.038e+04 (3.91e+04 4.13e+04)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 4381.4M
Iteration  7: Total net bbox = 6.612e+04 (3.21e+04 3.40e+04)
              Est.  stn bbox = 8.199e+04 (3.99e+04 4.21e+04)
              cpu = 0:00:03.0 real = 0:00:01.0 mem = 4379.4M
Iteration  8: Total net bbox = 7.065e+04 (3.45e+04 3.62e+04)
              Est.  stn bbox = 8.662e+04 (4.23e+04 4.43e+04)
              cpu = 0:00:04.8 real = 0:00:02.0 mem = 4379.4M
Iteration  9: Total net bbox = 7.004e+04 (3.37e+04 3.64e+04)
              Est.  stn bbox = 8.556e+04 (4.12e+04 4.44e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 4411.4M
Move report: Timing Driven Placement moves 1856 insts, mean move: 10.79 um, max move: 87.31 um 
	Max move on inst (mem_inst/registers_reg[1][7]): (185.36, 42.00) --> (169.71, 113.65)

Finished Incremental Placement (cpu=0:00:13.5, real=0:00:06.0, mem=4019.4M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:32 mem=4027.4M) ***
Total net bbox length = 7.514e+04 (3.836e+04 3.678e+04) (ext = 1.439e+04)
Move report: Detail placement moves 1856 insts, mean move: 1.13 um, max move: 24.48 um 
	Max move on inst (mem_inst/g25167__2883): (217.68, 122.64) --> (193.20, 122.64)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4027.4MB
Summary Report:
Instances move: 1856 (out of 1856 movable)
Instances flipped: 0
Mean displacement: 1.13 um
Max displacement: 24.48 um (Instance: mem_inst/g25167__2883) (217.679, 122.635) -> (193.2, 122.64)
	Length: 4 sites, height: 1 rows, site name: core_hd, cell type: NO2HDX1
Total net bbox length = 7.117e+04 (3.432e+04 3.685e+04) (ext = 1.402e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4027.4MB
*** Finished refinePlace (0:01:32 mem=4027.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1916 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1916
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.950592e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    MET4 ( 4)         2( 0.04%)         1( 0.02%)   ( 0.07%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         8( 0.04%)         3( 0.01%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.02% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 4025.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7572 
[NR-eGR]  MET2    (2V)         38094  11965 
[NR-eGR]  MET3    (3H)         44437    870 
[NR-eGR]  MET4    (4V)         11313     58 
[NR-eGR]  METTP   (5H)           513      2 
[NR-eGR]  METTPL  (6V)             1      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        94358  20467 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 71168um
[NR-eGR] Total length: 94358um, number of vias: 20467
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6075um, number of vias: 1852
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 4025.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:14.6, real=0:00:06.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3529.4M)
Extraction called for design 'I2CAndMemory' of instances=1856 and nets=1918 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3529.414M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:40, real = 0:00:28, mem = 2234.1M, totSessionCpu=0:01:32 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=3556.98)
Total number of fetched objects 1917
End delay calculation. (MEM=4074.84 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4074.84 CPU=0:00:00.6 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:16.0/0:00:07.0 (2.3), totSession cpu/real = 0:01:33.6/0:01:26.1 (1.1), mem = 4074.8M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:33.9/0:01:26.3 (1.1), mem = 4415.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.07%|        -|   0.000|   0.000|   0:00:00.0| 4415.5M|
|   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4415.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.07
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.3 (1.5), totSession cpu/real = 0:01:34.4/0:01:26.6 (1.1), mem = 4415.5M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=3618.36M, totSessionCpu=0:01:34).
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:34.5/0:01:26.7 (1.1), mem = 4167.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.07%|        -|   0.000|   0.000|   0:00:00.0| 4167.0M|
|   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4174.0M|
|   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4174.0M|
|   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4174.0M|
|   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4174.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.07
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Starting refinePlace (0:01:35 mem=4174.0M) ***
Total net bbox length = 7.117e+04 (3.432e+04 3.685e+04) (ext = 1.402e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4174.0MB
Summary Report:
Instances move: 0 (out of 1856 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.117e+04 (3.432e+04 3.685e+04) (ext = 1.402e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4174.0MB
*** Finished refinePlace (0:01:35 mem=4174.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4166.0M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=4174.0M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.6 (1.2), totSession cpu/real = 0:01:35.3/0:01:27.4 (1.1), mem = 4174.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=3624.38M, totSessionCpu=0:01:35).
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=3612.77)
Total number of fetched objects 1917
Total number of fetched objects 1917
End delay calculation. (MEM=4144.72 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4144.72 CPU=0:00:01.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:37.0/0:01:28.2 (1.1), mem = 4144.7M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    44.40|     0.00|       0|       0|       0| 75.07%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.30|     0.00|       0|       0|       1| 75.07%| 0:00:00.0|  4572.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.30|     0.00|       0|       0|       0| 75.07%| 0:00:00.0|  4572.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4572.7M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:03.8 (1.1), totSession cpu/real = 0:01:41.0/0:01:32.0 (1.1), mem = 3749.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:41 mem=3742.6M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3742.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3742.6MB
Summary Report:
Instances move: 0 (out of 1856 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3742.6MB
*** Finished refinePlace (0:01:41 mem=3742.6M) ***
Register exp ratio and priority group on 0 nets on 1916 nets : 

Active setup views:
 PVT_1_80_V_WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'I2CAndMemory' of instances=1856 and nets=1918 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3647.484M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=3711.57)
Total number of fetched objects 1917
Total number of fetched objects 1917
End delay calculation. (MEM=4256.06 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4256.06 CPU=0:00:01.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:01:43 mem=4253.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1916 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1916
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.950592e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    MET4 ( 4)         2( 0.04%)         1( 0.02%)   ( 0.07%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         8( 0.04%)         3( 0.01%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.02% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.07 sec, Curr Mem: 4285.06 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          1.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   180.88   288.40   198.80   292.88 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/Place_Opt
**optDesign ... cpu = 0:00:51, real = 0:00:36, mem = 2560.8M, totSessionCpu=0:01:44 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.297  | 45.297  | 59.361  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.073%
Routing Overflow: 0.02% H and 0.02% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:39, mem = 2557.5M, totSessionCpu=0:01:44 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:01:08, real = 0:00:51, mem = 3757.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 5 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:01:07.6/0:00:51.1 (1.3), totSession cpu/real = 0:01:44.2/0:01:36.1 (1.1), mem = 3757.5M
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_power_WC.txt -view PVT_1_80_V_WC_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus

Power Net Detected:
        Voltage	    Name
             0V	    gnd
          1.62V	    vdd
Using Power View: PVT_1_80_V_WC_VIEW.

Begin Power Analysis

             0V	    gnd
          1.62V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2496.59MB/5003.92MB/2496.59MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2496.72MB/5003.92MB/2496.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2496.72MB/5003.92MB/2496.72MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT)
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 10%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 20%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 30%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 40%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 50%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 60%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 70%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 80%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 90%

Finished Levelizing
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT)

Starting Activity Propagation
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 10%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2497.22MB/5003.92MB/2497.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT)
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 10%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 20%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 30%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 40%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 50%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 60%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 70%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 80%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 90%

Finished Calculating power
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2511.72MB/5131.97MB/2511.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2511.97MB/5131.97MB/2511.97MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2511.97MB/5131.97MB/2511.97MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2511.97MB/5131.97MB/2511.97MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.43074024 	   54.1830%
Total Switching Power:       0.35990584 	   45.2727%
Total Leakage Power:         0.00432666 	    0.5443%
Total Power:                 0.79497274
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2512.84MB/5131.97MB/2512.84MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_power_WC.txt.
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_power_TYP.txt -view PVT_1_80_V_TYP_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
             0V	    gnd
           1.8V	    vdd
Using Power View: PVT_1_80_V_TYP_VIEW.

Begin Power Analysis

             0V	    gnd
           1.8V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2512.84MB/5133.97MB/2512.84MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2512.84MB/5133.97MB/2512.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2512.84MB/5133.97MB/2512.84MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT)
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 10%
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2512.84MB/5133.97MB/2512.84MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:02:50 (2025-Nov-25 23:02:50 GMT)
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 10%
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 20%
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 30%
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 40%
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 50%
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 60%
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 70%
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 80%
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 90%

Finished Calculating power
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.72MB/5133.97MB/2515.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.72MB/5133.97MB/2515.72MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.72MB/5133.97MB/2515.72MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2515.72MB/5133.97MB/2515.72MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.47307956 	   51.9530%
Total Switching Power:       0.43750104 	   48.0458%
Total Leakage Power:         0.00001105 	    0.0012%
Total Power:                 0.91059165
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2515.72MB/5133.97MB/2515.72MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_power_TYP.txt.
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_power_BC.txt -view PVT_1_80_V_BC_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
             0V	    gnd
          1.98V	    vdd
Using Power View: PVT_1_80_V_BC_VIEW.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=3747.9)
*** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1917
Total number of fetched objects 1917
End delay calculation. (MEM=4280.34 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4280.34 CPU=0:00:00.9 REAL=0:00:00.0)

Begin Power Analysis

             0V	    gnd
          1.98V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2623.59MB/5550.76MB/2623.59MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2623.59MB/5550.76MB/2623.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2623.59MB/5550.76MB/2623.59MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT)
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 10%
2025-Nov-26 01:02:51 (2025-Nov-25 23:02:51 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2623.59MB/5550.76MB/2623.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT)
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT): 10%
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT): 20%
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT): 30%
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT): 40%
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT): 50%
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT): 60%
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT): 70%
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT): 80%
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT): 90%

Finished Calculating power
2025-Nov-26 01:02:52 (2025-Nov-25 23:02:52 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2634.34MB/5678.81MB/2634.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2634.34MB/5678.81MB/2634.34MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2634.34MB/5678.81MB/2634.34MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2634.34MB/5678.81MB/2634.34MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.54294184 	   82.0869%
Total Switching Power:       0.11848146 	   17.9131%
Total Leakage Power:         0.00000014 	    0.0000%
Total Power:                 0.66142344
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2634.34MB/5678.81MB/2634.34MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_power_BC.txt.
<CMD> report_timing > ${REPORTS_DIR}/Post_Place/${MODE}_Place_timing.txt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=4292.73)
*** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1917
Total number of fetched objects 1917
End delay calculation. (MEM=4392.45 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4392.45 CPU=0:00:01.0 REAL=0:00:00.0)
<CMD> report_area > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_area.txt
<CMD> checkPlace > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_check_placement.txt
Begin checking placement ... (start mem=4389.4M, init mem=4421.4M)
*info: Placed = 1856          
*info: Unplaced = 0           
Placement Density:75.07%(56804/75665)
Placement Density (including fixed std cells):75.07%(56804/75665)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4421.4M)
<CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc
#% Begin save design ... (date=11/26 01:02:53, mem=2683.6M)
% Begin Save ccopt configuration ... (date=11/26 01:02:53, mem=2683.6M)
% End Save ccopt configuration ... (date=11/26 01:02:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2683.6M, current mem=2683.6M)
% Begin Save netlist data ... (date=11/26 01:02:53, mem=2683.6M)
Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/26 01:02:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2684.9M, current mem=2684.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 01:02:53, mem=2685.2M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 01:02:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2685.3M, current mem=2685.3M)
Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:02:53 2025)
Save Adaptive View Pruning View Names to Binary file
PVT_1_80_V_WC_VIEW
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/I2CAndMemory.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3993.0M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3993.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3993.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/I2CAndMemory.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=11/26 01:02:54, mem=2686.5M)
% End Save power constraints data ... (date=11/26 01:02:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2686.5M, current mem=2686.5M)
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
Generated self-contained design Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp
#% End save design ... (date=11/26 01:02:56, total cpu=0:00:00.7, real=0:00:03.0, peak res=2686.8M, current mem=2686.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 6 -earlyGlobalHonorMsvRouteConstraint true -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> earlyGlobalRoute
#% Begin earlyGlobalRoute (date=11/26 01:02:56, mem=2686.8M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3965.19 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1916 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1916
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960448e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         8( 0.04%)         2( 0.01%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7572 
[NR-eGR]  MET2    (2V)         38084  11800 
[NR-eGR]  MET3    (3H)         44638    922 
[NR-eGR]  MET4    (4V)         11960     71 
[NR-eGR]  METTP   (5H)           668      6 
[NR-eGR]  METTPL  (6V)             4      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        95354  20371 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 71168um
[NR-eGR] Total length: 95354um, number of vias: 20371
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6174um, number of vias: 1850
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.25 sec, Curr Mem: 3918.58 MB )
#% End earlyGlobalRoute (date=11/26 01:02:56, total cpu=0:00:00.5, real=0:00:00.0, peak res=2686.8M, current mem=2603.4M)
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_power_WC.txt -view PVT_1_80_V_WC_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
Using Power View: PVT_1_80_V_WC_VIEW.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'I2CAndMemory' of instances=1856 and nets=1918 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3916.578M)
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=3984.39)
Total number of fetched objects 1917
Total number of fetched objects 1917
End delay calculation. (MEM=4546.99 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4546.99 CPU=0:00:01.2 REAL=0:00:01.0)

Begin Power Analysis

             0V	    gnd
          1.62V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.94MB/5825.41MB/2852.94MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.94MB/5825.41MB/2852.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.94MB/5825.41MB/2852.94MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT)
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 10%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.94MB/5825.41MB/2852.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT)
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 10%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 20%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 30%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 40%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 50%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 60%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 70%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 80%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 90%

Finished Calculating power
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.43075388 	   54.1626%
Total Switching Power:       0.36021720 	   45.2934%
Total Leakage Power:         0.00432666 	    0.5440%
Total Power:                 0.79529774
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_power_WC.txt.
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_power_TYP.txt -view PVT_1_80_V_TYP_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
Using Power View: PVT_1_80_V_TYP_VIEW.

Begin Power Analysis

             0V	    gnd
           1.8V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT)
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 10%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT)
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 10%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 20%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 30%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 40%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 50%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 60%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 70%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 80%
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT): 90%

Finished Calculating power
2025-Nov-26 01:02:57 (2025-Nov-25 23:02:57 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.82MB/5953.46MB/2864.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.82MB/5953.46MB/2864.82MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.82MB/5953.46MB/2864.82MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2864.82MB/5953.46MB/2864.82MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.47308998 	   51.9346%
Total Switching Power:       0.43783358 	   48.0642%
Total Leakage Power:         0.00001105 	    0.0012%
Total Power:                 0.91093462
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2864.82MB/5953.46MB/2864.82MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_power_TYP.txt.
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_power_BC.txt -view PVT_1_80_V_BC_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
Using Power View: PVT_1_80_V_BC_VIEW.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=4567.38)
*** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1917
Total number of fetched objects 1917
End delay calculation. (MEM=4606.32 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4606.32 CPU=0:00:00.9 REAL=0:00:00.0)

Begin Power Analysis

             0V	    gnd
          1.98V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2954.33MB/5879.73MB/2954.33MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2954.33MB/5879.73MB/2954.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2954.33MB/5879.73MB/2954.33MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT)
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 10%
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2954.33MB/5879.73MB/2954.33MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT)
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 10%
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 20%
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 30%
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 40%
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 50%
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 60%
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 70%
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 80%
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT): 90%

Finished Calculating power
2025-Nov-26 01:02:58 (2025-Nov-25 23:02:58 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2965.08MB/6007.79MB/2965.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2965.08MB/6007.79MB/2965.08MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2965.08MB/6007.79MB/2965.08MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2965.08MB/6007.79MB/2965.08MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.54295553 	   82.0432%
Total Switching Power:       0.11883680 	   17.9568%
Total Leakage Power:         0.00000014 	    0.0000%
Total Power:                 0.66179247
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2965.08MB/6007.79MB/2965.08MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_power_BC.txt.
<CMD> report_area > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_area.txt
<CMD> report_timing > ${REPORTS_DIR}/Post_GRoute/${MODE}_GRoute_timing.txt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=4621.71)
*** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1917
Total number of fetched objects 1917
End delay calculation. (MEM=4708.84 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4708.84 CPU=0:00:01.1 REAL=0:00:01.0)
<CMD> reportCongestion -hotSpot > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/Congestion/MMMC_GRoute_hotspot.txt
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> reportCongestion -overflow > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/Congestion/MMMC_GRoute_overflow.txt
Usage: (18.8%H 18.2%V) = (4.440e+04um 6.046e+04um) = (9911 13495)
Overflow: 1 = 1 (0.03% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.02%	0	 0.00%
--------------------------------------
  1:	2	 0.04%	0	 0.00%
  2:	1	 0.02%	4	 0.09%
  3:	12	 0.26%	5	 0.11%
  4:	40	 0.85%	18	 0.38%
  5:	4624	98.80%	4653	99.42%
<CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc
#% Begin save design ... (date=11/26 01:03:00, mem=2958.2M)
% Begin Save ccopt configuration ... (date=11/26 01:03:00, mem=2958.2M)
% End Save ccopt configuration ... (date=11/26 01:03:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2958.2M, current mem=2958.2M)
% Begin Save netlist data ... (date=11/26 01:03:00, mem=2958.2M)
Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/26 01:03:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2959.5M, current mem=2959.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 01:03:00, mem=2960.0M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 01:03:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2960.0M, current mem=2960.0M)
Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
PVT_1_80_V_WC_VIEW
Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/I2CAndMemory.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:03:00 2025)
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4313.4M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4313.4M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=4313.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=11/26 01:03:01, mem=2960.5M)
% End Save power constraints data ... (date=11/26 01:03:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2960.5M, current mem=2960.5M)
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
Generated self-contained design Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp
#% End save design ... (date=11/26 01:03:02, total cpu=0:00:00.8, real=0:00:02.0, peak res=2960.7M, current mem=2960.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> add_ndr -width {MET1 0.46 MET2 0.56 MET3 0.56 MET4 0.56 METTP 0.88 METTPL 6.0 } -name NDR_1
<CMD> create_route_type -top_preferred_layer 4 -bottom_preferred_layer 3 -non_default_rule NDR_1 -name t_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type trunk -route_type t_route
<CMD> set_ccopt_property target_skew 0.4
<CMD> set_ccopt_property target_max_trans 0.6
<CMD> create_route_type -top_preferred_layer 4 -bottom_preferred_layer 3 -name l_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type leaf -route_type l_route
<CMD> set_ccopt_property target_skew 0.4
<CMD> set_ccopt_property target_max_trans 0.6
<CMD> create_ccopt_clock_tree_spec -file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/Clock_Tree_Spec/clock.spec
Creating clock tree spec for modes (timing configs): wc_mode typ_mode bc_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/Clock_Tree_Spec/clock.spec
<CMD> ccopt_design -outDir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/Ccopt_Design_Timing_Reports
#% Begin ccopt_design (date=11/26 01:03:03, mem=2880.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:57.8/0:01:49.1 (1.1), mem = 4213.8M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               97.6
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { PVT_1_80_V_BC_VIEW PVT_1_80_V_TYP_VIEW }
setOptMode -activeSetupViews                        { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW }
setOptMode -autoSetupViews                          { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW}
setOptMode -autoTDGRSetupViews                      { PVT_1_80_V_WC_VIEW}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -placementSetupViews                     { PVT_1_80_V_WC_VIEW  }
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    true
setRouteMode -earlyGlobalMaxRouteLayer              6
setRouteMode -earlyGlobalMinRouteLayer              2
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): wc_mode typ_mode bc_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 659 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/wc_mode was created. It contains 659 sinks and 1 sources.
The skew group clk/typ_mode was created. It contains 659 sinks and 1 sources.
The skew group clk/bc_mode was created. It contains 659 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=4221.8M, init mem=4221.8M)
*info: Placed = 1856          
*info: Unplaced = 0           
Placement Density:75.07%(56804/75665)
Placement Density (including fixed std cells):75.07%(56804/75665)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4221.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:58.2/0:01:49.5 (1.1), mem = 4221.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 659 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 659 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.clk/typ_mode has been identified as a duplicate of: clk/bc_mode
The skew group clk/typ_mode has been identified as a duplicate of: clk/bc_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4209.81 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1916 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1916
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960448e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         8( 0.04%)         2( 0.01%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7572 
[NR-eGR]  MET2    (2V)         38084  11800 
[NR-eGR]  MET3    (3H)         44638    922 
[NR-eGR]  MET4    (4V)         11960     71 
[NR-eGR]  METTP   (5H)           668      6 
[NR-eGR]  METTPL  (6V)             4      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        95354  20371 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 71168um
[NR-eGR] Total length: 95354um, number of vias: 20371
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6174um, number of vias: 1850
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.15 sec, Curr Mem: 4209.81 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner PVT_1_80_V_WC_DELAY:setup.late removed 0 of 6 cells
Original list had 6 cells:
INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
Library trimming was not able to trim any cells:
INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): l_route (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): t_route (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     BUHDX12 BUHDX6 BUHDX4 BUHDX3 BUHDX1 
  Inverters:   INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 75665.408um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: t_route; Top/bottom preferred layer name: MET4/MET3; 
  Non-default rule name: NDR_1; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: l_route; Top/bottom preferred layer name: MET4/MET3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner PVT_1_80_V_WC_DELAY:setup, late and power domain auto-default:
  Slew time target (leaf):    0.600ns
  Slew time target (trunk):   0.600ns
  Slew time target (top):     0.600ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.338ns
  Buffer max distance: 2242.644um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUHDX12, fastest_considered_half_corner=PVT_1_80_V_WC_DELAY:setup.late, optimalDrivingDistance=2242.644um, saturatedSlew=0.512ns, speed=3347.230um per ns, cellArea=22.374um^2 per 1000um}
  Inverter  : {lib_cell:INHDX12, fastest_considered_half_corner=PVT_1_80_V_WC_DELAY:setup.late, optimalDrivingDistance=1910.400um, saturatedSlew=0.513ns, speed=3443.093um per ns, cellArea=18.385um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk/bc_mode:
  Sources:                     pin clk
  Total number of sinks:       659
  Delay constrained sinks:     659
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_1_80_V_WC_DELAY:setup.late:
  Skew target:                 0.400ns
Clock tree balancer configuration for skew_group clk/wc_mode:
  Sources:                     pin clk
  Total number of sinks:       659
  Delay constrained sinks:     659
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_1_80_V_WC_DELAY:setup.late:
  Skew target:                 0.400ns
  Insertion delay target:      0.500ns
Primary reporting skew groups are:
skew_group clk/bc_mode with 659 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Have 12 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.1 real=0:00:01.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1500.800um, total=1500.800um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUHDX12: 7 
    Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:02:01 mem=5301.6M) ***
Total net bbox length = 7.241e+04 (3.484e+04 3.757e+04) (ext = 1.402e+04)
Move report: Detail placement moves 52 insts, mean move: 5.48 um, max move: 20.16 um 
	Max move on inst (mem_inst/DAC_out_reg[16][3]): (103.60, 270.48) --> (92.40, 261.52)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5367.4MB
Summary Report:
Instances move: 52 (out of 1863 movable)
Instances flipped: 0
Mean displacement: 5.48 um
Max displacement: 20.16 um (Instance: mem_inst/DAC_out_reg[16][3]) (103.6, 270.48) -> (92.4, 261.52)
	Length: 22 sites, height: 1 rows, site name: core_hd, cell type: DFRRQHDX1
Total net bbox length = 7.264e+04 (3.490e+04 3.774e+04) (ext = 1.404e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5367.4MB
*** Finished refinePlace (0:02:01 mem=5367.4M) ***
    ClockRefiner summary
    All clock instances: Moved 19, flipped 11 and cell swapped 0 (out of a total of 666).
    The largest move was 20.2 um for mem_inst/DAC_out_reg[16][3].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
    Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.7 real=0:00:00.6)
    Clock DAG stats after 'Clustering':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.082pF, total=1.156pF
      wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.013ns min=0.462ns max=0.503ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.417 gs=0.030)
    Skew group summary after 'Clustering':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.417 gs=0.030)
      skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.417 gs=0.030)
    Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.2 real=0:00:00.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 14 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1923 nets ( ignored 1915 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 8 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7
[NR-eGR] Rule id: 1  Rule name: NDR_1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.256000e+02um
[NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.195840e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.042560e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.758400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7586 
[NR-eGR]  MET2    (2V)         36263  11383 
[NR-eGR]  MET3    (3H)         44433   1321 
[NR-eGR]  MET4    (4V)         14346     75 
[NR-eGR]  METTP   (5H)           669      6 
[NR-eGR]  METTPL  (6V)             4      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        95716  20371 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72637um
[NR-eGR] Total length: 95716um, number of vias: 20371
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6536um, number of vias: 1850
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   673 
[NR-eGR]  MET2    (2V)          1564   758 
[NR-eGR]  MET3    (3H)          2578   415 
[NR-eGR]  MET4    (4V)          2392     4 
[NR-eGR]  METTP   (5H)             2     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         6536  1850 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1787um
[NR-eGR] Total length: 6536um, number of vias: 1850
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6536um, number of vias: 1850
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 5310.98 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:02:01.9/0:01:52.7 (1.1), mem = 5311.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 1844
[NR-eGR] Read 1923 nets ( ignored 8 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1915
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1915 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.423296e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]    MET3 ( 3)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         7( 0.03%)         2( 0.01%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
Early Global Route congestion estimation runtime: 0.13 seconds, mem = 5327.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7586 
[NR-eGR]  MET2    (2V)         37267  11399 
[NR-eGR]  MET3    (3H)         44481   1275 
[NR-eGR]  MET4    (4V)         13567     66 
[NR-eGR]  METTP   (5H)           558      6 
[NR-eGR]  METTPL  (6V)             4      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        95877  20332 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72637um
[NR-eGR] Total length: 95877um, number of vias: 20332
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 5311.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.2 (1.8), totSession cpu/real = 0:02:02.3/0:01:52.9 (1.1), mem = 5311.0M
    Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.8 real=0:00:00.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'I2CAndMemory' of instances=1863 and nets=2322 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5310.977M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
    misc counts      : r=1, pp=0
    cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
    cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
    sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
    wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUHDX12: 7 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
  Skew group summary after clustering cong repair call:
    skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
    skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.0 real=0:00:00.8)
  Stage::Clustering done. (took cpu=0:00:02.2 real=0:00:01.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
      wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
      wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
      skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
      wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
      wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
      wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
      wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
    Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Construction done. (took cpu=0:00:02.9 real=0:00:02.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 9 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
          misc counts      : r=1, pp=0
          cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
          cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
          sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
          wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUHDX12: 7 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
          misc counts      : r=1, pp=0
          cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
          cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
          sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
          wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUHDX12: 7 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
          misc counts      : r=1, pp=0
          cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
          cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
          sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
          wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUHDX12: 7 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUHDX12: 7 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
    misc counts      : r=1, pp=0
    cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
    cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
    sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
    wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUHDX12: 7 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
          misc counts      : r=1, pp=0
          cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
          cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
          sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
          wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUHDX12: 7 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
    misc counts      : r=1, pp=0
    cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
    cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
    sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
    wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUHDX12: 7 
  Primary reporting skew groups before polishing:
    skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
  Skew group summary before polishing:
    skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
  Merging balancing drivers for power...
    Tried: 9 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
    Skew group summary after 'Improving clock skew':
      skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
      skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 39 succeeded with high effort: 39 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ..Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        .20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.3)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
      wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
      skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
    Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.6 real=0:00:01.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=3.219pF fall=3.365pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
      wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
      skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
      wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
      skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=1, computed=6, moveTooSmall=13, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=19, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=7, computed=0, moveTooSmall=7, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=0, computed=7, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
        sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
        misc counts      : r=1, pp=0
        cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
        cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
        sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
        wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
        wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUHDX12: 7 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
        skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
      Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 9 , Succeeded = 0 , Constraints Broken = 7 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
      wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
      skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
    Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
  Total capacitance is (rise=4.373pF fall=4.519pF), of which (rise=1.154pF fall=1.154pF) is wire, and (rise=3.219pF fall=3.365pF) is gate.
  Stage::Polishing done. (took cpu=0:00:02.1 real=0:00:01.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 7 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:02:06 mem=5323.2M) ***
Total net bbox length = 7.263e+04 (3.490e+04 3.774e+04) (ext = 1.406e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5323.2MB
Summary Report:
Instances move: 0 (out of 1863 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.263e+04 (3.490e+04 3.774e+04) (ext = 1.406e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5323.2MB
*** Finished refinePlace (0:02:06 mem=5323.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 666).
  Restoring pStatusCts on 7 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.7 real=0:00:02.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 14 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1923 nets ( ignored 1915 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 8 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7
[NR-eGR] Rule id: 1  Rule name: NDR_1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.852800e+02um
[NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.133120e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.993280e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.740480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7586 
[NR-eGR]  MET2    (2V)         37366  11411 
[NR-eGR]  MET3    (3H)         44446   1251 
[NR-eGR]  MET4    (4V)         13420     64 
[NR-eGR]  METTP   (5H)           557      6 
[NR-eGR]  METTPL  (6V)             4      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        95794  20318 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72633um
[NR-eGR] Total length: 95794um, number of vias: 20318
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6453um, number of vias: 1836
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   673 
[NR-eGR]  MET2    (2V)          1663   770 
[NR-eGR]  MET3    (3H)          2544   391 
[NR-eGR]  MET4    (4V)          2245     2 
[NR-eGR]  METTP   (5H)             1     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         6453  1836 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1784um
[NR-eGR] Total length: 6453um, number of vias: 1836
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6453um, number of vias: 1836
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 5323.23 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'I2CAndMemory' of instances=1863 and nets=2322 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5323.227M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
        Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
          misc counts      : r=1, pp=0
          cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
          cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
          sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
          wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUHDX12: 7 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
        Skew group summary eGRPC initial state:
          skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
          skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
            sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
            misc counts      : r=1, pp=0
            cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
            cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
            sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
            wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
            wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
            Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUHDX12: 7 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
            skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 16 long paths. The largest offset applied was 0.002ns.
            
            
            Skew Group Offsets:
            
            -----------------------------------------------------------------------------------------
            Skew Group     Num.     Num.       Offset        Max        Previous Max.    Current Max.
                           Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -----------------------------------------------------------------------------------------
            clk/bc_mode     659       16         2.428%      0.002ns       0.479ns         0.477ns
            clk/wc_mode     659       16         2.428%      0.002ns       0.479ns         0.477ns
            -----------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        1
              0.000      and above     15
            -------------------------------
            
            Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 6, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
            sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
            misc counts      : r=1, pp=0
            cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
            cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
            sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
            wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
            wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
            Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUHDX12: 7 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
            skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
          Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
            sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
            misc counts      : r=1, pp=0
            cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
            cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
            sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
            wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
            wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
            Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUHDX12: 7 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
            skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
          sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
          misc counts      : r=1, pp=0
          cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
          cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
          sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
          wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUHDX12: 7 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
        Skew group summary before routing clock trees:
          skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
          skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 7 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:07 mem=4225.2M) ***
Total net bbox length = 7.263e+04 (3.490e+04 3.774e+04) (ext = 1.406e+04)
Move report: Detail placement moves 23 insts, mean move: 8.03 um, max move: 30.80 um 
	Max move on inst (mem_inst/g24961__5115): (99.68, 243.60) --> (103.60, 270.48)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4273.8MB
Summary Report:
Instances move: 23 (out of 1863 movable)
Instances flipped: 0
Mean displacement: 8.03 um
Max displacement: 30.80 um (Instance: mem_inst/g24961__5115) (99.68, 243.6) -> (103.6, 270.48)
	Length: 8 sites, height: 1 rows, site name: core_hd, cell type: MU2HDX0
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 7.286e+04 (3.493e+04 3.794e+04) (ext = 1.406e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4273.8MB
*** Finished refinePlace (0:02:07 mem=4273.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 666).
  Restoring pStatusCts on 7 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 14 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1923 nets ( ignored 1915 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 8 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7
[NR-eGR] Rule id: 1  Rule name: NDR_1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.852800e+02um
[NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.133120e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.993280e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.740480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7586 
[NR-eGR]  MET2    (2V)         37366  11411 
[NR-eGR]  MET3    (3H)         44446   1251 
[NR-eGR]  MET4    (4V)         13420     64 
[NR-eGR]  METTP   (5H)           557      6 
[NR-eGR]  METTPL  (6V)             4      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        95794  20318 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72862um
[NR-eGR] Total length: 95794um, number of vias: 20318
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6453um, number of vias: 1836
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   673 
[NR-eGR]  MET2    (2V)          1663   770 
[NR-eGR]  MET3    (3H)          2544   391 
[NR-eGR]  MET4    (4V)          2245     2 
[NR-eGR]  METTP   (5H)             1     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         6453  1836 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1784um
[NR-eGR] Total length: 6453um, number of vias: 1836
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6453um, number of vias: 1836
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 4226.77 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 8 clock nets with NanoRoute.
  7 nets are default rule and 1 are NDR_1.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/26 01:03:11, mem=2913.3M)

globalDetailRoute

#Start globalDetailRoute on Wed Nov 26 01:03:11 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=8)
#num needed restored net=0
#need_extraction net=0 (total=2322)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 6453 um.
#Total half perimeter of net bounding box = 1803 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 1663 um.
#Total wire length on LAYER MET3 = 2544 um.
#Total wire length on LAYER MET4 = 2245 um.
#Total wire length on LAYER METTP = 1 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 1836
#Up-Via Summary (total 1836):
#           
#-----------------------
# MET1              673
# MET2              770
# MET3              391
# MET4                2
#-----------------------
#                  1836 
#
#Start routing data preparation on Wed Nov 26 01:03:11 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 2320 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.57 (MB), peak = 3339.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:07, memory = 3003.91 (MB), peak = 3339.32 (MB)
#
#Connectivity extraction summary:
#8 routed net(s) are imported.
#398 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 406.
#
#Data initialization: cpu:00:00:09, real:00:00:07, mem:2.9 GB, peak:3.3 GB --1.24 [12]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#        1 ( 1         pin),   1007 ( 2         pin),    361 ( 3         pin),
#      310 ( 4         pin),     29 ( 5         pin),     18 ( 6         pin),
#       13 ( 7         pin),     12 ( 8         pin),     89 ( 9         pin),
#       55 (10-19      pin),      1 (20-29      pin),     11 (30-39      pin),
#        2 (40-49      pin),      3 (50-59      pin),      2 (60-69      pin),
#        3 (70-79      pin),      7 (90-99      pin),      0 (>=2000     pin).
#Total: 2322 nets, 1924 non-trivial nets, 8 fully global routed, 8 clocks,
#       1 tie-net, 1 net has nondefault rule, 8 nets have layer range,
#       8 nets have weight, 8 nets have avoid detour, 8 nets have priority.
#
#  Rule           #net     #shield
#---------------------------------
#  NDR_1             1           0
#
#Nets in 1 layer range:
#   (3 MET3  , 4 MET4  ) :        8 ( 0.4%)
#
#8 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.3 GB --1.28 [12]--
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.98 (MB)
#Total memory = 3038.26 (MB)
#Peak memory = 3339.32 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.3 GB --0.97 [12]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 1027
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    =  456 ( 44.4%)
#  Total number of shifted segments     =    4 (  0.4%)
#  Average movement of shifted segments =    5.50 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 6497 um.
#Total half perimeter of net bounding box = 1803 um.
#Total wire length on LAYER MET1 = 18 um.
#Total wire length on LAYER MET2 = 1797 um.
#Total wire length on LAYER MET3 = 2498 um.
#Total wire length on LAYER MET4 = 2184 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 1690
#Up-Via Summary (total 1690):
#           
#-----------------------
# MET1              673
# MET2              693
# MET3              324
#-----------------------
#                  1690 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:08
#Increased memory = 91.77 (MB)
#Total memory = 3019.88 (MB)
#Peak memory = 3339.32 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 12 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          2        2
#	Totals        2        2
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3061.00 (MB), peak = 3339.32 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3058.34 (MB), peak = 3339.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 7850 um.
#Total half perimeter of net bounding box = 1803 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 1189 um.
#Total wire length on LAYER MET3 = 3591 um.
#Total wire length on LAYER MET4 = 3070 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 1685
#Up-Via Summary (total 1685):
#           
#-----------------------
# MET1              673
# MET2              569
# MET3              443
#-----------------------
#                  1685 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:02
#Increased memory = 38.43 (MB)
#Total memory = 3058.32 (MB)
#Peak memory = 3339.32 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:02
#Increased memory = 38.43 (MB)
#Total memory = 3058.32 (MB)
#Peak memory = 3339.32 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:10
#Increased memory = 111.97 (MB)
#Total memory = 3025.75 (MB)
#Peak memory = 3339.32 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Nov 26 01:03:21 2025
#
% End globalDetailRoute (date=11/26 01:03:21, total cpu=0:00:16.0, real=0:00:10.0, peak res=3339.3M, current mem=3002.8M)
        NanoRoute done. (took cpu=0:00:16.1 real=0:00:09.9)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 8 net(s)
Set FIXED placed status on 7 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4353.62 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2172
[NR-eGR] Read 1923 nets ( ignored 8 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1915
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1915 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.447936e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         5( 0.02%)         2( 0.01%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7586 
[NR-eGR]  MET2    (2V)         37238  11206 
[NR-eGR]  MET3    (3H)         45428   1326 
[NR-eGR]  MET4    (4V)         14098     64 
[NR-eGR]  METTP   (5H)           654      6 
[NR-eGR]  METTPL  (6V)             4      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        97421  20188 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72862um
[NR-eGR] Total length: 97421um, number of vias: 20188
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.15 sec, Curr Mem: 4349.62 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:16.6 real=0:00:10.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'I2CAndMemory' of instances=1863 and nets=2322 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4349.625M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
    misc counts      : r=1, pp=0
    cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
    cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
    sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
    wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUHDX12: 7 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
  Skew group summary after routing clock trees:
    skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
    skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
  CCOpt::Phase::Routing done. (took cpu=0:00:16.9 real=0:00:10.6)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
        sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
        misc counts      : r=1, pp=0
        cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
        cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
        sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
        wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
        wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUHDX12: 7 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
        skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
        sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
        misc counts      : r=1, pp=0
        cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
        cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
        sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
        wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
        wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUHDX12: 7 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
        skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 8, nets tested: 8, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
      wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
      skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
        sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
        misc counts      : r=1, pp=0
        cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
        cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
        sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
        wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
        wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUHDX12: 7 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
        skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
    misc counts      : r=1, pp=0
    cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
    cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
    sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
    wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUHDX12: 7 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
  Skew group summary after post-conditioning:
    skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
    skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                     7      351.232       0.289
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                         7      351.232       0.289
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              659
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                659
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      390.235
  Leaf      7459.760
  Total     7849.995
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk          0.000
  Leaf        1514.800
  Total       1514.800
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.289    0.069    0.358
  Leaf     3.076    1.401    4.477
  Total    3.365    1.470    4.835
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  3.077     0.005       0.000      0.004    0.005
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.600       1       0.023       0.000      0.023    0.023    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
  Leaf        0.600       7       0.519       0.013      0.494    0.533    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUHDX12    buffer      7       351.232
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                       Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  PVT_1_80_V_WC_DELAY:setup.late    clk/bc_mode    0.448     0.493     0.046       0.400         0.059           0.040           0.476        0.011     100% {0.448, 0.493}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                       Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  PVT_1_80_V_WC_DELAY:setup.late    clk/bc_mode    0.448     0.493     0.046       0.400         0.059           0.040           0.476        0.011     100% {0.448, 0.493}
  PVT_1_80_V_WC_DELAY:setup.late    clk/wc_mode    0.448     0.493     0.046       0.400         0.059           0.040           0.476        0.011     100% {0.448, 0.493}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (12 T). (MEM=5662.62)
Total number of fetched objects 1924
Total number of fetched objects 1924
Total number of fetched objects 1924
End delay calculation. (MEM=6228.24 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6228.24 CPU=0:00:00.8 REAL=0:00:00.0)
	Clock: clk, View: PVT_1_80_V_WC_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.475627
	 Executing: set_clock_latency -source -early -max -rise 0.0243728 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_WC_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.475627
	 Executing: set_clock_latency -source -late -max -rise 0.0243728 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_WC_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.505181
	 Executing: set_clock_latency -source -early -max -fall -0.00518113 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_WC_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.505181
	 Executing: set_clock_latency -source -late -max -fall -0.00518113 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_TYP_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.22462
	 Executing: set_clock_latency -source -early -min -rise 0.27538 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_TYP_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.22462
	 Executing: set_clock_latency -source -late -min -rise 0.27538 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_TYP_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.22696
	 Executing: set_clock_latency -source -early -min -fall 0.27304 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_TYP_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.22696
	 Executing: set_clock_latency -source -late -min -fall 0.27304 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_TYP_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.273263
	 Executing: set_clock_latency -source -early -max -rise 0.226737 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_TYP_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.273263
	 Executing: set_clock_latency -source -late -max -rise 0.226737 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_TYP_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.279282
	 Executing: set_clock_latency -source -early -max -fall 0.220718 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_TYP_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.279282
	 Executing: set_clock_latency -source -late -max -fall 0.220718 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_BC_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.154611
	 Executing: set_clock_latency -source -early -min -rise 0.345389 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_BC_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.154611
	 Executing: set_clock_latency -source -late -min -rise 0.345389 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_BC_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.158019
	 Executing: set_clock_latency -source -early -min -fall 0.341981 [get_pins clk]
	Clock: clk, View: PVT_1_80_V_BC_VIEW, Ideal Latency: 0.5, Propagated Latency: 0.158019
	 Executing: set_clock_latency -source -late -min -fall 0.341981 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
  sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
  misc counts      : r=1, pp=0
  cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
  cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
  sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
  wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
  wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
  Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUHDX12: 7 
Primary reporting skew groups after update timingGraph:
  skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
Skew group summary after update timingGraph:
  skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
  skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.7 real=0:00:01.0)
Copying last skew targets (including wire skew targets) from clk/bc_mode to clk/typ_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk/bc_mode to clk/typ_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:28.4 real=0:00:19.8)
Runtime Summary
===============
Clock Runtime:  (31%) Core CTS           6.18 (Init 1.86, Construction 1.24, Implementation 2.02, eGRPC 0.31, PostConditioning 0.30, Other 0.45)
Clock Runtime:  (60%) CTS services      11.72 (RefinePlace 0.79, EarlyGlobalClock 0.65, NanoRoute 9.90, ExtractRC 0.37, TimingAnalysis 0.00)
Clock Runtime:   (7%) Other CTS          1.54 (Init 0.23, CongRepair/EGR-DP 0.37, TimingUpdate 0.94, Other 0.00)
Clock Runtime: (100%) Total             19.44

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:28.0/0:00:19.4 (1.4), totSession cpu/real = 0:02:26.2/0:02:08.9 (1.1), mem = 5099.3M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3085.8M, totSessionCpu=0:02:26 **
GigaOpt running with 12 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:26.2/0:02:08.9 (1.1), mem = 4513.3M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 3206.3M, totSessionCpu=0:02:30 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4538.0M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=4673.99)
Total number of fetched objects 1924
Total number of fetched objects 1924
End delay calculation. (MEM=5163.77 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5163.77 CPU=0:00:01.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:00.0 totSessionCpu=0:02:35 mem=5163.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.071  | 45.071  | 59.701  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.537%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 3357.2M, totSessionCpu=0:02:35 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.0/0:00:07.8 (1.1), totSession cpu/real = 0:02:35.2/0:02:16.7 (1.1), mem = 4716.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:35.5/0:02:16.9 (1.1), mem = 4687.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:02:35.5/0:02:17.0 (1.1), mem = 4719.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 4719.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4719.8M) ***
*** Starting optimizing excluded clock nets MEM= 4719.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4719.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:35.6/0:02:17.0 (1.1), mem = 4719.8M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:02:36.0/0:02:17.4 (1.1), mem = 4739.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:36.1/0:02:17.5 (1.1), mem = 4979.3M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
*info: 8 clock nets excluded
*info: 1 multi-driver net excluded.
*info: 8 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|            End Point             |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
|   0.000|   0.000|   75.54%|   0:00:00.0| 5386.3M| PVT_1_80_V_WC_VIEW|       NA| NA                               |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5386.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5386.3M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:04.1 (1.1), totSession cpu/real = 0:02:40.5/0:02:21.6 (1.1), mem = 4772.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.

Optimization is working on the following views:
  Setup views: PVT_1_80_V_WC_VIEW 
  Hold  views: PVT_1_80_V_BC_VIEW 
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:41.2/0:02:22.1 (1.1), mem = 5310.4M
Usable buffer cells for single buffer setup transform:
BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12 
Number of usable buffer cells above: 8
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.54
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.54%|        -|   0.000|   0.000|   0:00:00.0| 5316.4M|
|   75.54%|        0|   0.000|   0.000|   0:00:00.0| 5317.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.54
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.0/0:00:02.9 (1.0), totSession cpu/real = 0:02:44.2/0:02:25.0 (1.1), mem = 5317.4M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4769.77M, totSessionCpu=0:02:44).
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:44.3/0:02:25.1 (1.1), mem = 5318.4M
Usable buffer cells for single buffer setup transform:
BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12 
Number of usable buffer cells above: 8
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 75.54
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.54%|        -|   0.100|   0.000|   0:00:00.0| 5318.4M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 75.54
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
*** Starting refinePlace (0:02:45 mem=5318.4M) ***
Total net bbox length = 7.286e+04 (3.493e+04 3.794e+04) (ext = 1.406e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5318.4MB
Summary Report:
Instances move: 0 (out of 1856 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.286e+04 (3.493e+04 3.794e+04) (ext = 1.406e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5318.4MB
*** Finished refinePlace (0:02:45 mem=5318.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5310.4M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=5318.4M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.7 (1.3), totSession cpu/real = 0:02:45.2/0:02:25.8 (1.1), mem = 5318.4M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=4770.79M, totSessionCpu=0:02:45).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:02:45 mem=4764.3M) ***
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Timing cost in AAE based: 34.7561789179453626
Move report: Detail placement moves 239 insts, mean move: 6.35 um, max move: 41.44 um 
	Max move on inst (FE_OFC0_rst_n): (119.84, 270.48) --> (138.88, 248.08)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4764.3MB
Summary Report:
Instances move: 239 (out of 1856 movable)
Instances flipped: 0
Mean displacement: 6.35 um
Max displacement: 41.44 um (Instance: FE_OFC0_rst_n) (119.84, 270.48) -> (138.88, 248.08)
	Length: 5 sites, height: 1 rows, site name: core_hd, cell type: BUHDX2
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4764.3MB
*** Finished refinePlace (0:02:47 mem=4764.3M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=4744.66)
Total number of fetched objects 1924
End delay calculation. (MEM=5208.73 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5208.73 CPU=0:00:00.6 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2172
[NR-eGR] Read 1923 nets ( ignored 8 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1915
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1915 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.427776e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         4( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         6( 0.03%)         2( 0.01%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7586 
[NR-eGR]  MET2    (2V)         36704  11174 
[NR-eGR]  MET3    (3H)         45044   1322 
[NR-eGR]  MET4    (4V)         14517     69 
[NR-eGR]  METTP   (5H)           875      6 
[NR-eGR]  METTPL  (6V)             4      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        97144  20157 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72581um
[NR-eGR] Total length: 97144um, number of vias: 20157
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.20 sec, Curr Mem: 4683.12 MB )
Extraction called for design 'I2CAndMemory' of instances=1863 and nets=1925 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 4683.117M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:48.3/0:02:27.8 (1.1), mem = 4702.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:02:48.3/0:02:27.9 (1.1), mem = 4702.2M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=4763.98)
Total number of fetched objects 1924
Total number of fetched objects 1924
End delay calculation. (MEM=5326.05 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5326.05 CPU=0:00:01.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:50.0/0:02:28.6 (1.1), mem = 5324.0M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.07|     0.00|       0|       0|       0| 75.54%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.07|     0.00|       0|       0|       0| 75.54%| 0:00:00.0|  5663.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5663.2M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:03.8/0:00:03.7 (1.0), totSession cpu/real = 0:02:53.8/0:02:32.3 (1.1), mem = 4897.6M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 1923 nets : 

Active setup views:
 PVT_1_80_V_WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'I2CAndMemory' of instances=1863 and nets=1925 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4797.977M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=4870.3)
Total number of fetched objects 1924
Total number of fetched objects 1924
End delay calculation. (MEM=5419.85 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5419.85 CPU=0:00:01.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:56 mem=5419.9M)
Reported timing to dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/Ccopt_Design_Timing_Reports
**optDesign ... cpu = 0:00:30, real = 0:00:24, mem = 3551.9M, totSessionCpu=0:02:56 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.068  | 45.068  | 59.644  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.537%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:26, mem = 3555.4M, totSessionCpu=0:02:57 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 17 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:58.9/0:00:46.4 (1.3), totSession cpu/real = 0:02:56.7/0:02:35.5 (1.1), mem = 4974.3M
#% End ccopt_design (date=11/26 01:03:49, total cpu=0:00:58.9, real=0:00:46.0, peak res=3618.5M, current mem=3485.3M)
<CMD> optDesign -postCTS -outDir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/CTS_Opt_Design/
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3485.3M, totSessionCpu=0:02:57 **
*** optDesign #1 [begin] : totSession cpu/real = 0:02:56.7/0:02:35.5 (1.1), mem = 4919.3M
GigaOpt running with 12 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:56.7/0:02:35.5 (1.1), mem = 4919.3M
**INFO: User settings:
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW }
setOptMode -autoSetupViews                          { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW}
setOptMode -autoTDGRSetupViews                      { PVT_1_80_V_WC_VIEW}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -placementSetupViews                     { PVT_1_80_V_WC_VIEW  }
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    true
setRouteMode -earlyGlobalMaxRouteLayer              6
setRouteMode -earlyGlobalMinRouteLayer              2
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 3499.6M, totSessionCpu=0:03:01 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4921.3M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.068  | 45.068  | 59.644  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.537%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 3553.8M, totSessionCpu=0:03:04 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:07.4/0:00:07.1 (1.0), totSession cpu/real = 0:03:04.1/0:02:42.6 (1.1), mem = 4977.4M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:04.5/0:02:42.8 (1.1), mem = 4946.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:03:04.5/0:02:42.8 (1.1), mem = 4978.4M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 4978.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4978.4M) ***
*** Starting optimizing excluded clock nets MEM= 4978.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4978.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:04.6/0:02:42.9 (1.1), mem = 4978.4M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:03:05.0/0:02:43.2 (1.1), mem = 4985.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:05.1/0:02:43.4 (1.1), mem = 5226.0M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
*info: 8 clock nets excluded
*info: 1 multi-driver net excluded.
*info: 8 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|            End Point             |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
|   0.000|   0.000|   75.54%|   0:00:00.0| 5631.0M| PVT_1_80_V_WC_VIEW|       NA| NA                               |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5631.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5631.0M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.3/0:00:04.1 (1.1), totSession cpu/real = 0:03:09.4/0:02:47.4 (1.1), mem = 5018.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.

Optimization is working on the following views:
  Setup views: PVT_1_80_V_WC_VIEW 
  Hold  views: PVT_1_80_V_BC_VIEW 
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:10.2/0:02:48.0 (1.1), mem = 5563.0M
Usable buffer cells for single buffer setup transform:
BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12 
Number of usable buffer cells above: 8
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.54
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.54%|        -|   0.000|   0.000|   0:00:00.0| 5569.0M|
|   75.54%|        0|   0.000|   0.000|   0:00:01.0| 5578.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.54
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:02.8 (1.0), totSession cpu/real = 0:03:13.1/0:02:50.8 (1.1), mem = 5578.0M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=5025.41M, totSessionCpu=0:03:13).
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:13.3/0:02:50.9 (1.1), mem = 5574.0M
Usable buffer cells for single buffer setup transform:
BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12 
Number of usable buffer cells above: 8
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 75.54
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.54%|        -|   0.100|   0.000|   0:00:00.0| 5574.0M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
|   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 75.54
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
*** Starting refinePlace (0:03:14 mem=5576.0M) ***
Total net bbox length = 7.258e+04 (3.483e+04 3.775e+04) (ext = 1.404e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5576.0MB
Summary Report:
Instances move: 0 (out of 1856 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.258e+04 (3.483e+04 3.775e+04) (ext = 1.404e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5576.0MB
*** Finished refinePlace (0:03:14 mem=5576.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5568.0M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=5576.0M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.7 (1.3), totSession cpu/real = 0:03:14.1/0:02:51.6 (1.1), mem = 5576.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=5026.42M, totSessionCpu=0:03:14).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:03:14 mem=5019.9M) ***
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Timing cost in AAE based: 34.7578626090835314
Move report: Detail placement moves 65 insts, mean move: 5.63 um, max move: 22.96 um 
	Max move on inst (mem_inst/g25662__7410): (94.08, 257.04) --> (103.60, 270.48)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 5019.9MB
Summary Report:
Instances move: 65 (out of 1856 movable)
Instances flipped: 0
Mean displacement: 5.63 um
Max displacement: 22.96 um (Instance: mem_inst/g25662__7410) (94.08, 257.04) -> (103.6, 270.48)
	Length: 8 sites, height: 1 rows, site name: core_hd, cell type: MU2HDX0
Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 5019.9MB
*** Finished refinePlace (0:03:15 mem=5019.9M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=5000.29)
Total number of fetched objects 1924
End delay calculation. (MEM=5503.01 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5503.01 CPU=0:00:00.6 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 2709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2172
[NR-eGR] Read 1923 nets ( ignored 8 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1915
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1915 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 8.434944e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         4( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         6( 0.03%)         2( 0.01%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   7586 
[NR-eGR]  MET2    (2V)         37132  11233 
[NR-eGR]  MET3    (3H)         45102   1310 
[NR-eGR]  MET4    (4V)         14145     72 
[NR-eGR]  METTP   (5H)           881      6 
[NR-eGR]  METTPL  (6V)             4      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        97265  20207 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72612um
[NR-eGR] Total length: 97265um, number of vias: 20207
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.19 sec, Curr Mem: 4967.40 MB )
Extraction called for design 'I2CAndMemory' of instances=1863 and nets=1925 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4965.398M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:17.0/0:02:53.6 (1.1), mem = 4984.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:03:17.1/0:02:53.6 (1.1), mem = 4984.5M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=5017.39)
Total number of fetched objects 1924
Total number of fetched objects 1924
End delay calculation. (MEM=5565.9 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5565.9 CPU=0:00:01.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:18.7/0:02:54.3 (1.1), mem = 5565.9M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.05|     0.00|       0|       0|       0| 75.54%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.05|     0.00|       0|       0|       0| 75.54%| 0:00:00.0|  5905.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5905.0M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:03.9/0:00:03.7 (1.1), totSession cpu/real = 0:03:22.6/0:02:58.0 (1.1), mem = 5137.4M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 1923 nets : 

Active setup views:
 PVT_1_80_V_WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'I2CAndMemory' of instances=1863 and nets=1925 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5060.828M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=5105.77)
Total number of fetched objects 1924
Total number of fetched objects 1924
End delay calculation. (MEM=5662.29 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5662.29 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:03:24 mem=5662.3M)
Reported timing to dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/CTS_Opt_Design/
**optDesign ... cpu = 0:00:28, real = 0:00:24, mem = 3743.9M, totSessionCpu=0:03:24 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.047  | 45.047  | 59.644  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.537%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:26, mem = 3750.9M, totSessionCpu=0:03:25 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:28.6/0:00:25.6 (1.1), totSession cpu/real = 0:03:25.3/0:03:01.1 (1.1), mem = 5213.7M
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_power_WC.txt -view PVT_1_80_V_WC_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
Using Power View: PVT_1_80_V_WC_VIEW.

Begin Power Analysis

             0V	    gnd
          1.62V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3748.12MB/6466.73MB/3748.12MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3748.12MB/6466.73MB/3748.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3748.12MB/6466.73MB/3748.12MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT)
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 10%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 20%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 30%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 40%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 50%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 60%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 70%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 80%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 90%

Finished Levelizing
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT)

Starting Activity Propagation
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT)
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 10%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3748.12MB/6466.73MB/3748.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT)
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 10%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 20%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 30%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 40%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 50%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 60%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 70%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 80%
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 90%

Finished Calculating power
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.62MB/6594.78MB/3757.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.62MB/6594.78MB/3757.62MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.62MB/6594.78MB/3757.62MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3757.62MB/6594.78MB/3757.62MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.44227787 	   49.0923%
Total Switching Power:       0.45423405 	   50.4194%
Total Leakage Power:         0.00439899 	    0.4883%
Total Power:                 0.90091091
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3757.74MB/6594.78MB/3757.74MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_power_WC.txt.
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_power_TYP.txt -view PVT_1_80_V_TYP_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
Using Power View: PVT_1_80_V_TYP_VIEW.

Begin Power Analysis

             0V	    gnd
           1.8V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.87MB/6594.78MB/3757.87MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.87MB/6594.78MB/3757.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.87MB/6594.78MB/3757.87MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT)
2025-Nov-26 01:04:15 (2025-Nov-25 23:04:15 GMT): 10%
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.87MB/6594.78MB/3757.87MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT)
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 10%
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 20%
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 30%
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 40%
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 50%
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 60%
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 70%
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 80%
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT): 90%

Finished Calculating power
2025-Nov-26 01:04:16 (2025-Nov-25 23:04:16 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3760.24MB/6594.78MB/3760.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3760.24MB/6594.78MB/3760.24MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3760.24MB/6594.78MB/3760.24MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3760.24MB/6594.78MB/3760.24MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.49006986 	   47.3008%
Total Switching Power:       0.54599056 	   52.6981%
Total Leakage Power:         0.00001121 	    0.0011%
Total Power:                 1.03607162
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3760.24MB/6594.78MB/3760.24MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_power_TYP.txt.
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_power_BC.txt -view PVT_1_80_V_BC_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
Using Power View: PVT_1_80_V_BC_VIEW.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=5202.12)
*** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1924
Total number of fetched objects 1924
End delay calculation. (MEM=5685.86 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5685.86 CPU=0:00:01.0 REAL=0:00:00.0)

Begin Power Analysis

             0V	    gnd
          1.98V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3833.45MB/6970.85MB/3833.45MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3833.45MB/6970.85MB/3833.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3833.45MB/6970.85MB/3833.45MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-26 01:04:21 (2025-Nov-25 23:04:21 GMT)
2025-Nov-26 01:04:21 (2025-Nov-25 23:04:21 GMT): 10%
2025-Nov-26 01:04:21 (2025-Nov-25 23:04:21 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3833.45MB/6970.85MB/3833.45MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT)
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT): 10%
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT): 20%
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT): 30%
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT): 40%
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT): 50%
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT): 60%
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT): 70%
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT): 80%
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT): 90%

Finished Calculating power
2025-Nov-26 01:04:22 (2025-Nov-25 23:04:22 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3843.07MB/7098.90MB/3843.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3843.07MB/7098.90MB/3843.07MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:05, mem(process/total/peak)=3843.07MB/7098.90MB/3843.07MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3843.07MB/7098.90MB/3843.07MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.56821673 	   73.4926%
Total Switching Power:       0.20494528 	   26.5074%
Total Leakage Power:         0.00000014 	    0.0000%
Total Power:                 0.77316216
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3843.07MB/7098.90MB/3843.07MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_power_BC.txt.
<CMD> report_area > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_area.txt
<CMD> report_timing > ${REPORTS_DIR}/Post_CTS/${MODE}_CTS_timing.txt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (12 T). (MEM=5706.25)
*** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1924
Total number of fetched objects 1924
End delay calculation. (MEM=5784.85 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5784.85 CPU=0:00:01.3 REAL=0:00:01.0)
<CMD> report_ccopt_clock_trees > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_clock_trees.txt
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

---------------------------------------------------------
Cell type                 Count    Area       Capacitance
---------------------------------------------------------
Buffers                     7      351.232       0.289
Inverters                   0        0.000       0.000
Integrated Clock Gates      0        0.000       0.000
Discrete Clock Gates        0        0.000       0.000
Clock Logic                 0        0.000       0.000
All                         7      351.232       0.289
---------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              659
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total                659
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      390.235
Leaf      7459.760
Total     7849.995
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk          0.000
Leaf        1514.800
Total       1514.800
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.289    0.069    0.358
Leaf     3.076    1.402    4.478
Total    3.365    1.471    4.836
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
3.077     0.005       0.000      0.004    0.005
-----------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.600       1       0.023       0.000      0.023    0.023    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
Leaf        0.600       7       0.519       0.013      0.494    0.533    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------
Name       Type      Inst     Inst Area 
                     Count    (um^2)
----------------------------------------
BUHDX12    buffer      7       351.232
----------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
clk           0     7     0      0       7        96    226.24    2636.36     351.232   1.471  3.365  clk
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0        621      38       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     7     0      0       7         7        96    94.1429  226.240    263.636     351.232   1.471  3.365
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        621      38       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   165.875  194.339  226.240  22.412
Source-sink manhattan distance (um)  155.790  185.844  225.010  24.441
Source-sink resistance (Ohm)         124.402  200.835  263.636  39.899
-----------------------------------------------------------------------

Transition distribution for half-corner PVT_1_80_V_WC_DELAY:setup.late:
=======================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.600       1       0.023       0.000      0.023    0.023    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
Leaf        0.600       7       0.519       0.013      0.494    0.533    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :   7
# Inverters           :   0
  Total               :   7
Minimum depth         :   1
Maximum depth         :   1
Buffering area (um^2) : 351.232

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      621      38       0       0         0         0
-----------------------------------------------------------------
Total    0      621      38       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                    Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                 Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------------------
PVT_1_80_V_BC_DELAY:hold.early      0.165          0.118         0.006          0.006      ignored          -      ignored          -
PVT_1_80_V_BC_DELAY:hold.late       0.210          0.163         0.008          0.008      ignored          -      ignored          -
PVT_1_80_V_TYP_DELAY:both.early     0.239          0.170         0.008          0.008      ignored          -      ignored          -
PVT_1_80_V_TYP_DELAY:both.late      0.306          0.233         0.012          0.012      ignored          -      ignored          -
PVT_1_80_V_WC_DELAY:setup.early     0.413          0.333         0.016          0.016      ignored          -      ignored          -
PVT_1_80_V_WC_DELAY:setup.late      0.533          0.454         0.023          0.023      explicit      0.600     explicit      0.600
------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_skew_groups.txt
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

-------------------------------------------------------------------
Skew Group      Sources    Constrained Sinks    Unconstrained Sinks
-------------------------------------------------------------------
clk/bc_mode        1              659                    0
clk/typ_mode       1              659                    0
clk/wc_mode        1              659                    0
-------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                      Skew Group      ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PVT_1_80_V_WC_DELAY:setup.early    clk/bc_mode         -        0.368     0.406     0.390        0.009       ignored                  -         0.038              -
                                   clk/typ_mode        -        0.368     0.406     0.390        0.009       ignored                  -         0.038              -
                                   clk/wc_mode         -        0.368     0.406     0.390        0.009       ignored                  -         0.038              -
PVT_1_80_V_WC_DELAY:setup.late     clk/bc_mode     none         0.448     0.493     0.476        0.011       explicit             0.400         0.046    100% {0.448, 0.493}
                                   clk/typ_mode    none         0.448     0.493     0.476        0.011       explicit             0.400         0.046    100% {0.448, 0.493}
                                   clk/wc_mode      0.500       0.448     0.493     0.476        0.011       explicit             0.400         0.046    100% {0.448, 0.493}
PVT_1_80_V_TYP_DELAY:both.early    clk/bc_mode         -        0.214     0.232     0.225        0.004       ignored                  -         0.018              -
                                   clk/typ_mode        -        0.214     0.232     0.225        0.004       ignored                  -         0.018              -
                                   clk/wc_mode         -        0.214     0.232     0.225        0.004       ignored                  -         0.018              -
PVT_1_80_V_TYP_DELAY:both.late     clk/bc_mode         -        0.259     0.282     0.273        0.005       ignored                  -         0.023              -
                                   clk/typ_mode        -        0.259     0.282     0.273        0.005       ignored                  -         0.023              -
                                   clk/wc_mode         -        0.259     0.282     0.273        0.005       ignored                  -         0.023              -
PVT_1_80_V_BC_DELAY:hold.early     clk/bc_mode         -        0.148     0.160     0.155        0.003       ignored                  -         0.011              -
                                   clk/typ_mode        -        0.148     0.160     0.155        0.003       ignored                  -         0.011              -
                                   clk/wc_mode         -        0.148     0.160     0.155        0.003       ignored                  -         0.011              -
PVT_1_80_V_BC_DELAY:hold.late      clk/bc_mode         -        0.178     0.192     0.186        0.003       ignored                  -         0.014              -
                                   clk/typ_mode        -        0.178     0.192     0.186        0.003       ignored                  -         0.014              -
                                   clk/wc_mode         -        0.178     0.192     0.186        0.003       ignored                  -         0.014              -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------
Timing Corner                      Skew Group      Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------
PVT_1_80_V_WC_DELAY:setup.early    clk/bc_mode     0.368        1      0.406        2
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/typ_mode    0.368       13      0.406       14
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/wc_mode     0.368       25      0.406       26
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
PVT_1_80_V_WC_DELAY:setup.late     clk/bc_mode     0.448        3      0.493        4
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/typ_mode    0.448       15      0.493       16
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/wc_mode     0.448       27      0.493       28
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
PVT_1_80_V_TYP_DELAY:both.early    clk/bc_mode     0.214        5      0.232        6
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/typ_mode    0.214       17      0.232       18
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/wc_mode     0.214       29      0.232       30
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
PVT_1_80_V_TYP_DELAY:both.late     clk/bc_mode     0.259        7      0.282        8
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/typ_mode    0.259       19      0.282       20
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/wc_mode     0.259       31      0.282       32
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
PVT_1_80_V_BC_DELAY:hold.early     clk/bc_mode     0.148        9      0.160       10
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/typ_mode    0.148       21      0.160       22
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/wc_mode     0.148       33      0.160       34
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
PVT_1_80_V_BC_DELAY:hold.late      clk/bc_mode     0.178       11      0.192       12
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/typ_mode    0.178       23      0.192       24
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
                                   clk/wc_mode     0.178       35      0.192       36
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_en_reg[13]/CN
---------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
=========================================================================

PathID    : 1
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     : 0.368

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.005   0.005   0.014  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.356   0.361   0.379  0.599  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.007   0.368   0.379  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
=========================================================================

PathID    : 2
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     : 0.406

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.005   0.005   0.013  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.374   0.379   0.410  0.644  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.027   0.406   0.411  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
========================================================================

PathID    : 3
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     : 0.448

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.431   0.438   0.493  0.599  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.010   0.448   0.493  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
========================================================================

PathID    : 4
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     : 0.493

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.013   0.013   0.023  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.419   0.432   0.528  0.622  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.062   0.493   0.533  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
=========================================================================

PathID    : 5
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     : 0.214

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.003   0.003   0.008  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.207   0.210   0.223  0.554  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.004   0.214   0.223  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
=========================================================================

PathID    : 6
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     : 0.232

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.217   0.220   0.239  0.593  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.012   0.232   0.239  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
========================================================================

PathID    : 7
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     : 0.259

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.004   0.004   0.010  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.250   0.254   0.286  0.554  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.005   0.259   0.286  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
========================================================================

PathID    : 8
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     : 0.282

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.004   0.004   0.010  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.262   0.266   0.306  0.593  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.016   0.282   0.306  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
========================================================================

PathID    : 9
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     : 0.148

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.143   0.146   0.155  0.406  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.002   0.148   0.155  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
========================================================================

PathID    : 10
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     :  0.160

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.002   0.002   0.005  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.150   0.152   0.165  0.434  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.008   0.160   0.165  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
=======================================================================

PathID    : 11
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.178

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.172   0.175   0.196  0.406  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
=======================================================================

PathID    : 12
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[29]/CN
Delay     :  0.192

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12    rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12    rise   0.180   0.182   0.209  0.434  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[29]/CN
-     DFFSQHDX1  rise   0.010   0.192   0.210  -      (196.840,155.960)  176.290   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
=========================================================================

PathID    : 13
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.368

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.005   0.005   0.014  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.356   0.361   0.379  0.599  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.007   0.368   0.379  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
=========================================================================

PathID    : 14
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     :  0.406

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.005   0.005   0.013  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.374   0.379   0.410  0.644  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.027   0.406   0.411  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
========================================================================

PathID    : 15
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.448

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.431   0.438   0.493  0.599  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.010   0.448   0.493  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
========================================================================

PathID    : 16
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.493

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.013   0.013   0.023  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.419   0.432   0.528  0.622  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.062   0.493   0.533  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
=========================================================================

PathID    : 17
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.214

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.003   0.003   0.008  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.207   0.210   0.223  0.554  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.004   0.214   0.223  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
=========================================================================

PathID    : 18
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     :  0.232

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.217   0.220   0.239  0.593  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.012   0.232   0.239  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
========================================================================

PathID    : 19
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.259

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.004   0.004   0.010  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.250   0.254   0.286  0.554  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.005   0.259   0.286  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
========================================================================

PathID    : 20
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     :  0.282

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.004   0.004   0.010  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.262   0.266   0.306  0.593  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.016   0.282   0.306  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
========================================================================

PathID    : 21
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.148

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.143   0.146   0.155  0.406  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.002   0.148   0.155  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
========================================================================

PathID    : 22
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     :  0.160

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.002   0.002   0.005  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.150   0.152   0.165  0.434  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.008   0.160   0.165  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
=======================================================================

PathID    : 23
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.178

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.172   0.175   0.196  0.406  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
=======================================================================

PathID    : 24
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[29]/CN
Delay     :  0.192

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12    rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12    rise   0.180   0.182   0.209  0.434  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[29]/CN
-     DFFSQHDX1  rise   0.010   0.192   0.210  -      (196.840,155.960)  176.290   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
=========================================================================

PathID    : 25
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.368

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.005   0.005   0.014  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.356   0.361   0.379  0.599  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.007   0.368   0.379  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
=========================================================================

PathID    : 26
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     :  0.406

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.005   0.005   0.013  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.374   0.379   0.410  0.644  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.027   0.406   0.411  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
========================================================================

PathID    : 27
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.448

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.431   0.438   0.493  0.599  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.010   0.448   0.493  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
========================================================================

PathID    : 28
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.493

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.013   0.013   0.023  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.419   0.432   0.528  0.622  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.062   0.493   0.533  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
=========================================================================

PathID    : 29
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.214

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.003   0.003   0.008  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.207   0.210   0.223  0.554  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.004   0.214   0.223  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
=========================================================================

PathID    : 30
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     :  0.232

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.217   0.220   0.239  0.593  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.012   0.232   0.239  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
========================================================================

PathID    : 31
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.259

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.004   0.004   0.010  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.250   0.254   0.286  0.554  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.005   0.259   0.286  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
========================================================================

PathID    : 32
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     :  0.282

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.004   0.004   0.010  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.262   0.266   0.306  0.593  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.016   0.282   0.306  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
========================================================================

PathID    : 33
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.148

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.143   0.146   0.155  0.406  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.002   0.148   0.155  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
========================================================================

PathID    : 34
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[13]/CN
Delay     :  0.160

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12   rise   0.002   0.002   0.005  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12   rise   0.150   0.152   0.165  0.434  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[13]/CN
-     DFFSHDX0  rise   0.008   0.160   0.165  -      (199.640,152.040)  183.010   -       
------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
=======================================================================

PathID    : 35
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.178

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.172   0.175   0.196  0.406  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
=======================================================================

PathID    : 36
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[29]/CN
Delay     :  0.192

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00002/A
-     BUHDX12    rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
mem_inst/CTS_ccl_a_buf_00002/Q
-     BUHDX12    rise   0.180   0.182   0.209  0.434  (132.330,267.740)   10.410     95    
mem_inst/registers_en_reg[29]/CN
-     DFFSQHDX1  rise   0.010   0.192   0.210  -      (196.840,155.960)  176.290   -       
-------------------------------------------------------------------------------------------------


<CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc
#% Begin save design ... (date=11/26 01:04:23, mem=3885.7M)
% Begin Save ccopt configuration ... (date=11/26 01:04:23, mem=3885.7M)
% End Save ccopt configuration ... (date=11/26 01:04:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3886.2M, current mem=3886.2M)
% Begin Save netlist data ... (date=11/26 01:04:23, mem=3886.2M)
Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/26 01:04:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3888.2M, current mem=3888.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 01:04:23, mem=3888.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 01:04:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3888.6M, current mem=3888.6M)
Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:04:24 2025)
Save Adaptive View Pruning View Names to Binary file
PVT_1_80_V_WC_VIEW
Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/I2CAndMemory.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=5410.6M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=5410.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=5410.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/I2CAndMemory.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=11/26 01:04:25, mem=3889.9M)
% End Save power constraints data ... (date=11/26 01:04:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=3889.9M, current mem=3889.9M)
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
Generated self-contained design Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp
#% End save design ... (date=11/26 01:04:26, total cpu=0:00:01.0, real=0:00:03.0, peak res=3890.2M, current mem=3890.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -drouteEndIteration default
<CMD> setNanoRouteMode -routeWithTimingDriven true
<CMD> setNanoRouteMode -routeWithSiDriven true
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -drouteFixAntenna true
<CMD> setNanoRouteMode -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -routeAntennaCellName {ANTENNACELLN2HD ANTENNACELLNP2HD ANTENNACELLP2HD}
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=11/26 01:04:26, mem=3890.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3890.25 (MB), peak = 4000.26 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna             true
setNanoRouteMode -droutePostRouteSpreadWire    1
setNanoRouteMode -drouteUseMultiCutViaEffort   medium
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          97.6
setNanoRouteMode -routeAntennaCellName         {ANTENNACELLN2HD ANTENNACELLNP2HD ANTENNACELLP2HD}
setNanoRouteMode -routeBottomRoutingLayer      1
setNanoRouteMode -routeInsertAntennaDiode      true
setNanoRouteMode -routeTopRoutingLayer         6
setNanoRouteMode -routeWithSiDriven            true
setNanoRouteMode -routeWithTimingDriven        true
setNanoRouteMode -timingEngine                 {}
setDesignMode -process                         180
setExtractRCMode -coupling_c_th                3
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                0.03
setExtractRCMode -total_c_th                   5
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=5367.8M, init mem=5367.8M)
*info: Placed = 1863           (Fixed = 7)
*info: Unplaced = 0           
Placement Density:75.54%(57155/75665)
Placement Density (including fixed std cells):75.54%(57155/75665)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=5367.8M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (8) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=5367.8M) ***
% Begin globalDetailRoute (date=11/26 01:04:26, mem=3886.8M)

globalDetailRoute

#Start globalDetailRoute on Wed Nov 26 01:04:26 2025
#
#Generating timing data, please wait...
#1923 total nets, 1923 already routed, 1923 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3793.04 (MB), peak = 4000.26 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 125.000 (ns)
#OPT Pruned View (First enabled view): PVT_1_80_V_WC_VIEW
#Default setup view is reset to PVT_1_80_V_WC_VIEW.
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3947.52 (MB), peak = 4126.21 (MB)
#Library Standard Delay: 97.60ps
#Slack threshold: 195.20ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3947.77 (MB), peak = 4126.21 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4046.95 (MB), peak = 4126.21 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4046.95 (MB), peak = 4126.21 (MB)
#Current view: PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 
#Current enabled view: PVT_1_80_V_WC_VIEW 
#Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:04, memory = 4048.58 (MB), peak = 4126.21 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=1925)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Start routing data preparation on Wed Nov 26 01:04:30 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 1923 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4059.48 (MB), peak = 4463.13 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:07, memory = 4131.89 (MB), peak = 4463.13 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4132.27 (MB), peak = 4463.13 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
#Total number of routable nets = 1924.
#Total number of nets in the design = 1925.
#1916 routable nets do not have any wires.
#8 routable nets have routed wires.
#1916 nets will be global routed.
#8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 12 threads.
#
#Connectivity extraction summary:
#8 routed net(s) are imported.
#1916 (99.53%) nets are without wires.
#1 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1925.
#
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '240' on M1. As a result, an RC of wire width '230' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '380' on M5. As a result, an RC of wire width '440' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '3450' on M6. As a result, an RC of wire width '3000' is being used instead. This may cause some accuracy degradation.
#
#Finished routing data preparation on Wed Nov 26 01:04:37 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4132.52 (MB)
#Peak memory = 4463.13 (MB)
#
#
#Start global routing on Wed Nov 26 01:04:37 2025
#
#
#Start global routing initialization on Wed Nov 26 01:04:37 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Nov 26 01:04:37 2025
#
#Start routing resource analysis on Wed Nov 26 01:04:37 2025
#
#Routing resource analysis is done on Wed Nov 26 01:04:37 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H          93         425        1330    65.11%
#  MET2           V         486          88        1330     0.00%
#  MET3           H         470          48        1330     0.00%
#  MET4           V         493          81        1330     0.00%
#  METTP          H         215          44        1330     0.00%
#  METTPL         V          42          15        1330    23.31%
#  --------------------------------------------------------------
#  Total                   1800      27.31%        7980    14.74%
#
#
#
#
#Global routing data preparation is done on Wed Nov 26 01:04:37 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4137.62 (MB), peak = 4463.13 (MB)
#
#
#Global routing initialization is done on Wed Nov 26 01:04:37 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4137.75 (MB), peak = 4463.13 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4139.53 (MB), peak = 4463.13 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4140.03 (MB), peak = 4463.13 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
#Total number of routable nets = 1924.
#Total number of nets in the design = 1925.
#
#1924 routable nets have routed wires.
#8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1916  
#        NDR_1               0  
#-----------------------------
#        Total            1916  
#-----------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default            7              7            1916  
#        NDR_1            1              1               0  
#---------------------------------------------------------
#        Total            8              8            1916  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  MET1          0(0.00%)      0(0.00%)   (0.00%)
#  MET2          5(0.38%)      3(0.23%)   (0.60%)
#  MET3          2(0.15%)      2(0.15%)   (0.30%)
#  MET4          0(0.00%)      0(0.00%)   (0.00%)
#  METTP         0(0.00%)      0(0.00%)   (0.00%)
#  METTPL        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      7(0.10%)      5(0.07%)   (0.17%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.06% H + 0.11% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     MET1(H)    |              1.00 |              2.00 |    35.84   197.12    53.76   215.03 |
[hotspot] |     MET2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MET3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MET4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |    METTP(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METTPL(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |   (MET1)     1.00 |   (MET1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 91451 um.
#Total half perimeter of net bounding box = 76133 um.
#Total wire length on LAYER MET1 = 42 um.
#Total wire length on LAYER MET2 = 29196 um.
#Total wire length on LAYER MET3 = 38295 um.
#Total wire length on LAYER MET4 = 18451 um.
#Total wire length on LAYER METTP = 5410 um.
#Total wire length on LAYER METTPL = 57 um.
#Total number of vias = 13951
#Up-Via Summary (total 13951):
#           
#-----------------------
# MET1             7343
# MET2             4957
# MET3             1442
# MET4              207
# METTP               2
#-----------------------
#                 13951 
#
#Total number of involved regular nets 587
#Maximum src to sink distance  618.0
#Average of max src_to_sink distance  78.0
#Average of ave src_to_sink distance  52.5
#Max overcon = 2 tracks.
#Total overcon = 0.17%.
#Worst layer Gcell overcon rate = 0.30%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.47 (MB)
#Total memory = 4138.98 (MB)
#Peak memory = 4463.13 (MB)
#
#Finished global routing on Wed Nov 26 01:04:38 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4138.68 (MB), peak = 4463.13 (MB)
#Start Track Assignment.
#Done with 3193 horizontal wires in 1 hboxes and 3275 vertical wires in 2 hboxes.
#Done with 595 horizontal wires in 1 hboxes and 589 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# MET1          30.27 	  0.00%  	  0.00% 	  0.00%
# MET2       27756.76 	  0.04%  	  0.00% 	  0.01%
# MET3       34137.82 	  0.09%  	  0.00% 	  0.01%
# MET4       15181.42 	  0.01%  	  0.00% 	  0.00%
# METTP       5425.03 	  0.02%  	  0.00% 	  0.00%
# METTPL        63.41 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       82594.70  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 89656 um.
#Total half perimeter of net bounding box = 76133 um.
#Total wire length on LAYER MET1 = 29 um.
#Total wire length on LAYER MET2 = 28645 um.
#Total wire length on LAYER MET3 = 37370 um.
#Total wire length on LAYER MET4 = 18170 um.
#Total wire length on LAYER METTP = 5384 um.
#Total wire length on LAYER METTPL = 57 um.
#Total number of vias = 13951
#Up-Via Summary (total 13951):
#           
#-----------------------
# MET1             7343
# MET2             4957
# MET3             1442
# MET4              207
# METTP               2
#-----------------------
#                 13951 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4140.83 (MB), peak = 4463.13 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 3
#Corner MIN_RC /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Min/qrcTechFile -40.000000 (real) 
#Corner MAX_RC /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Max/qrcTechFile 175.000000 (real) 
#Corner TYP_RC /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Typ/qrcTechFile 25.000000 (real) 
#MET1 -> MET1 (1)
#MET2 -> MET2 (2)
#MET3 -> MET3 (3)
#MET4 -> MET4 (4)
#METTP -> METTP (5)
#METTPL -> METTPL (6)
#SADV_On
# Corner(s) : 
#MIN_RC [-40.00] 
#MAX_RC [175.00] 
#TYP_RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : -40.000000
# Ref. Temp   : 27.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 175.000000
# Ref. Temp   : 27.000000
# Corner id: 2
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 27.000000
#SADV_Off
#total pattern=56 [18, 441]
#Generating the tQuantus model file automatically.
#num_tile=4296 avg_aspect_ratio=0.946140 
#Vertical num_row 23 per_row= 180 halo= 165000 
#hor_num_col = 126 final aspect_ratio= 0.314763
#Build RC corners: cpu time = 00:00:11, elapsed time = 00:00:16, memory = 4167.74 (MB), peak = 4463.13 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4181.11 (MB)
#Peak memory = 4463.13 (MB)
#Using multithreading with 12 threads.
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 551 horizontal wires in 1 hboxes and 614 vertical wires in 2 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 12 threads on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 1923 nets were built. 7 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    61.62 (MB), total memory =  4244.06 (MB), peak memory =  4463.13 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4200.59 (MB), peak = 4463.13 (MB)
#RC Statistics: 0 Res, 6527 Ground Cap, 2982 XCap (Edge to Edge)
#Register nets and terms for rcdb /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 14413 nodes, 12490 edges, and 8308 xcaps
#7 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 6029.094M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell I2CAndMemory has rcdb /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d specified
Cell I2CAndMemory, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:01.0 mem: 5993.094M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:15
#Elapsed time = 00:00:20
#Increased memory = 57.06 (MB)
#Total memory = 4197.89 (MB)
#Peak memory = 4463.13 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 125.000 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4183.71 (MB), peak = 4463.13 (MB)
#Library Standard Delay: 97.60ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.71 (MB), peak = 4463.13 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4185.15 (MB), peak = 4463.13 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 61.437786 (late)
*** writeDesignTiming (0:00:00.2) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4185.40 (MB), peak = 4463.13 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1923
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:04:07, real=0:03:51, peak res=4463.1M, current mem=3926.4M)
I2CAndMemory
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3936.9M, current mem=3936.9M)
Current (total cpu=0:04:08, real=0:03:51, peak res=4463.1M, current mem=3936.9M)
Current (total cpu=0:04:08, real=0:03:52, peak res=4463.1M, current mem=3936.9M)
I2CAndMemory
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3937.3M, current mem=3937.3M)
Current (total cpu=0:04:08, real=0:03:52, peak res=4463.1M, current mem=3937.3M)
Current (total cpu=0:04:08, real=0:03:52, peak res=4463.1M, current mem=3937.3M)
I2CAndMemory
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3937.7M, current mem=3937.7M)
Current (total cpu=0:04:08, real=0:03:52, peak res=4463.1M, current mem=3937.7M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3937.82 (MB), peak = 4463.13 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1923
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 99 horizontal wires in 1 hboxes and 114 vertical wires in 2 hboxes.
#Done with 24 horizontal wires in 1 hboxes and 40 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# MET1          30.27 	  0.00%  	  0.00% 	  0.00%
# MET2       27718.68 	  0.02%  	  0.00% 	  0.00%
# MET3       34154.62 	  0.06%  	  0.00% 	  0.01%
# MET4       15179.18 	  0.02%  	  0.00% 	  0.01%
# METTP       5422.35 	  0.02%  	  0.00% 	  0.00%
# METTPL        63.41 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       82568.50  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 89646 um.
#Total half perimeter of net bounding box = 76133 um.
#Total wire length on LAYER MET1 = 29 um.
#Total wire length on LAYER MET2 = 28607 um.
#Total wire length on LAYER MET3 = 37405 um.
#Total wire length on LAYER MET4 = 18166 um.
#Total wire length on LAYER METTP = 5381 um.
#Total wire length on LAYER METTPL = 57 um.
#Total number of vias = 13951
#Up-Via Summary (total 13951):
#           
#-----------------------
# MET1             7343
# MET2             4957
# MET3             1442
# MET4              207
# METTP               2
#-----------------------
#                 13951 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.70 (MB), peak = 4463.13 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:32
#Increased memory = -111.46 (MB)
#Total memory = 3939.70 (MB)
#Peak memory = 4463.13 (MB)
#Using multithreading with 12 threads.
#Start reading timing information from file .timing_file_527567.tif.gz ...
#Read in timing information for 300 ports, 1863 instances from timing file .timing_file_527567.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          0        0        0
#	MET2          1        4        5
#	Totals        1        4        5
#284 out of 1863 instances (15.2%) need to be verified(marked ipoed), dirty area = 5.6%.
#81.7% of the total area is being checked for drcs
#81.7% of the total area was checked
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          0        0        0
#	MET2          1        4        5
#	Totals        1        4        5
#cpu time = 00:00:22, elapsed time = 00:00:06, memory = 4006.88 (MB), peak = 4463.13 (MB)
#start 1st optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	MET1          0        0
#	MET2          4        4
#	Totals        4        4
#    number of process antenna violations = 36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4001.73 (MB), peak = 4463.13 (MB)
#start 2nd optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          0        0        0
#	MET2          1        4        5
#	Totals        1        4        5
#    number of process antenna violations = 36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.83 (MB), peak = 4463.13 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.68 (MB), peak = 4463.13 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 97779 um.
#Total half perimeter of net bounding box = 76133 um.
#Total wire length on LAYER MET1 = 4218 um.
#Total wire length on LAYER MET2 = 34213 um.
#Total wire length on LAYER MET3 = 36163 um.
#Total wire length on LAYER MET4 = 18215 um.
#Total wire length on LAYER METTP = 4882 um.
#Total wire length on LAYER METTPL = 87 um.
#Total number of vias = 14443
#Total number of multi-cut vias = 9106 ( 63.0%)
#Total number of single cut vias = 5337 ( 37.0%)
#Up-Via Summary (total 14443):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
# MET2            1979 ( 36.2%)      3487 ( 63.8%)       5466
# MET3             736 ( 53.3%)       646 ( 46.7%)       1382
# MET4              29 ( 17.2%)       140 ( 82.8%)        169
# METTP              0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                 5337 ( 37.0%)      9106 ( 63.0%)      14443 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:23
#Elapsed time = 00:00:07
#Increased memory = 59.95 (MB)
#Total memory = 3999.64 (MB)
#Peak memory = 4463.13 (MB)
#
#start routing for process antenna violation fix ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '240' on M1. As a result, an RC of wire width '230' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '380' on M5. As a result, an RC of wire width '440' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '3450' on M6. As a result, an RC of wire width '3000' is being used instead. This may cause some accuracy degradation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3996.19 (MB), peak = 4463.13 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 97805 um.
#Total half perimeter of net bounding box = 76133 um.
#Total wire length on LAYER MET1 = 4218 um.
#Total wire length on LAYER MET2 = 34117 um.
#Total wire length on LAYER MET3 = 36165 um.
#Total wire length on LAYER MET4 = 18278 um.
#Total wire length on LAYER METTP = 4906 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14509
#Total number of multi-cut vias = 9106 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
# MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Total number of net violated process antenna rule = 2
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list38'.
#
# ** Added 2 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 1.400 microns
#    Mean (X+Y): 1.400 microns
#
# 2 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '240' on M1. As a result, an RC of wire width '230' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '380' on M5. As a result, an RC of wire width '440' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '3450' on M6. As a result, an RC of wire width '3000' is being used instead. This may cause some accuracy degradation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3998.80 (MB), peak = 4463.13 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 97808 um.
#Total half perimeter of net bounding box = 76135 um.
#Total wire length on LAYER MET1 = 4222 um.
#Total wire length on LAYER MET2 = 34117 um.
#Total wire length on LAYER MET3 = 36165 um.
#Total wire length on LAYER MET4 = 18278 um.
#Total wire length on LAYER METTP = 4906 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14509
#Total number of multi-cut vias = 9106 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
# MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 97808 um.
#Total half perimeter of net bounding box = 76135 um.
#Total wire length on LAYER MET1 = 4222 um.
#Total wire length on LAYER MET2 = 34117 um.
#Total wire length on LAYER MET3 = 36165 um.
#Total wire length on LAYER MET4 = 18278 um.
#Total wire length on LAYER METTP = 4906 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14509
#Total number of multi-cut vias = 9106 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
# MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4018.22 (MB), peak = 4463.13 (MB)
#CELL_VIEW I2CAndMemory,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Nov 26 01:05:11 2025
#
#
#Start Post Route Wire Spread.
#Done with 412 horizontal wires in 3 hboxes and 408 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 98650 um.
#Total half perimeter of net bounding box = 76135 um.
#Total wire length on LAYER MET1 = 4249 um.
#Total wire length on LAYER MET2 = 34321 um.
#Total wire length on LAYER MET3 = 36527 um.
#Total wire length on LAYER MET4 = 18470 um.
#Total wire length on LAYER METTP = 4964 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14509
#Total number of multi-cut vias = 9106 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
# MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4018.23 (MB), peak = 4463.13 (MB)
#CELL_VIEW I2CAndMemory,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4017.46 (MB), peak = 4463.13 (MB)
#CELL_VIEW I2CAndMemory,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 98650 um.
#Total half perimeter of net bounding box = 76135 um.
#Total wire length on LAYER MET1 = 4249 um.
#Total wire length on LAYER MET2 = 34321 um.
#Total wire length on LAYER MET3 = 36527 um.
#Total wire length on LAYER MET4 = 18470 um.
#Total wire length on LAYER METTP = 4964 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14509
#Total number of multi-cut vias = 9106 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
# MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
#
#detailRoute Statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:10
#Increased memory = 77.68 (MB)
#Total memory = 4017.37 (MB)
#Peak memory = 4463.13 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:01:06
#Elapsed time = 00:00:46
#Increased memory = 60.26 (MB)
#Total memory = 3947.04 (MB)
#Peak memory = 4463.13 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Nov 26 01:05:12 2025
#
% End globalDetailRoute (date=11/26 01:05:12, total cpu=0:01:06, real=0:00:46.0, peak res=4463.1M, current mem=3925.4M)
#***Restoring views
#Default setup view is reset to PVT_1_80_V_WC_VIEW.
#Default setup view is reset to PVT_1_80_V_WC_VIEW.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:01:06, elapsed time = 00:00:46, memory = 3896.56 (MB), peak = 4463.13 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6140          9  The RC table is not interpolated for wir...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 12 warning(s), 0 error(s)

#% End routeDesign (date=11/26 01:05:12, total cpu=0:01:06, real=0:00:46.0, peak res=4463.1M, current mem=3896.6M)
<CMD> setDelayCalMode -engine aae -SIAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold -outDir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/NRoute_Opt_Design/
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3896.6M, totSessionCpu=0:04:38 **
*** optDesign #2 [begin] : totSession cpu/real = 0:04:38.3/0:03:58.5 (1.2), mem = 5400.4M
GigaOpt running with 12 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:04:38.3/0:03:58.5 (1.2), mem = 5400.4M
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           97.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          {ANTENNACELLN2HD ANTENNACELLNP2HD ANTENNACELLP2HD}
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithEco                                  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW }
setOptMode -autoSetupViews                                      { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW}
setOptMode -autoTDGRSetupViews                                  { PVT_1_80_V_WC_VIEW}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -placementSetupViews                                 { PVT_1_80_V_WC_VIEW  }
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 4040.2M, totSessionCpu=0:04:39 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5514.9M, init mem=5522.9M)
*info: Placed = 1865           (Fixed = 7)
*info: Unplaced = 0           
Placement Density:75.55%(57166/75665)
Placement Density (including fixed std cells):75.55%(57166/75665)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=5522.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.7 (1.3), totSession cpu/real = 0:04:39.2/0:03:59.2 (1.2), mem = 5522.9M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'I2CAndMemory' of instances=1865 and nets=1925 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
Process corner(s) are loaded.
 Corner: MAX_RC
 Corner: TYP_RC
 Corner: MIN_RC
extractDetailRC Option : -outfile /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 5514.9M)
Extracted 10.0066% (CPU Time= 0:00:00.2  MEM= 5566.9M)
Extracted 20.0088% (CPU Time= 0:00:00.2  MEM= 5566.9M)
Extracted 30.0066% (CPU Time= 0:00:00.2  MEM= 5566.9M)
Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 5566.9M)
Extracted 50.0066% (CPU Time= 0:00:00.2  MEM= 5566.9M)
Extracted 60.0088% (CPU Time= 0:00:00.2  MEM= 5566.9M)
Extracted 70.0066% (CPU Time= 0:00:00.3  MEM= 5566.9M)
Extracted 80.0088% (CPU Time= 0:00:00.3  MEM= 5566.9M)
Extracted 90.0066% (CPU Time= 0:00:00.3  MEM= 5566.9M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 5566.9M)
Number of Extracted Resistors     : 37937
Number of Extracted Ground Cap.   : 39127
Number of Extracted Coupling Cap. : 78300
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: MAX_RC
 Corner: TYP_RC
 Corner: MIN_RC
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 5534.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 5542.898M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=5581.05 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:04:40.3/0:04:00.5 (1.2), mem = 5581.1M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=5581.05 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (12 T). (MEM=5581.05)
*** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1924
Total number of fetched objects 1924
End delay calculation. (MEM=6310.72 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6310.72 CPU=0:00:01.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:04:43 mem=6438.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=0:04:43 mem=6438.7M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (12 T). (MEM=6225.23)
*** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1924
AAE_INFO-618: Total number of nets in the design is 1925,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 1924
AAE_INFO-618: Total number of nets in the design is 1925,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6340.61 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6340.61 CPU=0:00:01.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6516.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6516.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (12 T). (MEM=6121.41)
Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 1924
AAE_INFO-618: Total number of nets in the design is 1925,  0.4 percent of the nets selected for SI analysis
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 118. 
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 1924. 
Total number of fetched objects 1924
AAE_INFO-618: Total number of nets in the design is 1925,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=6634.62 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6634.62 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:01.0 totSessionCpu=0:04:47 mem=6800.6M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.550%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:07.0/0:00:03.5 (2.0), totSession cpu/real = 0:04:47.2/0:04:04.0 (1.2), mem = 6830.6M
**optDesign ... cpu = 0:00:09, real = 0:00:06, mem = 4476.6M, totSessionCpu=0:04:47 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:04:47.8/0:04:04.2 (1.2), mem = 6314.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1917 (unrouted=1, trialRouted=0, noStatus=0, routed=1916, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 7 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: PVT_1_80_V_WC_DELAY (default: )
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Library trimming inverters in power domain auto-default and half-corner PVT_1_80_V_WC_DELAY:setup.late removed 0 of 6 cells
    Original list had 6 cells:
    INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
    Library trimming was not able to trim any cells:
    INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): l_route (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): t_route (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     BUHDX12 BUHDX6 BUHDX4 BUHDX3 BUHDX1 
      Inverters:   INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 75665.408um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: t_route; Top/bottom preferred layer name: MET4/MET3; 
      Non-default rule name: NDR_1; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: l_route; Top/bottom preferred layer name: MET4/MET3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner PVT_1_80_V_WC_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.600ns
      Slew time target (trunk):   0.600ns
      Slew time target (top):     0.600ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.340ns
      Buffer max distance: 2242.644um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUHDX12, fastest_considered_half_corner=PVT_1_80_V_WC_DELAY:setup.late, optimalDrivingDistance=2242.644um, saturatedSlew=0.512ns, speed=3347.230um per ns, cellArea=22.374um^2 per 1000um}
      Inverter  : {lib_cell:INHDX12, fastest_considered_half_corner=PVT_1_80_V_WC_DELAY:setup.late, optimalDrivingDistance=1910.400um, saturatedSlew=0.513ns, speed=3443.093um per ns, cellArea=18.385um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
    Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/bc_mode:
      Sources:                     pin clk
      Total number of sinks:       659
      Delay constrained sinks:     659
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner PVT_1_80_V_WC_DELAY:setup.late:
      Skew target:                 0.400ns
    Clock tree balancer configuration for skew_group clk/typ_mode:
      Sources:                     pin clk
      Total number of sinks:       659
      Delay constrained sinks:     659
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner PVT_1_80_V_WC_DELAY:setup.late:
      Skew target:                 0.400ns
    Clock tree balancer configuration for skew_group clk/wc_mode:
      Sources:                     pin clk
      Total number of sinks:       659
      Delay constrained sinks:     659
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner PVT_1_80_V_WC_DELAY:setup.late:
      Skew target:                 0.400ns
      Insertion delay target:      0.500ns
    Primary reporting skew groups are:
    skew_group clk/bc_mode with 659 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUHDX12: 7 
    Have 12 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
    misc counts      : r=1, pp=0
    cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
    cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
    sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.061pF, leaf=1.210pF, total=1.271pF
    wire lengths     : top=0.000um, trunk=390.235um, leaf=7473.760um, total=7863.995um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.600ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.600ns count=7 avg=0.505ns sd=0.013ns min=0.483ns max=0.522ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUHDX12: 7 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/bc_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/bc_mode: insertion delay [min=0.441, max=0.485, avg=0.466, sd=0.011], skew [0.044 vs 0.400], 100% {0.441, 0.485} (wid=0.074 ws=0.058) (gid=0.438 gs=0.030)
    skew_group clk/wc_mode: insertion delay [min=0.441, max=0.485, avg=0.466, sd=0.011], skew [0.044 vs 0.400], 100% {0.441, 0.485} (wid=0.074 ws=0.058) (gid=0.438 gs=0.030)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
      sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
      misc counts      : r=1, pp=0
      cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
      cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
      sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=1.210pF, total=1.271pF
      wire lengths     : top=0.000um, trunk=390.235um, leaf=7473.760um, total=7863.995um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.600ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.600ns count=7 avg=0.505ns sd=0.013ns min=0.483ns max=0.522ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUHDX12: 7 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/bc_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/bc_mode: insertion delay [min=0.441, max=0.485], skew [0.044 vs 0.400]
      skew_group clk/wc_mode: insertion delay [min=0.441, max=0.485], skew [0.044 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
  Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
    sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
    misc counts      : r=1, pp=0
    cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
    cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
    sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.061pF, leaf=1.210pF, total=1.271pF
    wire lengths     : top=0.000um, trunk=390.235um, leaf=7473.760um, total=7863.995um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.600ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.600ns count=7 avg=0.505ns sd=0.013ns min=0.483ns max=0.522ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUHDX12: 7 
  Primary reporting skew groups PRO final:
    skew_group default.clk/bc_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/bc_mode: insertion delay [min=0.441, max=0.485, avg=0.466, sd=0.011], skew [0.044 vs 0.400], 100% {0.441, 0.485} (wid=0.074 ws=0.058) (gid=0.438 gs=0.030)
    skew_group clk/wc_mode: insertion delay [min=0.441, max=0.485, avg=0.466, sd=0.011], skew [0.044 vs 0.400], 100% {0.441, 0.485} (wid=0.074 ws=0.058) (gid=0.438 gs=0.030)
PRO done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1917 (unrouted=1, trialRouted=0, noStatus=0, routed=1916, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.0 real=0:00:01.8)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:02.1/0:00:01.8 (1.1), totSession cpu/real = 0:04:49.8/0:04:06.0 (1.2), mem = 7410.3M
**INFO: Start fixing DRV (Mem = 6537.26M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:04:50.0/0:04:06.1 (1.2), mem = 6537.3M
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    45.07|     0.00|       0|       0|       0| 75.55%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    45.07|     0.00|       0|       0|       0| 75.55%| 0:00:00.0|  7011.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET3 (z=3)  |          7 | default  |
+-------------+------------+----------+
| MET3 (z=3)  |          1 | NDR_1    |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=7011.2M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.9/0:00:03.8 (1.0), totSession cpu/real = 0:04:53.9/0:04:09.9 (1.2), mem = 6463.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 4580.7M, totSessionCpu=0:04:54 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 6463.58M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=6463.6M)
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.550%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 4579.4M, totSessionCpu=0:04:54 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:58 mem=6713.9M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:04:57.8/0:04:13.6 (1.2), mem = 6713.9M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
AAE_INFO: resetNetProps viewIdx 2 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (12 T). (MEM=6726.09)
*** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1924
AAE_INFO-618: Total number of nets in the design is 1925,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 1924
AAE_INFO-618: Total number of nets in the design is 1925,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6701.88 CPU=0:00:01.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6701.88 CPU=0:00:01.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6899.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6899.9M)

Executing IPO callback for view pruning ..

Active hold views:
 PVT_1_80_V_BC_VIEW
  Dominating endpoints: 1510
  Dominating TNS: -0.000

 PVT_1_80_V_TYP_VIEW
  Dominating endpoints: 39
  Dominating TNS: -0.056

Starting SI iteration 2
Start delay calculation (fullDC) (12 T). (MEM=6382.69)
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 1924
AAE_INFO-618: Total number of nets in the design is 1925,  0.1 percent of the nets selected for SI analysis
Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Skipped = 144. 
Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Analyzed = 1924. 
Total number of fetched objects 1924
AAE_INFO-618: Total number of nets in the design is 1925,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6848.74 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6848.74 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:02.0 totSessionCpu=0:05:03 mem=7030.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:04.8 real=0:00:03.0 totSessionCpu=0:05:03 mem=7030.7M ***
Done building hold timer [1407 node(s), 1421 edge(s), 2 view(s)] (fixHold) cpu=0:00:05.1 real=0:00:03.0 totSessionCpu=0:05:03 mem=7059.3M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:06.1 real=0:00:04.0 totSessionCpu=0:05:04 mem=7128.0M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 214.2 ps, libStdDelay = 97.6 ps, minBufSize = 10035200 (4.0)
*Info: worst delay setup view: PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW
Hold views included:
 PVT_1_80_V_BC_VIEW PVT_1_80_V_TYP_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.056  |  0.350  | -0.056  |
|           TNS (ns):| -0.056  |  0.000  | -0.056  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.550%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:23, mem = 4618.6M, totSessionCpu=0:05:08 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:09.8/0:00:07.2 (1.4), totSession cpu/real = 0:05:07.6/0:04:20.9 (1.2), mem = 6339.5M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:07.6/0:04:20.9 (1.2), mem = 6339.5M
*info: Run optDesign holdfix with 12 threads.
Info: 1 top-level, potential tri-state net  excluded from IPO operation.
Info: 8 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:09.9 real=0:00:08.0 totSessionCpu=0:05:08 mem=6896.1M density=75.550% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.056|    -0.06|       1|          0|       0(     0)|   75.55%|   0:00:00.0|  6981.5M|
|   1|  -0.056|    -0.06|       1|          0|       0(     0)|   75.55%|   0:00:00.0|  6981.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.056|    -0.06|       1|          0|       0(     0)|   75.55%|   0:00:00.0|  6981.5M|
|   1|   0.036|     0.00|       0|          1|       0(     0)|   75.56%|   0:00:00.0|  7062.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:10.3 real=0:00:08.0 totSessionCpu=0:05:08 mem=7069.3M density=75.564% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUHDX1' used

*** Finish Post Route Hold Fixing (cpu=0:00:10.3 real=0:00:08.0 totSessionCpu=0:05:08 mem=7069.3M density=75.564%) ***
**INFO: total 1 insts, 0 nets marked don't touch
**INFO: total 1 insts, 0 nets marked don't touch DB property
**INFO: total 1 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.5/0:00:00.4 (1.2), totSession cpu/real = 0:05:08.0/0:04:21.3 (1.2), mem = 6311.2M
**INFO: Skipping refine place as no non-legal commits were detected
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:30, real = 0:00:23, mem = 4584.0M, totSessionCpu=0:05:08 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:04, mem=6305.68M, totSessionCpu=0:05:12).
**optDesign ... cpu = 0:00:33, real = 0:00:27, mem = 4593.4M, totSessionCpu=0:05:12 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:05:12 mem=6553.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 6553.7MB
Summary Report:
Instances move: 0 (out of 1859 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 6553.7MB
*** Finished refinePlace (0:05:12 mem=6553.7M) ***
Default Rule : ""
Non Default Rules : "NDR_1"
Worst Slack : 45.073 ns

Start Layer Assignment ...
WNS(45.073ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 1926.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(1924) IPOed(2) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "NDR_1"
Worst Slack : 45.073 ns

Start Layer Assignment ...
WNS(45.073ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 1926.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.564%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:27, mem = 4537.5M, totSessionCpu=0:05:12 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:12.4/0:04:25.4 (1.2), mem = 6252.2M

globalDetailRoute

#Start globalDetailRoute on Wed Nov 26 01:05:39 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=1926)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
#Total number of routable nets = 1925.
#Total number of nets in the design = 1926.
#2 routable nets do not have any wires.
#1923 routable nets have routed wires.
#2 nets will be global routed.
#8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 12 threads.
#Start routing data preparation on Wed Nov 26 01:05:39 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 1924 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Processed 1/0 dirty instance, 1/0 dirty term, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4553.51 (MB), peak = 5230.01 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4597.82 (MB), peak = 5230.01 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Nov 26 01:05:45 2025
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 48.27 (MB)
#Total memory = 4597.82 (MB)
#Peak memory = 5230.01 (MB)
#
#
#Start global routing on Wed Nov 26 01:05:46 2025
#
#
#Start global routing initialization on Wed Nov 26 01:05:46 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Wed Nov 26 01:05:46 2025
#
#Start routing resource analysis on Wed Nov 26 01:05:46 2025
#
#Routing resource analysis is done on Wed Nov 26 01:05:46 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H          87         431        1330    65.11%
#  MET2           V         201         373        1330     0.00%
#  MET3           H         246         272        1330     0.00%
#  MET4           V         406         168        1330     0.00%
#  METTP          H         194          65        1330     0.00%
#  METTPL         V          41          16        1330    23.31%
#  --------------------------------------------------------------
#  Total                   1177      46.98%        7980    14.74%
#
#
#
#
#Global routing data preparation is done on Wed Nov 26 01:05:46 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4602.51 (MB), peak = 5230.01 (MB)
#
#
#Global routing initialization is done on Wed Nov 26 01:05:46 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4602.51 (MB), peak = 5230.01 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4603.00 (MB), peak = 5230.01 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4603.00 (MB), peak = 5230.01 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
#Total number of routable nets = 1925.
#Total number of nets in the design = 1926.
#
#1925 routable nets have routed wires.
#8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               2  
#        NDR_1               0  
#-----------------------------
#        Total               2  
#-----------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default            7              7            1917  
#        NDR_1            1              1               0  
#---------------------------------------------------------
#        Total            8              8            1917  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1          0(0.00%)   (0.00%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  METTP         0(0.00%)   (0.00%)
#  METTPL        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 98664 um.
#Total half perimeter of net bounding box = 76148 um.
#Total wire length on LAYER MET1 = 4234 um.
#Total wire length on LAYER MET2 = 34326 um.
#Total wire length on LAYER MET3 = 36552 um.
#Total wire length on LAYER MET4 = 18470 um.
#Total wire length on LAYER METTP = 4964 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14513
#Total number of multi-cut vias = 9104 ( 62.7%)
#Total number of single cut vias = 5409 ( 37.3%)
#Up-Via Summary (total 14513):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2596 ( 35.0%)      4830 ( 65.0%)       7426
# MET2            1994 ( 36.4%)      3486 ( 63.6%)       5480
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5409 ( 37.3%)      9104 ( 62.7%)      14513 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.41 (MB)
#Total memory = 4603.23 (MB)
#Peak memory = 5230.01 (MB)
#
#Finished global routing on Wed Nov 26 01:05:46 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4602.97 (MB), peak = 5230.01 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 98661 um.
#Total half perimeter of net bounding box = 76148 um.
#Total wire length on LAYER MET1 = 4234 um.
#Total wire length on LAYER MET2 = 34326 um.
#Total wire length on LAYER MET3 = 36549 um.
#Total wire length on LAYER MET4 = 18470 um.
#Total wire length on LAYER METTP = 4964 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14513
#Total number of multi-cut vias = 9104 ( 62.7%)
#Total number of single cut vias = 5409 ( 37.3%)
#Up-Via Summary (total 14513):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2596 ( 35.0%)      4830 ( 65.0%)       7426
# MET2            1994 ( 36.4%)      3486 ( 63.6%)       5480
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5409 ( 37.3%)      9104 ( 62.7%)      14513 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4601.79 (MB), peak = 5230.01 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 52.23 (MB)
#Total memory = 4601.79 (MB)
#Peak memory = 5230.01 (MB)
#Using multithreading with 12 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 2.8% required routing.
#   number of violations = 0
#1 out of 1866 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4606.27 (MB), peak = 5230.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 98661 um.
#Total half perimeter of net bounding box = 76148 um.
#Total wire length on LAYER MET1 = 4234 um.
#Total wire length on LAYER MET2 = 34330 um.
#Total wire length on LAYER MET3 = 36545 um.
#Total wire length on LAYER MET4 = 18470 um.
#Total wire length on LAYER METTP = 4964 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14515
#Total number of multi-cut vias = 9112 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
# MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.40 (MB)
#Total memory = 4606.19 (MB)
#Peak memory = 5230.01 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4636.72 (MB), peak = 5230.01 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 98661 um.
#Total half perimeter of net bounding box = 76148 um.
#Total wire length on LAYER MET1 = 4234 um.
#Total wire length on LAYER MET2 = 34330 um.
#Total wire length on LAYER MET3 = 36545 um.
#Total wire length on LAYER MET4 = 18470 um.
#Total wire length on LAYER METTP = 4964 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14515
#Total number of multi-cut vias = 9112 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
# MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 98661 um.
#Total half perimeter of net bounding box = 76148 um.
#Total wire length on LAYER MET1 = 4234 um.
#Total wire length on LAYER MET2 = 34330 um.
#Total wire length on LAYER MET3 = 36545 um.
#Total wire length on LAYER MET4 = 18470 um.
#Total wire length on LAYER METTP = 4964 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14515
#Total number of multi-cut vias = 9112 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
# MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Nov 26 01:05:46 2025
#
#
#Start Post Route Wire Spread.
#Done with 49 horizontal wires in 3 hboxes and 46 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 98704 um.
#Total half perimeter of net bounding box = 76148 um.
#Total wire length on LAYER MET1 = 4237 um.
#Total wire length on LAYER MET2 = 34345 um.
#Total wire length on LAYER MET3 = 36561 um.
#Total wire length on LAYER MET4 = 18479 um.
#Total wire length on LAYER METTP = 4964 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14515
#Total number of multi-cut vias = 9112 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
# MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4641.69 (MB), peak = 5230.01 (MB)
#CELL_VIEW I2CAndMemory,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 98704 um.
#Total half perimeter of net bounding box = 76148 um.
#Total wire length on LAYER MET1 = 4237 um.
#Total wire length on LAYER MET2 = 34345 um.
#Total wire length on LAYER MET3 = 36561 um.
#Total wire length on LAYER MET4 = 18479 um.
#Total wire length on LAYER METTP = 4964 um.
#Total wire length on LAYER METTPL = 119 um.
#Total number of vias = 14515
#Total number of multi-cut vias = 9112 ( 62.8%)
#Total number of single cut vias = 5403 ( 37.2%)
#Up-Via Summary (total 14515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
# MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
# MET3             748 ( 53.7%)       646 ( 46.3%)       1394
# MET4              67 ( 32.4%)       140 ( 67.6%)        207
# METTP              4 ( 66.7%)         2 ( 33.3%)          6
#-----------------------------------------------------------
#                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 39.91 (MB)
#Total memory = 4641.69 (MB)
#Peak memory = 5230.01 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:08
#Increased memory = -253.23 (MB)
#Total memory = 4284.26 (MB)
#Peak memory = 5230.01 (MB)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Nov 26 01:05:47 2025
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:08.9/0:00:07.7 (1.1), totSession cpu/real = 0:05:21.3/0:04:33.1 (1.2), mem = 5988.2M
**optDesign ... cpu = 0:00:43, real = 0:00:35, mem = 4265.4M, totSessionCpu=0:05:21 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Extraction called for design 'I2CAndMemory' of instances=1866 and nets=1926 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design I2CAndMemory.
RC Extraction called in multi-corner(3) mode.
Process corner(s) are loaded.
 Corner: MAX_RC
 Corner: TYP_RC
 Corner: MIN_RC
extractDetailRC Option : -outfile /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 5988.2M)
Extracted 10.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
Extracted 20.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
Extracted 30.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
Extracted 40.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
Extracted 50.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
Extracted 60.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
Extracted 70.0087% (CPU Time= 0:00:00.3  MEM= 6032.2M)
Extracted 80.0087% (CPU Time= 0:00:00.3  MEM= 6032.2M)
Extracted 90.0087% (CPU Time= 0:00:00.3  MEM= 6032.2M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 6032.2M)
Number of Extracted Resistors     : 38138
Number of Extracted Ground Cap.   : 39329
Number of Extracted Coupling Cap. : 78776
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: MAX_RC
 Corner: TYP_RC
 Corner: MIN_RC
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 6008.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 6016.203M)
**optDesign ... cpu = 0:00:44, real = 0:00:36, mem = 4266.1M, totSessionCpu=0:05:22 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (12 T). (MEM=6052.91)
*** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 12 threads acquired from CTE.
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6586.55 CPU=0:00:01.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6586.55 CPU=0:00:01.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6778.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6778.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (12 T). (MEM=6323.83)
Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  0.4 percent of the nets selected for SI analysis
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 118. 
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 1925. 
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=6853.03 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6853.03 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:02.0 totSessionCpu=0:05:26 mem=7035.0M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.094  | 45.094  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.564%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:38, mem = 4665.4M, totSessionCpu=0:05:27 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:48, real = 0:00:38, mem = 4665.4M, totSessionCpu=0:05:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=6580.65M, totSessionCpu=0:05:27).
**optDesign ... cpu = 0:00:48, real = 0:00:38, mem = 4665.9M, totSessionCpu=0:05:27 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
Reported timing to dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/NRoute_Opt_Design/
**optDesign ... cpu = 0:00:49, real = 0:00:39, mem = 4660.3M, totSessionCpu=0:05:27 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
AAE_INFO: resetNetProps viewIdx 2 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (12 T). (MEM=6590.86)
*** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6741.28 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6741.28 CPU=0:00:01.7 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6933.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6933.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (12 T). (MEM=6511.56)
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  0.1 percent of the nets selected for SI analysis
Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Skipped = 142. 
Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Analyzed = 1925. 
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=7007.14 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=7007.14 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:02.0 totSessionCpu=0:05:32 mem=7229.1M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 
Hold views included:
 PVT_1_80_V_BC_VIEW PVT_1_80_V_TYP_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.094  | 45.094  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.036  |  0.350  |  0.036  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.564%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:00:44, mem = 4808.9M, totSessionCpu=0:05:34 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:56.1/0:00:44.0 (1.3), totSession cpu/real = 0:05:34.4/0:04:42.6 (1.2), mem = 6525.1M
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_power_WC.txt -view PVT_1_80_V_WC_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
Using Power View: PVT_1_80_V_WC_VIEW.

Begin Power Analysis

             0V	    gnd
          1.62V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4823.91MB/7998.38MB/4823.91MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4823.91MB/7998.38MB/4823.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4823.91MB/7998.38MB/4823.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 10%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 20%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 30%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 40%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 50%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 60%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 70%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 80%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 90%

Finished Levelizing
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)

Starting Activity Propagation
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 10%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4823.91MB/7998.38MB/4823.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 10%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 20%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 30%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 40%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 50%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 60%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 70%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 80%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 90%

Finished Calculating power
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.46MB/8126.43MB/4842.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.46MB/8126.43MB/4842.46MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.46MB/8126.43MB/4842.46MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4842.46MB/8126.43MB/4842.46MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.44194420 	   49.4281%
Total Switching Power:       0.44777161 	   50.0798%
Total Leakage Power:         0.00440021 	    0.4921%
Total Power:                 0.89411602
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4842.71MB/8126.43MB/4842.71MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_power_WC.txt.
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_power_TYP.txt -view PVT_1_80_V_TYP_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
Using Power View: PVT_1_80_V_TYP_VIEW.

Begin Power Analysis

             0V	    gnd
           1.8V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.96MB/8126.43MB/4842.96MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.96MB/8126.43MB/4842.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.96MB/8126.43MB/4842.96MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 10%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.96MB/8126.43MB/4842.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 10%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 20%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 30%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 40%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 50%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 60%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 70%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 80%
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT): 90%

Finished Calculating power
2025-Nov-26 01:05:57 (2025-Nov-25 23:05:57 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4847.46MB/8126.43MB/4847.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4847.46MB/8126.43MB/4847.46MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4847.46MB/8126.43MB/4847.46MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4847.46MB/8126.43MB/4847.46MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.48988226 	   47.5600%
Total Switching Power:       0.54013568 	   52.4389%
Total Leakage Power:         0.00001121 	    0.0011%
Total Power:                 1.03002915
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4847.46MB/8126.43MB/4847.46MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_power_TYP.txt.
<CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_power_BC.txt -view PVT_1_80_V_BC_VIEW
env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
Using Power View: PVT_1_80_V_BC_VIEW.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
AAE_INFO: resetNetProps viewIdx 2 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (12 T). (MEM=6361.04)
*** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6823.33 CPU=0:00:01.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6823.33 CPU=0:00:01.6 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7007.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7007.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (12 T). (MEM=6575.61)
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  0.1 percent of the nets selected for SI analysis
Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Skipped = 142. 
Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Analyzed = 1925. 
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=7070.27 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=7070.27 CPU=0:00:00.1 REAL=0:00:00.0)

Begin Power Analysis

             0V	    gnd
          1.98V	    vdd

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4882.71MB/8565.53MB/4882.71MB)

Begin Processing Timing Window Data for Power Calculation

clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4882.71MB/8565.53MB/4882.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4882.71MB/8565.53MB/4882.71MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT)
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 10%
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 20%

Finished Activity Propagation
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4882.71MB/8565.53MB/4882.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT)
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 10%
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 20%
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 30%
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 40%
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 50%
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 60%
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 70%
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 80%
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT): 90%

Finished Calculating power
2025-Nov-26 01:05:59 (2025-Nov-25 23:05:59 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4894.71MB/8693.58MB/4894.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4894.71MB/8693.58MB/4894.71MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4894.71MB/8693.58MB/4894.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4894.71MB/8693.58MB/4894.71MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.56796720 	   73.8569%
Total Switching Power:       0.20104291 	   26.1431%
Total Leakage Power:         0.00000014 	    0.0000%
Total Power:                 0.76901025
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4895.08MB/8693.58MB/4895.08MB)


Output file is
/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_power_BC.txt.
<CMD> report_area > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_area.txt
<CMD> report_timing > ${REPORTS_DIR}/Post_NRoute/${MODE}_NRoute_timing.txt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: I2CAndMemory
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (12 T). (MEM=6914.19)
*** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6952.77 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6952.77 CPU=0:00:01.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7104.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7104.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (12 T). (MEM=6713.05)
Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  0.4 percent of the nets selected for SI analysis
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 118. 
Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 1925. 
Total number of fetched objects 1925
AAE_INFO-618: Total number of nets in the design is 1926,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=7256.78 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=7256.78 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> report_ccopt_clock_trees > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_clock_trees.txt
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

---------------------------------------------------------
Cell type                 Count    Area       Capacitance
---------------------------------------------------------
Buffers                     7      351.232       0.289
Inverters                   0        0.000       0.000
Integrated Clock Gates      0        0.000       0.000
Discrete Clock Gates        0        0.000       0.000
Clock Logic                 0        0.000       0.000
All                         7      351.232       0.289
---------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              659
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total                659
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      390.235
Leaf      7473.760
Total     7863.995
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk          0.000
Leaf        1514.800
Total       1514.800
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.289    0.061    0.350
Leaf     3.076    1.210    4.286
Total    3.365    1.271    4.637
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
3.077     0.005       0.000      0.004    0.005
-----------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.600       1       0.022       0.000      0.022    0.022    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
Leaf        0.600       7       0.505       0.013      0.483    0.522    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------
Name       Type      Inst     Inst Area 
                     Count    (um^2)
----------------------------------------
BUHDX12    buffer      7       351.232
----------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
clk           0     7     0      0       7        96    226.24    2621.31     351.232   1.271  3.365  clk
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0        621      38       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     7     0      0       7         7        96    94.1429  226.240    262.131     351.232   1.271  3.365
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        621      38       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   165.875  194.479  226.240  22.306
Source-sink manhattan distance (um)  155.790  185.844  225.010  24.441
Source-sink resistance (Ohm)         124.247  201.769  262.131  39.267
-----------------------------------------------------------------------

Transition distribution for half-corner PVT_1_80_V_WC_DELAY:setup.late:
=======================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.600       1       0.022       0.000      0.022    0.022    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
Leaf        0.600       7       0.505       0.013      0.483    0.522    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :   7
# Inverters           :   0
  Total               :   7
Minimum depth         :   1
Maximum depth         :   1
Buffering area (um^2) : 351.232

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      621      38       0       0         0         0
-----------------------------------------------------------------
Total    0      621      38       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                    Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                 Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------------------
PVT_1_80_V_BC_DELAY:hold.early      0.156          0.118         0.006          0.006      ignored          -      ignored          -
PVT_1_80_V_BC_DELAY:hold.late       0.209          0.157         0.008          0.008      ignored          -      ignored          -
PVT_1_80_V_TYP_DELAY:both.early     0.225          0.169         0.008          0.008      ignored          -      ignored          -
PVT_1_80_V_TYP_DELAY:both.late      0.304          0.225         0.012          0.012      ignored          -      ignored          -
PVT_1_80_V_WC_DELAY:setup.early     0.387          0.324         0.015          0.015      ignored          -      ignored          -
PVT_1_80_V_WC_DELAY:setup.late      0.522          0.433         0.022          0.022      explicit      0.600     explicit      0.600
------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_skew_groups.txt
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early...
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late...
Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

-------------------------------------------------------------------
Skew Group      Sources    Constrained Sinks    Unconstrained Sinks
-------------------------------------------------------------------
clk/bc_mode        1              659                    0
clk/typ_mode       1              659                    0
clk/wc_mode        1              659                    0
-------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                      Skew Group      ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PVT_1_80_V_WC_DELAY:setup.early    clk/bc_mode         -        0.350     0.386     0.369        0.008       ignored                  -         0.036              -
                                   clk/typ_mode        -        0.350     0.386     0.369        0.008       ignored                  -         0.036              -
                                   clk/wc_mode         -        0.350     0.386     0.369        0.008       ignored                  -         0.036              -
PVT_1_80_V_WC_DELAY:setup.late     clk/bc_mode     none         0.441     0.485     0.466        0.011       explicit             0.400         0.044    100% {0.441, 0.485}
                                   clk/typ_mode    none         0.441     0.485     0.466        0.011       explicit             0.400         0.044    100% {0.441, 0.485}
                                   clk/wc_mode      0.500       0.441     0.485     0.466        0.011       explicit             0.400         0.044    100% {0.441, 0.485}
PVT_1_80_V_TYP_DELAY:both.early    clk/bc_mode         -        0.203     0.221     0.213        0.004       ignored                  -         0.017              -
                                   clk/typ_mode        -        0.203     0.221     0.213        0.004       ignored                  -         0.017              -
                                   clk/wc_mode         -        0.203     0.221     0.213        0.004       ignored                  -         0.017              -
PVT_1_80_V_TYP_DELAY:both.late     clk/bc_mode         -        0.257     0.279     0.270        0.005       ignored                  -         0.021              -
                                   clk/typ_mode        -        0.257     0.279     0.270        0.005       ignored                  -         0.021              -
                                   clk/wc_mode         -        0.257     0.279     0.270        0.005       ignored                  -         0.021              -
PVT_1_80_V_BC_DELAY:hold.early     clk/bc_mode         -        0.141     0.152     0.147        0.003       ignored                  -         0.010              -
                                   clk/typ_mode        -        0.141     0.152     0.147        0.003       ignored                  -         0.010              -
                                   clk/wc_mode         -        0.141     0.152     0.147        0.003       ignored                  -         0.010              -
PVT_1_80_V_BC_DELAY:hold.late      clk/bc_mode         -        0.178     0.191     0.186        0.003       ignored                  -         0.013              -
                                   clk/typ_mode        -        0.178     0.191     0.186        0.003       ignored                  -         0.013              -
                                   clk/wc_mode         -        0.178     0.191     0.186        0.003       ignored                  -         0.013              -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------
Timing Corner                      Skew Group      Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------
PVT_1_80_V_WC_DELAY:setup.early    clk/bc_mode     0.350        1      0.386        2
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
                                   clk/typ_mode    0.350       13      0.386       14
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
                                   clk/wc_mode     0.350       25      0.386       26
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
PVT_1_80_V_WC_DELAY:setup.late     clk/bc_mode     0.441        3      0.485        4
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[32][6]/C
                                   clk/typ_mode    0.441       15      0.485       16
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[32][6]/C
                                   clk/wc_mode     0.441       27      0.485       28
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[32][6]/C
PVT_1_80_V_TYP_DELAY:both.early    clk/bc_mode     0.203        5      0.221        6
-    min mem_inst/registers_en_reg[27]/CN
-    max mem_inst/registers_reg[35][6]/C
                                   clk/typ_mode    0.203       17      0.221       18
-    min mem_inst/registers_en_reg[27]/CN
-    max mem_inst/registers_reg[35][6]/C
                                   clk/wc_mode     0.203       29      0.221       30
-    min mem_inst/registers_en_reg[27]/CN
-    max mem_inst/registers_reg[35][6]/C
PVT_1_80_V_TYP_DELAY:both.late     clk/bc_mode     0.257        7      0.279        8
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
                                   clk/typ_mode    0.257       19      0.279       20
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
                                   clk/wc_mode     0.257       31      0.279       32
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
PVT_1_80_V_BC_DELAY:hold.early     clk/bc_mode     0.141        9      0.152       10
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
                                   clk/typ_mode    0.141       21      0.152       22
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
                                   clk/wc_mode     0.141       33      0.152       34
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
PVT_1_80_V_BC_DELAY:hold.late      clk/bc_mode     0.178       11      0.191       12
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
                                   clk/typ_mode    0.178       23      0.191       24
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
                                   clk/wc_mode     0.178       35      0.191       36
-    min mem_inst/DAC_out_reg[19][5]/C
-    max mem_inst/registers_reg[35][6]/C
---------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
=========================================================================

PathID    : 1
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     : 0.350

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.005   0.005   0.013  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.338   0.343   0.352  0.576  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.007   0.350   0.352  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
=========================================================================

PathID    : 2
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     : 0.386

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.009   0.009   0.015  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.334   0.343   0.383  0.600  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.043   0.386   0.387  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
========================================================================

PathID    : 3
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     : 0.441

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.424   0.431   0.482  0.576  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.010   0.441   0.483  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
========================================================================

PathID    : 4
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     : 0.485

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.013   0.013   0.022  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.412   0.425   0.517  0.600  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.060   0.485   0.522  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
=========================================================================

PathID    : 5
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[27]/CN
Delay     : 0.203

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00001/A
-     BUHDX12    rise   0.005   0.005   0.008  -      (196.280,164.920)  154.840   -       
mem_inst/CTS_ccl_a_buf_00001/Q
-     BUHDX12    rise   0.194   0.199   0.211  0.543  (205.910,165.700)   10.410     94    
mem_inst/registers_en_reg[27]/CN
-     DFFSQHDX1  rise   0.004   0.203   0.211  -      (201.320,173.880)   12.770   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
=========================================================================

PathID    : 6
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     : 0.221

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.194   0.199   0.224  0.557  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.022   0.221   0.225  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
========================================================================

PathID    : 7
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     : 0.257

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.004   0.004   0.011  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.248   0.252   0.283  0.536  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.005   0.257   0.284  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
========================================================================

PathID    : 8
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     : 0.279

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.007   0.007   0.012  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.241   0.249   0.301  0.557  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.030   0.279   0.304  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
========================================================================

PathID    : 9
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     : 0.141

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.137   0.139   0.145  0.511  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.002   0.141   0.146  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
========================================================================

PathID    : 10
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[26][6]/C
Delay     :  0.152

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.003   0.003   0.006  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.136   0.139   0.155  0.530  (185.530,142.300)   10.410     92    
mem_inst/DAC_out_reg[26][6]/C
-     DFRRQHDX1  rise   0.013   0.152   0.156  -      (99.400,22.120)    206.310   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
=======================================================================

PathID    : 11
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.178

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.172   0.175   0.197  0.511  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
=======================================================================

PathID    : 12
Path type : skew group clk/bc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.191

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.169   0.173   0.208  0.530  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.017   0.191   0.209  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
=========================================================================

PathID    : 13
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.350

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.005   0.005   0.013  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.338   0.343   0.352  0.576  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.007   0.350   0.352  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
=========================================================================

PathID    : 14
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.386

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.009   0.009   0.015  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.334   0.343   0.383  0.600  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.043   0.386   0.387  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
========================================================================

PathID    : 15
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.441

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.424   0.431   0.482  0.576  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.010   0.441   0.483  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
========================================================================

PathID    : 16
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.485

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.013   0.013   0.022  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.412   0.425   0.517  0.600  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.060   0.485   0.522  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
=========================================================================

PathID    : 17
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[27]/CN
Delay     :  0.203

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00001/A
-     BUHDX12    rise   0.005   0.005   0.008  -      (196.280,164.920)  154.840   -       
mem_inst/CTS_ccl_a_buf_00001/Q
-     BUHDX12    rise   0.194   0.199   0.211  0.543  (205.910,165.700)   10.410     94    
mem_inst/registers_en_reg[27]/CN
-     DFFSQHDX1  rise   0.004   0.203   0.211  -      (201.320,173.880)   12.770   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
=========================================================================

PathID    : 18
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.221

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.194   0.199   0.224  0.557  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.022   0.221   0.225  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
========================================================================

PathID    : 19
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.257

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.004   0.004   0.011  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.248   0.252   0.283  0.536  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.005   0.257   0.284  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
========================================================================

PathID    : 20
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.279

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.007   0.007   0.012  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.241   0.249   0.301  0.557  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.030   0.279   0.304  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
========================================================================

PathID    : 21
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.141

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.137   0.139   0.145  0.511  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.002   0.141   0.146  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
========================================================================

PathID    : 22
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[26][6]/C
Delay     :  0.152

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.003   0.003   0.006  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.136   0.139   0.155  0.530  (185.530,142.300)   10.410     92    
mem_inst/DAC_out_reg[26][6]/C
-     DFRRQHDX1  rise   0.013   0.152   0.156  -      (99.400,22.120)    206.310   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
=======================================================================

PathID    : 23
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.178

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.172   0.175   0.197  0.511  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
=======================================================================

PathID    : 24
Path type : skew group clk/typ_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.191

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.169   0.173   0.208  0.530  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.017   0.191   0.209  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
=========================================================================

PathID    : 25
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.350

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.005   0.005   0.013  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.338   0.343   0.352  0.576  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.007   0.350   0.352  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
=========================================================================

PathID    : 26
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.386

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.009   0.009   0.015  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.334   0.343   0.383  0.600  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.043   0.386   0.387  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
========================================================================

PathID    : 27
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.441

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.424   0.431   0.482  0.576  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.010   0.441   0.483  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
========================================================================

PathID    : 28
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.485

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.013   0.013   0.022  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.412   0.425   0.517  0.600  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.060   0.485   0.522  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
=========================================================================

PathID    : 29
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_en_reg[27]/CN
Delay     :  0.203

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00001/A
-     BUHDX12    rise   0.005   0.005   0.008  -      (196.280,164.920)  154.840   -       
mem_inst/CTS_ccl_a_buf_00001/Q
-     BUHDX12    rise   0.194   0.199   0.211  0.543  (205.910,165.700)   10.410     94    
mem_inst/registers_en_reg[27]/CN
-     DFFSQHDX1  rise   0.004   0.203   0.211  -      (201.320,173.880)   12.770   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
=========================================================================

PathID    : 30
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.221

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.194   0.199   0.224  0.557  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.022   0.221   0.225  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
========================================================================

PathID    : 31
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.257

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.004   0.004   0.011  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.248   0.252   0.283  0.536  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.005   0.257   0.284  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
========================================================================

PathID    : 32
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.279

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.007   0.007   0.012  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.241   0.249   0.301  0.557  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.030   0.279   0.304  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
========================================================================

PathID    : 33
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.141

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.137   0.139   0.145  0.511  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.002   0.141   0.146  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
========================================================================

PathID    : 34
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[26][6]/C
Delay     :  0.152

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.003   0.003   0.006  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.136   0.139   0.155  0.530  (185.530,142.300)   10.410     92    
mem_inst/DAC_out_reg[26][6]/C
-     DFRRQHDX1  rise   0.013   0.152   0.156  -      (99.400,22.120)    206.310   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
=======================================================================

PathID    : 35
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/DAC_out_reg[19][5]/C
Delay     :  0.178

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00006/A
-     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
mem_inst/CTS_ccl_a_buf_00006/Q
-     BUHDX12    rise   0.172   0.175   0.197  0.511  (212.630,273.220)   10.410     93    
mem_inst/DAC_out_reg[19][5]/C
-     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
=======================================================================

PathID    : 36
Path type : skew group clk/wc_mode (path 1 of 1)
Start     : clk
End       : mem_inst/registers_reg[32][6]/C
Delay     :  0.191

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
mem_inst/CTS_ccl_a_buf_00003/A
-     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
mem_inst/CTS_ccl_a_buf_00003/Q
-     BUHDX12    rise   0.169   0.173   0.208  0.530  (185.530,142.300)   10.410     92    
mem_inst/registers_reg[32][6]/C
-     DFRRQHDX1  rise   0.017   0.191   0.209  -      (93.800,31.080)    202.950   -       
-------------------------------------------------------------------------------------------------


<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.drc.rpt -limit 1000
<CMD> verify_drc -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.drc.rpt
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.drc.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 8412.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 12 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 1 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.8  ELAPSED TIME: 0.00  MEM: 193.1M) ***

<CMD> verifyConnectivity -type all -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.conn.rpt -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Nov 26 01:06:02 2025

Design Name: I2CAndMemory
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (321.4400, 290.0800)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 12 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Nov 26 01:06:03 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyProcessAntenna -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.antenna.rpt -detailed -error 1000

******* START VERIFY ANTENNA ********
Report File: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.antenna.rpt
LEF Macro File: I2CAndMemory.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.4  MEM: 0.000M)

<CMD> setMetalFill -layer MET1 -opcActiveSpacing 0.230 -minDensity 10.00
<CMD> setMetalFill -layer MET2 -opcActiveSpacing 0.280 -minDensity 10.00
<CMD> setMetalFill -layer MET3 -opcActiveSpacing 0.280 -minDensity 10.00
<CMD> setMetalFill -layer MET4 -opcActiveSpacing 0.280 -minDensity 10.00
<CMD> setMetalFill -layer METTP -opcActiveSpacing 0.460 -minDensity 10.00
<CMD> setMetalFill -layer METTPL -opcActiveSpacing 2.500 -minDensity 10.00
<CMD> addMetalFill -layer { MET1 MET2 MET3 MET4 METTP METTPL } -net { gnd vdd } > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.Metal_Fill.rpt
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_527567.conf) Unknown option '0'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_527567.conf) Unknown option '2'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_527567.conf) Unknown option '0'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_527567.conf) Unknown option '2'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_527567.conf) Unknown option '0'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_527567.conf) Unknown option '2'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_527567.conf) Unknown option '0'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_527567.conf) Unknown option '2'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_527567.conf) Unknown option '0'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_527567.conf) Unknown option '2'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_527567.conf) Unknown option '0'!
**WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_527567.conf) Unknown option '2'!
**WARN: (IMPMF-126):	Layer [6] has smaller min_width(800) than the value in LEF file. Program default change to (3000)
**WARN: (IMPMF-129):	Layer [6] has smaller max_width(2000) than min_width(3000). Program default change to (3000)
**WARN: (IMPMF-5043):	Layer [6] has smaller min_length(1000) than the value in LEF file. Program default change to (3000)
**WARN: (IMPMF-139):	Layer [6] Active spacing(800) should be greater than min_space in LEF File. Program default change to (2500).
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 1916
Clock Nets: 8
************************
Multi-CPU acceleration using 12 CPU(s).
Density calculation ...... Slot :   0 of   1 Thread : 0

Multi-CPU acceleration using 12 CPU(s).
Density calculation ...... Slot :   0 of   1 Thread : 0

End of Density Calculation : cpu time : 0:00:01.5, real time : 0:00:02.0, peak mem : 7845.53 megs
Multi-CPU acceleration using 12 CPU(s).
Thread/Slave: 0  process data during iteration  1  in region 0 of 1

Multi-CPU acceleration using 12 CPU(s).
Multi-CPU acceleration using 12 CPU(s).
Multi-CPU acceleration using 12 CPU(s).
End metal filling: cpu:  0:00:04.1,  real:  0:00:04.0,  peak mem:  7845.53  megs.
<CMD> setMetalFill -layer MET1 -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
<CMD> setMetalFill -layer MET2 -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
<CMD> setMetalFill -layer MET3 -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
<CMD> setMetalFill -layer MET4 -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
<CMD> setMetalFill -layer METTP -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
<CMD> setMetalFill -layer METTPL -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
<CMD> verifyMetalDensity -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.density.rpt

******** Start: VERIFY DENSITY ********
Multi-CPU acceleration using 12 CPU(s).
Density calculation ...... Slot :   0 of   1 Thread : 0


Densities of non-overlapping windows have been saved in FE DB.

No density violations were found.

******** End: VERIFY DENSITY ********
VMD: elapsed time: 1.00
     (CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/26 01:06:08, mem=5052.2M)
% Begin Save ccopt configuration ... (date=11/26 01:06:08, mem=5052.2M)
% End Save ccopt configuration ... (date=11/26 01:06:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=5052.6M, current mem=5052.6M)
% Begin Save netlist data ... (date=11/26 01:06:08, mem=5052.6M)
Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/26 01:06:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=5052.6M, current mem=5052.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 01:06:09, mem=5052.9M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 01:06:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=5052.9M, current mem=5052.9M)
Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:06:09 2025)
Save Adaptive View Pruning View Names to Binary file
PVT_1_80_V_WC_VIEW
Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/I2CAndMemory.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=7188.1M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=7172.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=7156.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/I2CAndMemory.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=11/26 01:06:10, mem=5054.0M)
% End Save power constraints data ... (date=11/26 01:06:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=5054.0M, current mem=5054.0M)
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
MIN_RC MAX_RC TYP_RC
Generated self-contained design Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp
#% End save design ... (date=11/26 01:06:11, total cpu=0:00:01.2, real=0:00:03.0, peak res=5054.0M, current mem=5053.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -remoteHost 4
<CMD> setExtractRCMode -engine postRoute -effortLevel high -localCpu 4
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'I2CAndMemory' of instances=1866 and nets=1927 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'I2CAndMemory'. Number of corners is 3.
No IQuantus parasitic data in Innovus. Going for full-chip extraction.
 Min pitch recieved = 2240 
IQuantus Extraction invoked in multi (4) processes mode on local host.

IQuantus Extraction engine initialization using 3 tech files:
	/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Max/qrcTechFile at temperature 175C , 
	/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Typ/qrcTechFile at temperature 25C & 
	/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Min/qrcTechFile at temperature -40C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQUANTUS-101) : 
  Integrated Quantus - 64-bit Parasitic Extractor - Version 21.1.1-s867
-------------------------------------------------------------------------
               Copyright 2022 Cadence Design Systems, Inc.


INFO (EXTIQUANTUS-103) : Starting at 2025-Nov-26 01:06:12 (2025-Nov-25 23:06:12 GMT).

INFO (EXTIQUANTUS-104) : Starting extraction session...

INFO (EXTIQUANTUS-159) : Loading technology data from file:
 
/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/.qrctemp/CceRCGEN0tch527567

INFO (EXTIQUANTUS-289) : Loading RCgen extraction models from file:
 
/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/.qrctemp/CceRCGEN0tch527567

INFO (EXTIQUANTUS-345) : Checking Command/Tech/License Files. 

INFO (EXTIQUANTUS-383) : Summary of license(s) checkout :
	2 count of QTS300
	1 count of QTS310

INFO (EXTIQUANTUS-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_26-Nov-2025_01:06:11_527567_ZIWQUb/extr.I2CAndMemory.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQuantus Extraction engine initialized successfully.

Dumping IQuantus extraction options in file 'extLogDir/IQuantus_26-Nov-2025_01:06:11_527567_ZIWQUb/extr.I2CAndMemory.extraction_options.log'.
Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 7139.031M)

Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 7139.031M)
Geometry processing of nets STARTED.................... DONE (NETS: 1924  Geometries: 49210  CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 7143.031M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQUANTUS-282) : Checking Command/Tech Files. 

INFO (EXTIQUANTUS-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does     contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQUANTUS-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQuantus session uses RCgen models.

INFO (EXTIQUANTUS-286) : RCs effects computed for this session include :- 
 MetalFill        : floating 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : ON 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.
Creating 4 parallel subjobs for IQuantus extraction...
EDP: start server on cn88.it.auth.gr:43711
EDP: start server on cn88.it.auth.gr:41169
Connected to cn88.it.auth.gr 58931 2 ( PID=553131 ). Wait time was 27 seconds
Connected to cn88.it.auth.gr 33791 1 ( PID=553114 ). Wait time was 27 seconds
Connected to cn88.it.auth.gr 35967 0 ( PID=553105 ). Wait time was 27 seconds
Connected to cn88.it.auth.gr 39045 3 ( PID=553143 ). Wait time was 27 seconds
EDP: Task 1 finished (source /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/multi_cpu_job_527567_1.tcl)
EDP: Task 0 finished (source /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/multi_cpu_job_527567_0.tcl)
EDP: Task 2 finished (source /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/multi_cpu_job_527567_2.tcl)
EDP: Task 3 finished (source /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/multi_cpu_job_527567_3.tcl)
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 1924  Total CPU Time: 0:01:58  Real Time: 0:00:50.0  MEM: 7167.031M)

Parasitic Network Creation STARTED
....................
Number of Extracted Resistors     : 33825
Number of Extracted Ground Caps   : 35858
Number of Extracted Coupling Caps : 6114
Parasitic Network Creation DONE (Nets: 1924  CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 7187.031M)

IQuantus Extraction engine is being closed... 
IQuantus Fullchip Extraction DONE (Total CPU Time: 0:02:01  Processes: 4  Real Time: 0:00:54.0  MEM: 7179.031M)
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled true -lefTechFileMap {}
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
**WARN: (IMPEXT-1285):	The data for incremental IQuantus extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next IQuantus extraction run to be full chip.
Extraction called for design 'I2CAndMemory' of instances=1866 and nets=1927 using extraction engine 'postRoute' at effort level 'signoff' .
MIN_RC MAX_RC TYP_RC
2025/11/26 01:07:06 System is not a supported distribution
2025/11/26 01:07:06 An error occurred. We don't recognize OS 
2025/11/26 01:07:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/11/26 01:07:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>


  Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
21.1.1-s329 Fri Aug 27 18:14:20 PDT 2021
---------------------------------------------------------------------------------------------------------------
                                  Copyright 2021 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

distributed_processing \

	 -multi_cpu 12

extract \

	 -selection "all" \

	 -type "rc_coupled"

extraction_setup \

	 -promote_pin_pad "LOGICAL"

filter_coupling_cap \

	 -cap_filtering_mode "absolute_and_relative" \

	 -coupling_cap_threshold_absolute 3.0 \

	 -coupling_cap_threshold_relative 0.03 \

	 -total_cap_threshold 5.0

input_db -type def \

	 -lef_file_list_file "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.leflist"

log_file \

	 -dump_options true \

	 -file_name "qrc_527567_20251126_01:07:05.log"

output_db -type spef \

	 -short_incomplete_net_pins true \

	 -subtype "STANDARD"

output_setup \

	 -compressed true \

	 -directory_name "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4" \

	 -file_name "I2CAndMemory" \

	 -temporary_directory_name "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4"

process_technology \

	 -technology_corner \

		"MIN_RC" \

		"MAX_RC" \

		"TYP_RC" \

	 -technology_library_file "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/_qrc_techlib.defs" \

	 -technology_name "_qrc_tech_" \

	 -temperature \

		-40 \

		175 \

		25







INFO (EXTGRMP-102) : Starting at 2025-Nov-26 01:07:06 (2025-Nov-25 23:07:06 GMT) on host
cn88.it.auth.gr with pid 555330.
Running binary as: 
 /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/QUANTUS/tools.lnx86/extraction/bin/64bit/qrc
-cmd
/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/__qrc.qrc.cmd
-multi_cpu 12
/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/__qrc.qrc.cmd"
"-multi_cpu"
"12"
"/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz"

INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_527567_20251126_01:07:05.log"

INFO (EXTGRMP-143) : Option log_file -message_config_file = ""

INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"

INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"

INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"

INFO (EXTGRMP-143) : Option process_technology -technology_name = ""

INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option graybox -type = "obs"

INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_setup -directory_name =
"/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4"

INFO (EXTGRMP-143) : Option output_db -units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_setup -file_name = "I2CAndMemory"

INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""

INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "generic"

INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"

INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"

INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"

INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"

INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"

INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
disconnected_pin multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option log_file -dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option output_setup -compressed = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill -type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"

INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"

INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option process_technology -technology_corner = "MIN_RC MAX_RC TYP_RC"

INFO (EXTGRMP-143) : Option process_technology -temperature = "-40 175 25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"

INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"

INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"

INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"

INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"

INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"

INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"

INFO (EXTGRMP-143) : Option output_db -type oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"

INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"

INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"

INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"

INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""

INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"

INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"

INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"

INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""

INFO (EXTGRMP-143) : Option input_db -directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""

INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"

INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"

INFO (EXTGRMP-143) : Option change_overhang_direction = "false"

INFO (EXTGRMP-143) : Option ubump_subckt_file = ""

INFO (EXTGRMP-143) : Option tsv_subckt_file = ""

INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"

INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"

INFO (EXTGRMP-143) : Option LEF files =
"/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef
/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef
/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef
/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef"

INFO (EXTGRMP-143) : Option DEF files =
"/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-253) : Extraction started at Wed Nov 26 01:07:06 2025.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Nov 26 01:07:06 2025.

WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host cn88.it.auth.gr is 99614720 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.


INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored.

WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored.

WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored.

INFO (EXTGRMP-338) : /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef

INFO (EXTGRMP-338) : /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef

INFO (EXTGRMP-338) : /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored.

WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored.

WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored.

WARNING (EXTGRMP-728) : Different version number exists for tech lef "/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef" with version 5.7 and macro lef "/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef" with version 5.4. 
Check for all macro lefs.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR00CDP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR00CP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR00DP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR00P macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR01CDP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR01CP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR01DP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR01P macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR04CDP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR04CP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.

INFO (EXTGRMP-195) : Reading VIAS section.

INFO (EXTGRMP-195) : Reading NONDEFAULTRULES section.

INFO (EXTGRMP-195) : Reading COMPONENTS section.

INFO (EXTGRMP-195) : Reading PINS section.

INFO (EXTGRMP-195) : Reading NETS section.

INFO (EXTGRMP-195) : Reading SPECIALNETS section.

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 97 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
 ANTENNACELLN2HD ANTENNACELLNP2HD ANTENNACELLP2HD FCNE10HD FCNE11HD FCNE12HD FCNE13HD FCNE14HD FCNE15HD FCNE16HD
Check the library inputs and log files from library setup to determine whether there is a problem.

INFO (EXTGRMP-248) : METAL FILL data is  available in DEF file.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files.

INFO (EXTGRMP-195) : Reading FILLS section.

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does     contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data.

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-802) : Summary of license(s) checkout :
	6 of QTS300, 1 of QTS310

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : floating 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz

INFO (EXTSNZ-156) :    1%

INFO (EXTSNZ-156) :    2%

INFO (EXTSNZ-156) :    3%

INFO (EXTSNZ-156) :    4%

INFO (EXTSNZ-156) :    5%

INFO (EXTSNZ-156) :    6%

INFO (EXTSNZ-156) :    7%

INFO (EXTSNZ-156) :    8%

INFO (EXTSNZ-156) :    9%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    11%

INFO (EXTSNZ-156) :    12%

INFO (EXTSNZ-156) :    13%

INFO (EXTSNZ-156) :    14%

INFO (EXTSNZ-156) :    15%

INFO (EXTSNZ-156) :    16%

INFO (EXTSNZ-156) :    17%

INFO (EXTSNZ-156) :    18%

INFO (EXTSNZ-156) :    19%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    21%

INFO (EXTSNZ-156) :    22%

INFO (EXTSNZ-156) :    23%

INFO (EXTSNZ-156) :    24%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    26%

INFO (EXTSNZ-156) :    27%

INFO (EXTSNZ-156) :    28%

INFO (EXTSNZ-156) :    29%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    31%

INFO (EXTSNZ-156) :    32%

INFO (EXTSNZ-156) :    33%

INFO (EXTSNZ-156) :    34%

INFO (EXTSNZ-156) :    35%

INFO (EXTSNZ-156) :    36%

INFO (EXTSNZ-156) :    37%

INFO (EXTSNZ-156) :    38%

INFO (EXTSNZ-156) :    39%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    41%

INFO (EXTSNZ-156) :    42%

INFO (EXTSNZ-156) :    43%

INFO (EXTSNZ-156) :    44%

INFO (EXTSNZ-156) :    45%

INFO (EXTSNZ-156) :    46%

INFO (EXTSNZ-156) :    47%

INFO (EXTSNZ-156) :    48%

INFO (EXTSNZ-156) :    49%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    51%

INFO (EXTSNZ-156) :    52%

INFO (EXTSNZ-156) :    53%

INFO (EXTSNZ-156) :    54%

INFO (EXTSNZ-156) :    55%

INFO (EXTSNZ-156) :    56%

INFO (EXTSNZ-156) :    57%

INFO (EXTSNZ-156) :    58%

INFO (EXTSNZ-156) :    59%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    61%

INFO (EXTSNZ-156) :    62%

INFO (EXTSNZ-156) :    63%

INFO (EXTSNZ-156) :    64%

INFO (EXTSNZ-156) :    65%

INFO (EXTSNZ-156) :    66%

INFO (EXTSNZ-156) :    67%

INFO (EXTSNZ-156) :    68%

INFO (EXTSNZ-156) :    69%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    71%

INFO (EXTSNZ-156) :    72%

INFO (EXTSNZ-156) :    73%

INFO (EXTSNZ-156) :    74%

INFO (EXTSNZ-156) :    75%

INFO (EXTSNZ-156) :    76%

INFO (EXTSNZ-156) :    77%

INFO (EXTSNZ-156) :    78%

INFO (EXTSNZ-156) :    79%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    81%

INFO (EXTSNZ-156) :    82%

INFO (EXTSNZ-156) :    83%

INFO (EXTSNZ-156) :    84%

INFO (EXTSNZ-156) :    85%

INFO (EXTSNZ-156) :    86%

INFO (EXTSNZ-156) :    87%

INFO (EXTSNZ-156) :    88%

INFO (EXTSNZ-156) :    89%

INFO (EXTSNZ-156) :    90%

INFO (EXTSNZ-156) :    91%

INFO (EXTSNZ-156) :    92%

INFO (EXTSNZ-156) :    93%

INFO (EXTSNZ-156) :    94%

INFO (EXTSNZ-156) :    95%

INFO (EXTSNZ-156) :    96%

INFO (EXTSNZ-156) :    97%

INFO (EXTSNZ-156) :    98%

INFO (EXTSNZ-156) :    99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Nov 26 01:07:14 2025 with 12 CPU(s).

INFO (EXTHPY-247) : Preprocessing stage:
 Duration: 01:00:08, Max (Total) memory: 516 MB
 Max (CPU) memory: 760 MB, Max (CPU) time: 00:00:01

INFO (EXTHPY-173) : Capacitance extraction started at Wed Nov 26 01:07:14 2025.

INFO (EXTSNZ-168) : Total number of DEF Metal FILL shapes: 1211

Layer Name                    Fill Type           Fill Count          
met2                          Passive             374                 
met3                          Passive             473                 
met4                          Passive             228                 
mettp                         Passive             44                  
mettpl                        Passive             92

INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.

INFO (EXTHPY-102) : Processing of gray data completed successfully.

INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-267) :  
 DESIGN                       : I2CAndMemory
 DEF/OA DIEAREA BBOX          : 0 0 321440 290080
 DEF/OA UNITS                 : 1000
 FINAL SCALE FACTOR           : 1
 
 ESTIMATED COMPRESSED DEF SIZE: 455481
 TILE SIZE                    : 50x50 squm
 TILE COUNT                   : 42
 CLUSTER SIZE                 : 253
 CAPDB PARTITIONS             : 64

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Nov 26 01:07:20 2025 with 12 CPU(s).

INFO (EXTHPY-248) : Capacitance extraction:
 Duration: 01:00:06, Max (Total) memory: 1479 MB
 Max (CPU) memory: 896 MB, Max (CPU) time: 00:00:02

INFO (EXTHPY-175) : Output generation started at Wed Nov 26 01:07:20 2025.

INFO (EXTSNZ-156) :    0%

INFO (EXTHPY-176) : Output generation completed successfully at Wed Nov 26 01:07:21 2025 with 12 CPU(s).

INFO (EXTHPY-249) : Output generation:
 Duration: 01:00:01, Max (Total) memory: 1797 MB
 Max (CPU) memory: 867 MB, Max (CPU) time: 00:00:00

INFO (EXTHPY-143) : ---Summary of Stage Duration
 Preprocessing stage:
 Duration: 01:00:08, Max (Total) memory: 516 MB
 Max (CPU) memory: 760 MB, Max (CPU) time: 00:00:01
 Capacitance extraction:
 Duration: 01:00:06, Max (Total) memory: 1479 MB
 Max (CPU) memory: 896 MB, Max (CPU) time: 00:00:02
 Output generation:
 Duration: 01:00:01, Max (Total) memory: 1797 MB
 Max (CPU) memory: 867 MB, Max (CPU) time: 00:00:00

INFO (EXTHPY-254) : Extraction completed successfully at Wed Nov 26 01:07:23 2025.

Ending at 2025-Nov-26 01:07:24 (2025-Nov-25 23:07:24 GMT).

 Tool:                    Cadence Quantus Extraction 64-bit
 Version:                 21.1.1-s329 Fri Aug 27 18:14:20 PDT 2021
 IR Build No:             329 
 Techfile:                
    MIN_RC
/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/_qrc_techdir/MIN_RC/qrcTechFile
; version: 15.2.7-s638
    MAX_RC
/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/_qrc_techdir/MAX_RC/qrcTechFile
; version: 15.2.7-s638
    TYP_RC
/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/_qrc_techdir/TYP_RC/qrcTechFile
; version: 15.2.7-s638 
 License(s) used:         6 of QTS300, 1 of QTS310 
 User Name:               paschalk
 Host Name:               cn88.it.auth.gr
 Host OS Release:         Linux 5.14.0-570.52.1.el9_6.x86_64
 Host OS Version:         #1 SMP PREEMPT_DYNAMIC Wed Oct 15 13:59:22 UTC
2025
 CPU Model Name:          Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz
 L1d Cache:               384 KiB (12 instances)
 L1i Cache:               384 KiB (12 instances)
 L2 Cache:                12 MiB (12 instances)
 L3 Cache:                27.5 MiB (1 instance)
 Memory:                  46 GB
 Run duration:            00:00:03 CPU time, 00:00:18 clock time
 Max (Total) memory used: 1797 MB
 Max (CPU) memory used:   896 MB
 Max Temp-Directory used: 22 MB
 Nets/hour:               2308K nets/CPU-hr, 384K nets/clock-hr
 Design data:
    Components:           1866
    Phy components:       0
    Nets:                 1924
    Unconnected pins:     0
 Warning messages:        25
 Error messages:          0

Exit code 0.
Cadence Quantus Extraction completed successfully at 2025-Nov-26 01:07:24
(2025-Nov-25 23:07:24 GMT).
*** qrc completed. ***
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 6848.953M)
Following parasitics specified for RC corner MIN_RC:
	/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MIN_RC_-40.spef.gz (spef)
Following parasitics specified for RC corner MAX_RC:
	/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MAX_RC_175.spef.gz (spef)
Following parasitics specified for RC corner TYP_RC:
	/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_TYP_RC_25.spef.gz (spef)
		Cell I2CAndMemory has spef /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MAX_RC_175.spef.gz specified
		Cell I2CAndMemory has spef /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_TYP_RC_25.spef.gz specified
		Cell I2CAndMemory has spef /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MIN_RC_-40.spef.gz specified
Start spef parsing (MEM=6848.95).
SPEF file /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MAX_RC_175.spef.gz.
Number of Resistors     : 20391
Number of Ground Caps   : 19179
Number of Coupling Caps : 13576

SPEF file /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MIN_RC_-40.spef.gz.
Number of Resistors     : 20391
Number of Ground Caps   : 19230
Number of Coupling Caps : 5832

SPEF file /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_TYP_RC_25.spef.gz.
Number of Resistors     : 20391
Number of Ground Caps   : 19198
Number of Coupling Caps : 8574

End spef parsing (MEM=6704.95 CPU=0:00:00.6 REAL=0:00:01.0).
Cell I2CAndMemory, hinst 
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:02.0 mem: 6704.953M)
<CMD> signoffTimeDesign -noEcoDB -reportOnly -outDir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports/
*info: Tempus executable from /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/SSV/bin

*info: Starting servers to calculate signoff timing ... : (mem=6705.0M)

Started resource monitoring for client processes; see ./host-monitor.log for details.
** Info: Forcing to spawn 3 remote hosts in DMMMC distribution. EDP remoteHost 4 settings has been overridden.
3 more Tempus_Timing_Signoff_XL 21.1 license (total 3 copies) checkout succeeded.
EDP: start server on cn88.it.auth.gr:36881
Connected to cn88.it.auth.gr 56479 2 ( PID=561623 ). Wait time was 21 seconds
Connected to cn88.it.auth.gr 56893 1 ( PID=561613 ). Wait time was 21 seconds
Connected to cn88.it.auth.gr 35187 0 ( PID=561605 ). Wait time was 21 seconds
Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_2.log' for client initialization.
Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_0.log' for client initialization.
Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_1.log' for client initialization.
Batch mode processing for view/jobset 'PVT_1_80_V_BC_VIEW' finished successfully. Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_2.log' for details. Number of views/jobsets remaining for further analysis is '2'.
Batch mode processing for view/jobset 'PVT_1_80_V_WC_VIEW' finished successfully. Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_0.log' for details. Number of views/jobsets remaining for further analysis is '1'.
Batch mode processing for view/jobset 'PVT_1_80_V_TYP_VIEW' finished successfully. Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_1.log' for details. Number of views/jobsets remaining for further analysis is '0'.
Distributed processing is complete.

*info: Finished calculating signoff timing: (totcpu=0:00:03.3, real=0:00:37.0, totCommandReal=0:00:40.0, mem=6708.9M) 


*info: Start generating timing report ... : (mem=6708.9M)

----------------------------------------------------------------------------------
                      signoffTimeDesign Summary
----------------------------------------------------------------------------------

+--------------------+-----------+-----------+-----------+-----------+-----------+
|     Setup mode     |   all     | reg2reg   |  in2reg   | reg2out   |  in2out   |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|           WNS (ns):|    45.016 |    45.016 |    59.477 |   118.050 |       N/A |
|           TNS (ns):|     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|    Violating Paths:|         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|PVT_1_80_V_WC_VIEW  |    45.016 |    45.016 |    59.477 |   118.050 |       N/A |
|                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|                    |         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|PVT_1_80_V_TYP_VIEW |    51.911 |    51.911 |    61.760 |   119.967 |       N/A |
|                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|                    |         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+

+----------------+-------------------------------+-------------------------------+
|                |         Signal nets           |            Clock nets         |
|    DRVs        +------------------+------------+------------------+------------+
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  | Worst Vio  |
+----------------+------------------+------------+------------------+------------+
|   max_cap      |      0 (      0) |          0 |      0 (      0) |          0 |
|   max_tran     |      0 (      0) |          0 |      0 (      0) |          0 |
|   max_fanout   |      0 (      0) |          0 |      0 (      0) |          0 |
+----------------+------------------+------------+------------------+------------+

+--------------------+-----------+-----------+-----------+-----------+-----------+
|      Hold mode     |   all     | reg2reg   |  in2reg   | reg2out   |  in2out   |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|           WNS (ns):|     0.040 |     0.349 |     0.040 |     1.318 |       N/A |
|           TNS (ns):|     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|    Violating Paths:|         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|PVT_1_80_V_BC_VIEW  |     0.290 |     0.479 |     0.290 |     1.318 |       N/A |
|                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|                    |         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|PVT_1_80_V_TYP_VIEW |     0.040 |     0.349 |     0.040 |     1.547 |       N/A |
|                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|                    |         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+


*info: End generating timing report: (totcpu=0:00:00.0, real=0:00:00.0, totCommandReal=0:00:40.0, mem=6740.9M) 


*** Memory Usage v#1 (Current mem = 6740.891M, initial mem = 483.848M) ***
*** Message Summary: 801 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:08:19, real=0:07:27, mem=6740.9M) ---
