{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 11:29:26 2024 " "Info: Processing started: Wed Nov 27 11:29:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off mux3_1 -c mux3_1 " "Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off mux3_1 -c mux3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 42 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 42 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " s\[0\] " "Info: Node  \"s\[0\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 6 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { s[0] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { s[0] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "s\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " s\[1\] " "Info: Node  \"s\[1\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 6 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { s[1] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { s[1] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "s\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " a\[0\] " "Info: Node  \"a\[0\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { a[0] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { a[0] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~24 " "Info: Node  \"y~24\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~24 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~24 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~24" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " c\[0\] " "Info: Node  \"c\[0\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[0] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { c[0] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " a\[4\] " "Info: Node  \"a\[4\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { a[4] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { a[4] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[4\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " b\[0\] " "Info: Node  \"b\[0\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 4 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { b[0] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { b[0] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "b\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~34 " "Info: Node  \"y~34\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~34 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~34 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~34" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " b\[5\] " "Info: Node  \"b\[5\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 4 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { b[5] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { b[5] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "b\[5\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~25 " "Info: Node  \"y~25\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~25 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~25 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~25" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~27 " "Info: Node  \"y~27\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~27 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~27 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~27" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~35 " "Info: Node  \"y~35\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~35 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~35 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~35" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " a\[5\] " "Info: Node  \"a\[5\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { a[5] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { a[5] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[5\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~26 " "Info: Node  \"y~26\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~26 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~26 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~26" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " c\[1\] " "Info: Node  \"c\[1\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[1] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { c[1] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~36 " "Info: Node  \"y~36\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~36 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~36 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~36" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " b\[1\] " "Info: Node  \"b\[1\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 4 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { b[1] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { b[1] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "b\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " c\[6\] " "Info: Node  \"c\[6\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[6] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { c[6] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[6\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " b\[6\] " "Info: Node  \"b\[6\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 4 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { b[6] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { b[6] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "b\[6\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " a\[1\] " "Info: Node  \"a\[1\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { a[1] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { a[1] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~37 " "Info: Node  \"y~37\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~37 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~37 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~37" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~28 " "Info: Node  \"y~28\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~28 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~28 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~28" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " c\[2\] " "Info: Node  \"c\[2\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[2] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { c[2] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " a\[6\] " "Info: Node  \"a\[6\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { a[6] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { a[6] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[6\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " b\[2\] " "Info: Node  \"b\[2\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 4 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { b[2] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { b[2] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "b\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~38 " "Info: Node  \"y~38\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~38 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~38 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~38" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~29 " "Info: Node  \"y~29\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~29 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~29 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~29" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " a\[2\] " "Info: Node  \"a\[2\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 3 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { a[2] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { a[2] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " c\[7\] " "Info: Node  \"c\[7\]\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[7] {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { c[7] } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[7\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y~30 " "Info: Node  \"y~30\"" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/experiment3/mux3_1/mux3_1.v" 8 -1 0 } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { y~30 {} } {  } {  } "" } } { "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "e:/altera/90sp1/quartus/bin/RTL_Viewer.qrui" "" { y~30 } "" } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "y~30" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "42 0 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 42 information messages and 0 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 11:29:29 2024 " "Info: Processing ended: Wed Nov 27 11:29:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
