============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           Apr 28 2025  05:14:55 pm
  Module:                 top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (560 ps) Setup Check with Pin ac_dut_ac_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) ac_dut_ac_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) ac_dut_ac_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     196                  
     Required Time:=    4804                  
      Launch Clock:-       0                  
         Data Path:-    4244                  
             Slack:=     560                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ac_dut_ac_out_reg[1]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ac_dut_ac_out_reg[1]/Q  -       CK->Q  F     DFFRXL         4 15.0   462   476     476    (-,-) 
  db_dut_g9__3680/Y       -       A->Y   F     TBUFX8        13 45.5   111   253     729    (-,-) 
  g2918__6783/Y           -       B->Y   R     NOR2XL         2  6.9   387   234     962    (-,-) 
  g2893__2346/Y           -       A1->Y  F     OAI21XL        3  9.5   596   458    1420    (-,-) 
  g3007__7410/Y           -       A1N->Y F     OAI2BB1XL      3  9.4   578   511    1932    (-,-) 
  g3013__5477/Y           -       A1N->Y F     OAI2BB1XL      3  9.5   584   509    2441    (-,-) 
  g3021__4319/Y           -       A1N->Y F     OAI2BB1XL      3  9.4   578   508    2949    (-,-) 
  g2853__5107/Y           -       A1N->Y F     OAI2BB1X1      3  9.5   338   394    3343    (-,-) 
  g3029__6783/Y           -       A1N->Y F     OAI2BB1XL      2  7.0   445   373    3716    (-,-) 
  g2842__7410/Y           -       A1N->Y F     AOI2BB1XL      1  4.5   273   283    3999    (-,-) 
  g2839__2346/Y           -       A1->Y  R     OAI21XL        1  4.7   299   245    4244    (-,-) 
  ac_dut_ac_out_reg[7]/D  -       -      R     DFFRHQX1       1    -     -     0    4244    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 2: MET (946 ps) Setup Check with Pin ac_dut_ac_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) ac_dut_ac_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) ac_dut_ac_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3851                  
             Slack:=     946                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ac_dut_ac_out_reg[1]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ac_dut_ac_out_reg[1]/Q  -       CK->Q  F     DFFRXL         4 15.0   462   476     476    (-,-) 
  db_dut_g9__3680/Y       -       A->Y   F     TBUFX8        13 45.5   111   253     729    (-,-) 
  g2918__6783/Y           -       B->Y   R     NOR2XL         2  6.9   387   234     962    (-,-) 
  g2893__2346/Y           -       A1->Y  F     OAI21XL        3  9.5   596   458    1420    (-,-) 
  g3007__7410/Y           -       A1N->Y F     OAI2BB1XL      3  9.4   578   511    1932    (-,-) 
  g3013__5477/Y           -       A1N->Y F     OAI2BB1XL      3  9.5   584   509    2441    (-,-) 
  g3021__4319/Y           -       A1N->Y F     OAI2BB1XL      3  9.4   578   508    2949    (-,-) 
  g2853__5107/Y           -       A1N->Y F     OAI2BB1X1      3  9.5   338   394    3343    (-,-) 
  g2847__6417/Y           -       A1N->Y F     AOI2BB1XL      1  4.5   273   253    3596    (-,-) 
  g3033__1617/Y           -       A1->Y  R     OAI211XL       1  4.7   318   255    3851    (-,-) 
  ac_dut_ac_out_reg[6]/D  -       -      R     DFFRHQX1       1    -     -     0    3851    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 3: MET (1014 ps) Setup Check with Pin mem_dut_data_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3905                  
             Slack:=    1014                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK   -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q    -       CK->Q R     SDFFRXL        3  8.8   259   404     404    (-,-) 
  g3560__4733/Y             -       B->Y  F     MXI2XL         4 11.8   726   486     890    (-,-) 
  g3941/Y                   -       A->Y  R     INVXL          6 16.8   481   486    1376    (-,-) 
  g534__6260/Y              -       A->Y  F     NOR2XL         2  6.9   284   303    1679    (-,-) 
  g622__6161/Y              -       B->Y  F     AND2XL         4 11.9   366   309    1988    (-,-) 
  g586__4178/Y              -       B->Y  F     AND2XL         8 21.8   663   477    2465    (-,-) 
  g930__7482/Y              -       A1->Y F     AO22XL         1  4.5   160   392    2857    (-,-) 
  g890__5526/Y              -       C0->Y R     AOI221XL       1  4.5   459   282    3138    (-,-) 
  g872__1881/Y              -       C->Y  F     NAND3XL        1  4.5   463   388    3526    (-,-) 
  g851__2883/Y              -       C->Y  F     OR4X1          1  4.5   130   379    3905    (-,-) 
  mem_dut_data_out_reg[7]/D -       -     F     DFFQX1         1    -     -     0    3905    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 4: MET (1014 ps) Setup Check with Pin mem_dut_data_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3905                  
             Slack:=    1014                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK   -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q    -       CK->Q R     SDFFRXL        3  8.8   259   404     404    (-,-) 
  g3560__4733/Y             -       B->Y  F     MXI2XL         4 11.8   726   486     890    (-,-) 
  g3941/Y                   -       A->Y  R     INVXL          6 16.8   481   486    1376    (-,-) 
  g534__6260/Y              -       A->Y  F     NOR2XL         2  6.9   284   303    1679    (-,-) 
  g622__6161/Y              -       B->Y  F     AND2XL         4 11.9   366   309    1988    (-,-) 
  g586__4178/Y              -       B->Y  F     AND2XL         8 21.8   663   477    2465    (-,-) 
  g931__4733/Y              -       A1->Y F     AO22XL         1  4.5   160   392    2857    (-,-) 
  g892__3680/Y              -       C0->Y R     AOI221XL       1  4.5   459   282    3138    (-,-) 
  g859__6260/Y              -       C->Y  F     NAND3XL        1  4.5   463   388    3526    (-,-) 
  g850__9945/Y              -       C->Y  F     OR4X1          1  4.5   130   379    3905    (-,-) 
  mem_dut_data_out_reg[6]/D -       -     F     DFFQX1         1    -     -     0    3905    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 5: MET (1014 ps) Setup Check with Pin mem_dut_data_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3905                  
             Slack:=    1014                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK   -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q    -       CK->Q R     SDFFRXL        3  8.8   259   404     404    (-,-) 
  g3560__4733/Y             -       B->Y  F     MXI2XL         4 11.8   726   486     890    (-,-) 
  g3941/Y                   -       A->Y  R     INVXL          6 16.8   481   486    1376    (-,-) 
  g534__6260/Y              -       A->Y  F     NOR2XL         2  6.9   284   303    1679    (-,-) 
  g622__6161/Y              -       B->Y  F     AND2XL         4 11.9   366   309    1988    (-,-) 
  g586__4178/Y              -       B->Y  F     AND2XL         8 21.8   663   477    2465    (-,-) 
  g936__2346/Y              -       A1->Y F     AO22XL         1  4.5   160   392    2857    (-,-) 
  g896__5122/Y              -       C0->Y R     AOI221XL       1  4.5   459   282    3138    (-,-) 
  g864__3680/Y              -       C->Y  F     NAND3XL        1  4.5   463   388    3526    (-,-) 
  g854__7410/Y              -       C->Y  F     OR4X1          1  4.5   130   379    3905    (-,-) 
  mem_dut_data_out_reg[5]/D -       -     F     DFFQX1         1    -     -     0    3905    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 6: MET (1014 ps) Setup Check with Pin mem_dut_data_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3905                  
             Slack:=    1014                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK   -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q    -       CK->Q R     SDFFRXL        3  8.8   259   404     404    (-,-) 
  g3560__4733/Y             -       B->Y  F     MXI2XL         4 11.8   726   486     890    (-,-) 
  g3941/Y                   -       A->Y  R     INVXL          6 16.8   481   486    1376    (-,-) 
  g534__6260/Y              -       A->Y  F     NOR2XL         2  6.9   284   303    1679    (-,-) 
  g622__6161/Y              -       B->Y  F     AND2XL         4 11.9   366   309    1988    (-,-) 
  g586__4178/Y              -       B->Y  F     AND2XL         8 21.8   663   477    2465    (-,-) 
  g933__9315/Y              -       A1->Y F     AO22XL         1  4.5   160   392    2857    (-,-) 
  g893__1617/Y              -       C0->Y R     AOI221XL       1  4.5   459   282    3138    (-,-) 
  g861__8428/Y              -       C->Y  F     NAND3XL        1  4.5   463   388    3526    (-,-) 
  g849__9315/Y              -       C->Y  F     OR4X1          1  4.5   130   379    3905    (-,-) 
  mem_dut_data_out_reg[4]/D -       -     F     DFFQX1         1    -     -     0    3905    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 7: MET (1014 ps) Setup Check with Pin mem_dut_data_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3905                  
             Slack:=    1014                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK   -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q    -       CK->Q R     SDFFRXL        3  8.8   259   404     404    (-,-) 
  g3560__4733/Y             -       B->Y  F     MXI2XL         4 11.8   726   486     890    (-,-) 
  g3941/Y                   -       A->Y  R     INVXL          6 16.8   481   486    1376    (-,-) 
  g534__6260/Y              -       A->Y  F     NOR2XL         2  6.9   284   303    1679    (-,-) 
  g622__6161/Y              -       B->Y  F     AND2XL         4 11.9   366   309    1988    (-,-) 
  g586__4178/Y              -       B->Y  F     AND2XL         8 21.8   663   477    2465    (-,-) 
  g935__2883/Y              -       A1->Y F     AO22XL         1  4.5   160   392    2857    (-,-) 
  g895__1705/Y              -       C0->Y R     AOI221XL       1  4.5   459   282    3138    (-,-) 
  g863__6783/Y              -       C->Y  F     NAND3XL        1  4.5   463   388    3526    (-,-) 
  g853__1666/Y              -       C->Y  F     OR4X1          1  4.5   130   379    3905    (-,-) 
  mem_dut_data_out_reg[3]/D -       -     F     DFFQX1         1    -     -     0    3905    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 8: MET (1014 ps) Setup Check with Pin mem_dut_data_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3905                  
             Slack:=    1014                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK   -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q    -       CK->Q R     SDFFRXL        3  8.8   259   404     404    (-,-) 
  g3560__4733/Y             -       B->Y  F     MXI2XL         4 11.8   726   486     890    (-,-) 
  g3941/Y                   -       A->Y  R     INVXL          6 16.8   481   486    1376    (-,-) 
  g534__6260/Y              -       A->Y  F     NOR2XL         2  6.9   284   303    1679    (-,-) 
  g622__6161/Y              -       B->Y  F     AND2XL         4 11.9   366   309    1988    (-,-) 
  g586__4178/Y              -       B->Y  F     AND2XL         8 21.8   663   477    2465    (-,-) 
  g929__5115/Y              -       A1->Y F     AO22XL         1  4.5   160   392    2857    (-,-) 
  g904__6161/Y              -       C0->Y R     AOI221XL       1  4.5   459   282    3138    (-,-) 
  g858__5107/Y              -       C->Y  F     NAND3XL        1  4.5   463   388    3526    (-,-) 
  g856__5477/Y              -       C->Y  F     OR4X1          1  4.5   130   379    3905    (-,-) 
  mem_dut_data_out_reg[2]/D -       -     F     DFFQX1         1    -     -     0    3905    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 9: MET (1014 ps) Setup Check with Pin mem_dut_data_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3905                  
             Slack:=    1014                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK   -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q    -       CK->Q R     SDFFRXL        3  8.8   259   404     404    (-,-) 
  g3560__4733/Y             -       B->Y  F     MXI2XL         4 11.8   726   486     890    (-,-) 
  g3941/Y                   -       A->Y  R     INVXL          6 16.8   481   486    1376    (-,-) 
  g534__6260/Y              -       A->Y  F     NOR2XL         2  6.9   284   303    1679    (-,-) 
  g622__6161/Y              -       B->Y  F     AND2XL         4 11.9   366   309    1988    (-,-) 
  g586__4178/Y              -       B->Y  F     AND2XL         8 21.8   663   477    2465    (-,-) 
  g932__6161/Y              -       A1->Y F     AO22XL         1  4.5   160   392    2857    (-,-) 
  g891__6783/Y              -       C0->Y R     AOI221XL       1  4.5   459   282    3138    (-,-) 
  g860__4319/Y              -       C->Y  F     NAND3XL        1  4.5   463   388    3526    (-,-) 
  g852__2346/Y              -       C->Y  F     OR4X1          1  4.5   130   379    3905    (-,-) 
  mem_dut_data_out_reg[1]/D -       -     F     DFFQX1         1    -     -     0    3905    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 10: MET (1014 ps) Setup Check with Pin mem_dut_data_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3905                  
             Slack:=    1014                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK   -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q    -       CK->Q R     SDFFRXL        3  8.8   259   404     404    (-,-) 
  g3560__4733/Y             -       B->Y  F     MXI2XL         4 11.8   726   486     890    (-,-) 
  g3941/Y                   -       A->Y  R     INVXL          6 16.8   481   486    1376    (-,-) 
  g534__6260/Y              -       A->Y  F     NOR2XL         2  6.9   284   303    1679    (-,-) 
  g622__6161/Y              -       B->Y  F     AND2XL         4 11.9   366   309    1988    (-,-) 
  g586__4178/Y              -       B->Y  F     AND2XL         8 21.8   663   477    2465    (-,-) 
  g934__9945/Y              -       A1->Y F     AO22XL         1  4.5   160   392    2857    (-,-) 
  g894__2802/Y              -       C0->Y R     AOI221XL       1  4.5   459   282    3138    (-,-) 
  g862__5526/Y              -       C->Y  F     NAND3XL        1  4.5   463   388    3526    (-,-) 
  g855__6417/Y              -       C->Y  F     OR4X1          1  4.5   130   379    3905    (-,-) 
  mem_dut_data_out_reg[0]/D -       -     F     DFFQX1         1    -     -     0    3905    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 11: MET (1053 ps) Setup Check with Pin ac_dut_ac_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) ac_dut_ac_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) ac_dut_ac_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    3742                  
             Slack:=    1053                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ac_dut_ac_out_reg[1]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ac_dut_ac_out_reg[1]/Q  -       CK->Q  F     DFFRXL         4 15.0   462   476     476    (-,-) 
  db_dut_g9__3680/Y       -       A->Y   F     TBUFX8        13 45.5   111   253     729    (-,-) 
  g2918__6783/Y           -       B->Y   R     NOR2XL         2  6.9   387   234     962    (-,-) 
  g2893__2346/Y           -       A1->Y  F     OAI21XL        3  9.5   596   458    1420    (-,-) 
  g3007__7410/Y           -       A1N->Y F     OAI2BB1XL      3  9.4   578   511    1932    (-,-) 
  g3013__5477/Y           -       A1N->Y F     OAI2BB1XL      3  9.5   584   509    2441    (-,-) 
  g3021__4319/Y           -       A1N->Y F     OAI2BB1XL      3  9.4   578   508    2949    (-,-) 
  g3027/Y                 -       A->Y   R     INVXL          1  4.5   212   275    3224    (-,-) 
  g2852__2398/Y           -       A1->Y  F     AOI21XL        1  4.5   316   250    3474    (-,-) 
  g3031__3680/Y           -       A1->Y  R     OAI211XL       1  4.7   320   269    3742    (-,-) 
  ac_dut_ac_out_reg[5]/D  -       -      R     DFFRHQX1       1    -     -     0    3742    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 12: MET (1762 ps) Setup Check with Pin ac_dut_ac_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) ac_dut_ac_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) ac_dut_ac_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     155                  
     Required Time:=    4845                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1762                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ac_dut_ac_out_reg[1]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ac_dut_ac_out_reg[1]/Q  -       CK->Q  F     DFFRXL         4 15.0   462   476     476    (-,-) 
  db_dut_g9__3680/Y       -       A->Y   F     TBUFX8        13 45.5   111   253     729    (-,-) 
  g2918__6783/Y           -       B->Y   R     NOR2XL         2  6.9   387   234     962    (-,-) 
  g2893__2346/Y           -       A1->Y  F     OAI21XL        3  9.5   596   458    1420    (-,-) 
  g3007__7410/Y           -       A1N->Y F     OAI2BB1XL      3  9.4   578   511    1932    (-,-) 
  g3013__5477/Y           -       A1N->Y F     OAI2BB1XL      3  9.5   584   509    2441    (-,-) 
  g2864__6783/Y           -       C->Y   R     NAND3XL        1  4.5   254   285    2726    (-,-) 
  g3025__5526/Y           -       C0->Y  F     OAI211XL       1  4.7   502   358    3084    (-,-) 
  ac_dut_ac_out_reg[4]/D  -       -      F     DFFRHQX1       1    -     -     0    3084    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 13: MET (2070 ps) Setup Check with Pin ac_dut_ac_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) ac_dut_ac_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) ac_dut_ac_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    2725                  
             Slack:=    2070                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ac_dut_ac_out_reg[1]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ac_dut_ac_out_reg[1]/Q  -       CK->Q  F     DFFRXL         4 15.0   462   476     476    (-,-) 
  db_dut_g9__3680/Y       -       A->Y   F     TBUFX8        13 45.5   111   253     729    (-,-) 
  g2918__6783/Y           -       B->Y   R     NOR2XL         2  6.9   387   234     962    (-,-) 
  g2893__2346/Y           -       A1->Y  F     OAI21XL        3  9.5   596   458    1420    (-,-) 
  g3007__7410/Y           -       A1N->Y F     OAI2BB1XL      3  9.4   578   511    1932    (-,-) 
  g3011/Y                 -       A->Y   R     INVXL          1  4.5   212   275    2207    (-,-) 
  g2867__3680/Y           -       A1->Y  F     AOI21XL        1  4.5   316   250    2456    (-,-) 
  g3023__8428/Y           -       A1->Y  R     OAI211XL       1  4.7   320   269    2725    (-,-) 
  ac_dut_ac_out_reg[3]/D  -       -      R     DFFRHQX1       1    -     -     0    2725    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 14: MET (2085 ps) Late External Delay Assertion at pin pc_out[1]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    2085                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6_3_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[1]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[1]/Q  -       CK->Q R     SDFFRXL        3  9.6   278   415     415    (-,-) 
  pc_out[1]               -       -     R     (port)         -    -     -     0     415    (-,-) 
#------------------------------------------------------------------------------------------------



Path 15: MET (2085 ps) Late External Delay Assertion at pin pc_out[2]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    2085                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6_2_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q  -       CK->Q R     SDFFRXL        3  9.6   278   415     415    (-,-) 
  pc_out[2]               -       -     R     (port)         -    -     -     0     415    (-,-) 
#------------------------------------------------------------------------------------------------



Path 16: MET (2085 ps) Late External Delay Assertion at pin pc_out[3]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    2085                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6_1_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[3]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[3]/Q  -       CK->Q R     SDFFRXL        3  9.6   278   415     415    (-,-) 
  pc_out[3]               -       -     R     (port)         -    -     -     0     415    (-,-) 
#------------------------------------------------------------------------------------------------



Path 17: MET (2096 ps) Late External Delay Assertion at pin pc_out[4]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     404                  
             Slack:=    2096                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q  -       CK->Q R     SDFFRXL        3  8.8   259   404     404    (-,-) 
  pc_out[4]               -       -     R     (port)         -    -     -     0     404    (-,-) 
#------------------------------------------------------------------------------------------------



Path 18: MET (2162 ps) Late External Delay Assertion at pin pc_out[0]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    2162                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6_4_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[0]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[0]/Q  -       CK->Q R     SDFFRHQX1      4 12.3   201   338     338    (-,-) 
  pc_out[0]               -       -     R     (port)         -    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 19: MET (2279 ps) Setup Check with Pin ac_dut_ac_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) ir_dut_opcode_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) ac_dut_ac_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     214                  
     Required Time:=    4786                  
      Launch Clock:-       0                  
         Data Path:-    2508                  
             Slack:=    2279                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_dut_opcode_reg[0]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_dut_opcode_reg[0]/QN -       CK->QN R     DFFRX1        10 26.8   405   480     480    (-,-) 
  g2991__6161/Y           -       B->Y   F     NAND2XL        5 14.8   880   600    1079    (-,-) 
  g3005/Y                 -       A->Y   R     INVXL         10 26.4   702   660    1739    (-,-) 
  g3009__6417/Y           -       C->Y   F     NAND3BXL       1  4.5   638   462    2202    (-,-) 
  g3017__5107/Y           -       C0->Y  R     OAI211XL       1  4.5   311   306    2508    (-,-) 
  ac_dut_ac_out_reg[1]/D  -       -      R     DFFRXL         1    -     -     0    2508    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 20: MET (2353 ps) Setup Check with Pin ac_dut_ac_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) ir_dut_opcode_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) ac_dut_ac_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    2443                  
             Slack:=    2353                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_dut_opcode_reg[0]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_dut_opcode_reg[0]/QN -       CK->QN R     DFFRX1        10 26.8   405   480     480    (-,-) 
  g2991__6161/Y           -       B->Y   F     NAND2XL        5 14.8   880   600    1079    (-,-) 
  g3005/Y                 -       A->Y   R     INVXL         10 26.4   702   660    1739    (-,-) 
  g2880__7098/Y           -       C->Y   F     NAND3XL        1  4.5   460   461    2200    (-,-) 
  g3019__6260/Y           -       C0->Y  R     OAI211XL       1  4.7   318   243    2443    (-,-) 
  ac_dut_ac_out_reg[2]/D  -       -      R     DFFRHQX1       1    -     -     0    2443    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 21: MET (2422 ps) Setup Check with Pin ac_dut_ac_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) ir_dut_opcode_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) ac_dut_ac_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     204                  
     Required Time:=    4796                  
      Launch Clock:-       0                  
         Data Path:-    2374                  
             Slack:=    2422                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_dut_opcode_reg[0]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_dut_opcode_reg[0]/QN -       CK->QN F     DFFRX1        10 26.8   451   541     541    (-,-) 
  g2987__4733/Y           -       B->Y   R     NOR2XL         7 19.3  1013   665    1206    (-,-) 
  g3003/Y                 -       A->Y   F     INVXL          2  7.0   375   491    1697    (-,-) 
  g2902__5477/Y           -       B0->Y  R     OAI21XL        1  4.5   296   207    1904    (-,-) 
  g2879__8246/Y           -       B->Y   F     MXI2XL         1  4.5   316   282    2186    (-,-) 
  g2875__1705/Y           -       B0->Y  R     OAI21XL        1  4.7   320   187    2374    (-,-) 
  ac_dut_ac_out_reg[0]/D  -       -      R     DFFRHQX1       1    -     -     0    2374    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 22: MET (2458 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST32/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST32/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     249                  
     Required Time:=    4751                  
      Launch Clock:-       0                  
         Data Path:-    2292                  
             Slack:=    2458                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q                   -       CK->Q F     SDFFRXL          3  8.8   279   382     382    (-,-) 
  g3560__4733/Y                            -       B->Y  R     MXI2XL           4 11.8   651   432     815    (-,-) 
  g3941/Y                                  -       A->Y  F     INVXL            6 16.8   528   506    1321    (-,-) 
  g3551__7098/Y                            -       A->Y  F     OR2XL            8 21.4   656   551    1872    (-,-) 
  g3516__8246/Y                            -       A->Y  R     NOR3XL           1  4.6   423   421    2292    (-,-) 
  mem_dut_RC_CG_HIER_INST32/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2292    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 23: MET (2458 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     249                  
     Required Time:=    4751                  
      Launch Clock:-       0                  
         Data Path:-    2292                  
             Slack:=    2458                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q                   -       CK->Q F     SDFFRXL          3  8.8   279   382     382    (-,-) 
  g3560__4733/Y                            -       B->Y  R     MXI2XL           4 11.8   651   432     815    (-,-) 
  g3941/Y                                  -       A->Y  F     INVXL            6 16.8   528   506    1321    (-,-) 
  g3551__7098/Y                            -       A->Y  F     OR2XL            8 21.4   656   551    1872    (-,-) 
  g3517__7098/Y                            -       A->Y  R     NOR3XL           1  4.6   423   421    2292    (-,-) 
  mem_dut_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2292    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 24: MET (2458 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     249                  
     Required Time:=    4751                  
      Launch Clock:-       0                  
         Data Path:-    2292                  
             Slack:=    2458                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q                   -       CK->Q F     SDFFRXL          3  8.8   279   382     382    (-,-) 
  g3560__4733/Y                            -       B->Y  R     MXI2XL           4 11.8   651   432     815    (-,-) 
  g3941/Y                                  -       A->Y  F     INVXL            6 16.8   528   506    1321    (-,-) 
  g3551__7098/Y                            -       A->Y  F     OR2XL            8 21.4   656   551    1872    (-,-) 
  g3519__1881/Y                            -       A->Y  R     NOR3XL           1  4.6   423   421    2292    (-,-) 
  mem_dut_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2292    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 25: MET (2458 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     249                  
     Required Time:=    4751                  
      Launch Clock:-       0                  
         Data Path:-    2292                  
             Slack:=    2458                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q                   -       CK->Q F     SDFFRXL          3  8.8   279   382     382    (-,-) 
  g3560__4733/Y                            -       B->Y  R     MXI2XL           4 11.8   651   432     815    (-,-) 
  g3941/Y                                  -       A->Y  F     INVXL            6 16.8   528   506    1321    (-,-) 
  g3551__7098/Y                            -       A->Y  F     OR2XL            8 21.4   656   551    1872    (-,-) 
  g3518__6131/Y                            -       A->Y  R     NOR3XL           1  4.6   423   421    2292    (-,-) 
  mem_dut_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2292    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 26: MET (2490 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     250                  
     Required Time:=    4750                  
      Launch Clock:-       0                  
         Data Path:-    2260                  
             Slack:=    2490                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q                   -       CK->Q F     SDFFRXL          3  8.8   279   382     382    (-,-) 
  g3560__4733/Y                            -       B->Y  R     MXI2XL           4 11.8   651   432     815    (-,-) 
  g3941/Y                                  -       A->Y  F     INVXL            6 16.8   528   506    1321    (-,-) 
  g3551__7098/Y                            -       A->Y  F     OR2XL            8 21.4   656   551    1872    (-,-) 
  g3525__9945/Y                            -       C->Y  R     NOR3XL           1  4.6   424   388    2260    (-,-) 
  mem_dut_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2260    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 27: MET (2490 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     250                  
     Required Time:=    4750                  
      Launch Clock:-       0                  
         Data Path:-    2260                  
             Slack:=    2490                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q                   -       CK->Q F     SDFFRXL          3  8.8   279   382     382    (-,-) 
  g3560__4733/Y                            -       B->Y  R     MXI2XL           4 11.8   651   432     815    (-,-) 
  g3941/Y                                  -       A->Y  F     INVXL            6 16.8   528   506    1321    (-,-) 
  g3551__7098/Y                            -       A->Y  F     OR2XL            8 21.4   656   551    1872    (-,-) 
  g3524__9315/Y                            -       C->Y  R     NOR3XL           1  4.6   424   388    2260    (-,-) 
  mem_dut_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2260    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 28: MET (2490 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     250                  
     Required Time:=    4750                  
      Launch Clock:-       0                  
         Data Path:-    2260                  
             Slack:=    2490                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q                   -       CK->Q F     SDFFRXL          3  8.8   279   382     382    (-,-) 
  g3560__4733/Y                            -       B->Y  R     MXI2XL           4 11.8   651   432     815    (-,-) 
  g3941/Y                                  -       A->Y  F     INVXL            6 16.8   528   506    1321    (-,-) 
  g3551__7098/Y                            -       A->Y  F     OR2XL            8 21.4   656   551    1872    (-,-) 
  g3512__1617/Y                            -       C->Y  R     NOR3XL           1  4.6   424   388    2260    (-,-) 
  mem_dut_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2260    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 29: MET (2490 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     250                  
     Required Time:=    4750                  
      Launch Clock:-       0                  
         Data Path:-    2260                  
             Slack:=    2490                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q                   -       CK->Q F     SDFFRXL          3  8.8   279   382     382    (-,-) 
  g3560__4733/Y                            -       B->Y  R     MXI2XL           4 11.8   651   432     815    (-,-) 
  g3941/Y                                  -       A->Y  F     INVXL            6 16.8   528   506    1321    (-,-) 
  g3551__7098/Y                            -       A->Y  F     OR2XL            8 21.4   656   551    1872    (-,-) 
  g3526__2883/Y                            -       C->Y  R     NOR3XL           1  4.6   424   388    2260    (-,-) 
  mem_dut_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2260    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 30: MET (2599 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     192                  
     Required Time:=    4808                  
      Launch Clock:-       0                  
         Data Path:-    2209                  
             Slack:=    2599                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q F     SDFFRXL          3  9.6   302   394     394    (-,-) 
  g3557__5115/Y                            -       B->Y  F     MX2XL           14 37.2  1115   752    1146    (-,-) 
  g3543__1705/Y                            -       B->Y  F     OR2XL            8 21.8   675   711    1857    (-,-) 
  g3504__2398/Y                            -       A->Y  R     NOR2XL           1  4.6   270   352    2209    (-,-) 
  mem_dut_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2209    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 31: MET (2599 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     192                  
     Required Time:=    4808                  
      Launch Clock:-       0                  
         Data Path:-    2209                  
             Slack:=    2599                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q F     SDFFRXL          3  9.6   302   394     394    (-,-) 
  g3557__5115/Y                            -       B->Y  F     MX2XL           14 37.2  1115   752    1146    (-,-) 
  g3543__1705/Y                            -       B->Y  F     OR2XL            8 21.8   675   711    1857    (-,-) 
  g3523__6161/Y                            -       A->Y  R     NOR2XL           1  4.6   270   352    2209    (-,-) 
  mem_dut_RC_CG_HIER_INST15/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2209    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 32: MET (2599 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     192                  
     Required Time:=    4808                  
      Launch Clock:-       0                  
         Data Path:-    2209                  
             Slack:=    2599                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                 -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                  -       CK->Q F     SDFFRXL          3  9.6   302   394     394    (-,-) 
  g3557__5115/Y                           -       B->Y  F     MX2XL           14 37.2  1115   752    1146    (-,-) 
  g3543__1705/Y                           -       B->Y  F     OR2XL            8 21.8   675   711    1857    (-,-) 
  g3505__5107/Y                           -       A->Y  R     NOR2XL           1  4.6   270   352    2209    (-,-) 
  mem_dut_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2209    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 33: MET (2599 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     192                  
     Required Time:=    4808                  
      Launch Clock:-       0                  
         Data Path:-    2209                  
             Slack:=    2599                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                 -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                  -       CK->Q F     SDFFRXL          3  9.6   302   394     394    (-,-) 
  g3557__5115/Y                           -       B->Y  F     MX2XL           14 37.2  1115   752    1146    (-,-) 
  g3543__1705/Y                           -       B->Y  F     OR2XL            8 21.8   675   711    1857    (-,-) 
  g3521__7482/Y                           -       A->Y  R     NOR2XL           1  4.6   270   352    2209    (-,-) 
  mem_dut_RC_CG_HIER_INST7/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2209    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 34: MET (2599 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2209                  
             Slack:=    2599                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q F     SDFFRXL          3  9.6   302   394     394    (-,-) 
  g3557__5115/Y                            -       B->Y  F     MX2XL           14 37.2  1115   752    1146    (-,-) 
  g3543__1705/Y                            -       B->Y  F     OR2XL            8 21.8   675   711    1857    (-,-) 
  g3499__2346/Y                            -       A->Y  R     NOR2XL           1  4.6   270   352    2209    (-,-) 
  mem_dut_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2209    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 35: MET (2599 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2209                  
             Slack:=    2599                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q F     SDFFRXL          3  9.6   302   394     394    (-,-) 
  g3557__5115/Y                            -       B->Y  F     MX2XL           14 37.2  1115   752    1146    (-,-) 
  g3543__1705/Y                            -       B->Y  F     OR2XL            8 21.8   675   711    1857    (-,-) 
  g3527__2346/Y                            -       A->Y  R     NOR2XL           1  4.6   270   352    2209    (-,-) 
  mem_dut_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2209    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 36: MET (2599 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2209                  
             Slack:=    2599                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                 -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                  -       CK->Q F     SDFFRXL          3  9.6   302   394     394    (-,-) 
  g3557__5115/Y                           -       B->Y  F     MX2XL           14 37.2  1115   752    1146    (-,-) 
  g3543__1705/Y                           -       B->Y  F     OR2XL            8 21.8   675   711    1857    (-,-) 
  g3501__7410/Y                           -       A->Y  R     NOR2XL           1  4.6   270   352    2209    (-,-) 
  mem_dut_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2209    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 37: MET (2599 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2209                  
             Slack:=    2599                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                 -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                  -       CK->Q F     SDFFRXL          3  9.6   302   394     394    (-,-) 
  g3557__5115/Y                           -       B->Y  F     MX2XL           14 37.2  1115   752    1146    (-,-) 
  g3543__1705/Y                           -       B->Y  F     OR2XL            8 21.8   675   711    1857    (-,-) 
  g3510__6783/Y                           -       A->Y  R     NOR2XL           1  4.6   270   352    2209    (-,-) 
  mem_dut_RC_CG_HIER_INST5/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2209    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 38: MET (2644 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2164                  
             Slack:=    2644                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                            -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3945__5115/Y                            -       B->Y  F     NAND2XL          4 11.9   720   705    1798    (-,-) 
  g3511__3680/Y                            -       A->Y  R     NOR2XL           1  4.6   270   366    2164    (-,-) 
  mem_dut_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2164    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 39: MET (2644 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2164                  
             Slack:=    2644                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                            -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3945__5115/Y                            -       B->Y  F     NAND2XL          4 11.9   720   705    1798    (-,-) 
  g3513__2802/Y                            -       A->Y  R     NOR2XL           1  4.6   270   366    2164    (-,-) 
  mem_dut_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2164    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 40: MET (2644 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2164                  
             Slack:=    2644                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                            -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3945__5115/Y                            -       B->Y  F     NAND2XL          4 11.9   720   705    1798    (-,-) 
  g3498__2883/Y                            -       A->Y  R     NOR2XL           1  4.6   270   366    2164    (-,-) 
  mem_dut_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2164    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 41: MET (2644 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2164                  
             Slack:=    2644                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                            -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3945__5115/Y                            -       B->Y  F     NAND2XL          4 11.9   720   705    1798    (-,-) 
  g3509__5526/Y                            -       A->Y  R     NOR2XL           1  4.6   270   366    2164    (-,-) 
  mem_dut_RC_CG_HIER_INST17/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2164    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 42: MET (2649 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     192                  
     Required Time:=    4808                  
      Launch Clock:-       0                  
         Data Path:-    2159                  
             Slack:=    2649                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                            -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3943__1881/Y                            -       B->Y  F     NAND2BX1         8 21.8   730   697    1790    (-,-) 
  g3507__4319/Y                            -       A->Y  R     NOR2XL           1  4.6   270   369    2159    (-,-) 
  mem_dut_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2159    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 43: MET (2649 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     192                  
     Required Time:=    4808                  
      Launch Clock:-       0                  
         Data Path:-    2159                  
             Slack:=    2649                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                            -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3943__1881/Y                            -       B->Y  F     NAND2BX1         8 21.8   730   697    1790    (-,-) 
  g3520__5115/Y                            -       A->Y  R     NOR2XL           1  4.6   270   369    2159    (-,-) 
  mem_dut_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2159    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 44: MET (2649 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     192                  
     Required Time:=    4808                  
      Launch Clock:-       0                  
         Data Path:-    2159                  
             Slack:=    2649                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                 -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                  -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                           -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3943__1881/Y                           -       B->Y  F     NAND2BX1         8 21.8   730   697    1790    (-,-) 
  g3506__6260/Y                           -       A->Y  R     NOR2XL           1  4.6   270   369    2159    (-,-) 
  mem_dut_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2159    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 45: MET (2649 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     192                  
     Required Time:=    4808                  
      Launch Clock:-       0                  
         Data Path:-    2159                  
             Slack:=    2649                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                 -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                  -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                           -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3943__1881/Y                           -       B->Y  F     NAND2BX1         8 21.8   730   697    1790    (-,-) 
  g3522__4733/Y                           -       A->Y  R     NOR2XL           1  4.6   270   369    2159    (-,-) 
  mem_dut_RC_CG_HIER_INST3/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2159    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 46: MET (2649 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2159                  
             Slack:=    2649                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                   -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                            -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3943__1881/Y                            -       B->Y  F     NAND2BX1         8 21.8   730   697    1790    (-,-) 
  g3497__9945/Y                            -       A->Y  R     NOR2XL           1  4.6   270   369    2159    (-,-) 
  mem_dut_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2159    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 47: MET (2649 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2159                  
             Slack:=    2649                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                 -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                  -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                           -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3943__1881/Y                           -       B->Y  F     NAND2BX1         8 21.8   730   697    1790    (-,-) 
  g3514__1705/Y                           -       A->Y  R     NOR2XL           1  4.6   270   369    2159    (-,-) 
  mem_dut_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2159    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 48: MET (2649 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2159                  
             Slack:=    2649                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                 -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                  -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                           -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3943__1881/Y                           -       B->Y  F     NAND2BX1         8 21.8   730   697    1790    (-,-) 
  g3502__6417/Y                           -       A->Y  R     NOR2XL           1  4.6   270   369    2159    (-,-) 
  mem_dut_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2159    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 49: MET (2649 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2159                  
             Slack:=    2649                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK                 -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q                  -       CK->Q R     SDFFRXL          3  9.6   278   415     415    (-,-) 
  g3557__5115/Y                           -       B->Y  R     MX2XL           14 37.2   972   679    1094    (-,-) 
  g3943__1881/Y                           -       B->Y  F     NAND2BX1         8 21.8   730   697    1790    (-,-) 
  g3496__9315/Y                           -       A->Y  R     NOR2XL           1  4.6   270   369    2159    (-,-) 
  mem_dut_RC_CG_HIER_INST1/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2159    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 50: MET (2715 ps) Clock Gating Setup Check at cgic pin mem_dut_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) pc_dut_pc_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) mem_dut_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
  Gate Check Setup:-     191                  
     Required Time:=    4809                  
      Launch Clock:-       0                  
         Data Path:-    2094                  
             Slack:=    2715                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[3]/CK                  -       -     R     (arrival)        5    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[3]/Q                   -       CK->Q F     SDFFRXL          3  9.6   302   394     394    (-,-) 
  g3561__6161/Y                            -       A->Y  F     MX2XL           12 31.7   954   669    1063    (-,-) 
  g3539__3680/Y                            -       AN->Y F     NAND2BXL         2  6.7   464   496    1559    (-,-) 
  g3536__8428/Y                            -       A->Y  F     OR2X1            4 11.9   218   325    1884    (-,-) 
  g3515__5122/Y                            -       B->Y  R     NOR2XL           1  4.6   270   209    2093    (-,-) 
  mem_dut_RC_CG_HIER_INST29/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    2094    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

