
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-119-generic) on Tue Sep 17 02:31:36 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGenerationGurobiTree/cnn'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb csim.cpp 
INFO: [HLS 200-10] Adding test bench file 'csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 239.895 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.28 seconds. CPU system time: 0.68 seconds. Elapsed time: 10.19 seconds; current allocated memory: 243.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,965 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,457 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,227 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,042 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 118,174 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,770 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,772 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,936 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,929 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,915 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,909 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,909 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,909 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,929 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,020 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/cnn/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_8' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:115:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_116_9' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:116:59)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_117_10' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:117:64)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_11' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:118:56)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_12' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:119:68)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_13' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:120:72)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_8' (code_generated.cpp:115:20) in function 'task0' completely with a factor of 16 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_9' (code_generated.cpp:116:59) in function 'task0' completely with a factor of 16 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_10' (code_generated.cpp:117:64) in function 'task0' completely with a factor of 1 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_11' (code_generated.cpp:118:56) in function 'task0' completely with a factor of 1 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_12' (code_generated.cpp:119:68) in function 'task0' completely with a factor of 1 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_13' (code_generated.cpp:120:72) in function 'task0' completely with a factor of 5 (code_generated.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (code_generated.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (code_generated.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (code_generated.cpp:68:0)
INFO: [HLS 214-248] Applying array_partition to 'input_S0': Complete partitioning on dimension 1. Cyclic partitioning with factor 16 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (code_generated.cpp:154:8)
INFO: [HLS 214-248] Applying array_partition to 'output_S0': Complete partitioning on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (code_generated.cpp:155:11)
INFO: [HLS 214-248] Applying array_partition to 'weight_S0': Complete partitioning on dimension 1. Complete partitioning on dimension 4. (code_generated.cpp:156:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_56_1'(code_generated.cpp:56:19) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:56:19)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_29_1'(code_generated.cpp:29:19) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:29:19)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:15:26)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_70_1'(code_generated.cpp:70:19) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:70:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 37.19 seconds. CPU system time: 1.03 seconds. Elapsed time: 57.01 seconds; current allocated memory: 255.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 40.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 42.04 seconds; current allocated memory: 281.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.04 seconds; current allocated memory: 331.508 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'task0' (code_generated.cpp:104:98)...1280 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 77.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 78.23 seconds; current allocated memory: 368.285 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_111_5'(code_generated.cpp:111:39) and 'VITIS_LOOP_113_7'(code_generated.cpp:113:47) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_3'(code_generated.cpp:109:31) and 'VITIS_LOOP_111_5'(code_generated.cpp:111:39) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_107_2'(code_generated.cpp:107:27) and 'VITIS_LOOP_109_3'(code_generated.cpp:109:31) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_2'(code_generated.cpp:71:26) and 'VITIS_LOOP_72_3'(code_generated.cpp:72:30) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_70_1'(code_generated.cpp:70:19) and 'VITIS_LOOP_71_2'(code_generated.cpp:71:26) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_3'(code_generated.cpp:58:30) and 'VITIS_LOOP_59_4'(code_generated.cpp:59:34) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_2'(code_generated.cpp:57:26) and 'VITIS_LOOP_58_3'(code_generated.cpp:58:30) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_56_1'(code_generated.cpp:56:19) and 'VITIS_LOOP_57_2'(code_generated.cpp:57:26) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_2'(code_generated.cpp:30:26) and 'VITIS_LOOP_31_3'(code_generated.cpp:31:30) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_29_1'(code_generated.cpp:29:19) and 'VITIS_LOOP_30_2'(code_generated.cpp:30:26) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) and 'VITIS_LOOP_16_3'(code_generated.cpp:16:30) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_5' (code_generated.cpp:111:39) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_3' (code_generated.cpp:109:31) in function 'task0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_2' (code_generated.cpp:107:27) in function 'task0' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_104_1' (code_generated.cpp:104:23) in function 'task0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_2' (code_generated.cpp:71:26) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (code_generated.cpp:70:19) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_3' (code_generated.cpp:58:30) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (code_generated.cpp:57:26) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (code_generated.cpp:56:19) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (code_generated.cpp:30:26) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (code_generated.cpp:29:19) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (code_generated.cpp:15:26) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 105.43 seconds. CPU system time: 0.12 seconds. Elapsed time: 114.27 seconds; current allocated memory: 570.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LOOP_59_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LOOP_59_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 9.06 seconds; current allocated memory: 585.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.58 seconds; current allocated memory: 585.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.68 seconds; current allocated memory: 585.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 585.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3'): Unable to schedule 'store' operation 0 bit ('output_14_14_addr_16_write_ln35', code_generated.cpp:35) of variable 'bitcast_ln33_1', code_generated.cpp:33 on array 'output_14_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_14'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3'): Unable to schedule 'store' operation 0 bit ('output_14_14_addr_18_write_ln37', code_generated.cpp:37) of variable 'bitcast_ln33_3', code_generated.cpp:33 on array 'output_14_14' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14_14'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3'): Unable to schedule 'store' operation 0 bit ('output_14_14_addr_20_write_ln39', code_generated.cpp:39) of variable 'bitcast_ln33_5', code_generated.cpp:33 on array 'output_14_14' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_14_14'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3'): Unable to schedule 'store' operation 0 bit ('output_14_14_addr_22_write_ln41', code_generated.cpp:41) of variable 'bitcast_ln33_7', code_generated.cpp:33 on array 'output_14_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_14_14'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3'): Unable to schedule 'store' operation 0 bit ('output_14_14_addr_28_write_ln47', code_generated.cpp:47) of variable 'bitcast_ln33_13', code_generated.cpp:33 on array 'output_14_14' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_14_14'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32.71 seconds. CPU system time: 0.12 seconds. Elapsed time: 34.34 seconds; current allocated memory: 783.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.9 seconds; current allocated memory: 783.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.29 seconds; current allocated memory: 783.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 783.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2_VITIS_LOOP_16_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_15_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 783.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.16 seconds; current allocated memory: 783.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.83 seconds; current allocated memory: 783.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 783.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_111_5_VITIS_LOOP_113_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_3_VITIS_LOOP_111_5_VITIS_LOOP_113_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_109_3_VITIS_LOOP_111_5_VITIS_LOOP_113_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1571.79 seconds. CPU system time: 0.26 seconds. Elapsed time: 1572.93 seconds; current allocated memory: 848.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.44 seconds; current allocated memory: 848.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_1', code_generated.cpp:76) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_3', code_generated.cpp:78) on array 'output_0_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_5', code_generated.cpp:80) on array 'output_0_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_7', code_generated.cpp:82) on array 'output_0_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_13', code_generated.cpp:88) on array 'output_0_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1715.44 seconds. CPU system time: 0.29 seconds. Elapsed time: 1723.08 seconds; current allocated memory: 898.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 17.05 seconds; current allocated memory: 898.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 898.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 898.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 898.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 898.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 898.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 898.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO' pipeline 'VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LOOP_59_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_VITIS_LO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 898.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 898.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' pipeline 'VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3' is 22528, found 8 HDL expressions with this fanout: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)), ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)), ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)), ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)), ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)), ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)), ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)), ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_VITIS_LOOP_31_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.28 seconds; current allocated memory: 898.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 23552 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.16 seconds; current allocated memory: 1004.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3' pipeline 'VITIS_LOOP_15_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1010.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_111_5_VITIS_LOOP_113_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_111_5_VITIS_LOOP_113_7' pipeline 'VITIS_LOOP_109_3_VITIS_LOOP_111_5_VITIS_LOOP_113_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_111_5_VITIS_LOOP_113_7' is 419787 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1280 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1280 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_111_5_VITIS_LOOP_113_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.71 seconds. CPU system time: 0.16 seconds. Elapsed time: 6.28 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' pipeline 'VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3' is 6208 from HDL expression: ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 70 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_VITIS_LOOP_72_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.18 seconds. CPU system time: 0.45 seconds. Elapsed time: 11.08 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_S0' is 6656 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.18 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 27152 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_input_S0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_output_S0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_weight_S0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.76 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.73 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.98 seconds; current allocated memory: 1.634 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3659.79 seconds. CPU system time: 4.91 seconds. Elapsed time: 3763.35 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
generate_target: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.430 ; gain = 0.000 ; free physical = 42358 ; free virtual = 379841
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 03:35:18 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 23.12 seconds. CPU system time: 1.63 seconds. Elapsed time: 56.91 seconds; current allocated memory: 9.629 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 3684.94 seconds. Total CPU system time: 7.14 seconds. Total elapsed time: 3837.32 seconds; peak allocated memory: 1.643 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep 17 03:35:33 2024...
