;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #1, <-8
	SLT 721, 10
	SLT 721, 10
	JMP @12, #200
	CMP 210, 0
	ADD 720, 600
	JMP <101, #104
	SUB 12, @15
	JMP 720, 600
	SUB 12, @15
	SUB #12, @0
	CMP @123, 100
	JMP <101, #104
	JMP <101, #104
	SUB 12, @10
	SUB -3, <-20
	JMZ 10, 3
	MOV -1, <-20
	SUB -3, <-20
	SUB 600, <-203
	SUB @-127, 100
	JMZ -11, -25
	SUB @-127, 170
	SUB #1, <-8
	SUB #10, @-310
	JMP <101, #104
	JMP <101, #104
	SUB -3, <-20
	JMZ 10, 3
	JMP <101, #104
	ADD 10, 3
	SUB 12, @15
	SUB @123, 100
	JMZ -11, -25
	JMZ -11, -25
	SUB 810, -310
	JMZ 721, 10
	MOV @-1, <-20
	SUB 12, @10
	SUB @123, 100
	SPL 0, <-42
	SUB @123, 100
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
