
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/milc_744B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
5th iteration
No hysteresis, common rrpv
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2597395 heartbeat IPC: 3.85001 cumulative IPC: 3.85001 (Simulation time: 0 hr 0 min 24 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 2597401 (Simulation time: 0 hr 0 min 24 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 16273863 heartbeat IPC: 0.731183 cumulative IPC: 0.731183 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 29998268 heartbeat IPC: 0.728629 cumulative IPC: 0.729904 (Simulation time: 0 hr 1 min 50 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 43742158 heartbeat IPC: 0.727596 cumulative IPC: 0.729133 (Simulation time: 0 hr 2 min 33 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 57476967 heartbeat IPC: 0.728077 cumulative IPC: 0.728869 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 71210822 heartbeat IPC: 0.728128 cumulative IPC: 0.72872 (Simulation time: 0 hr 3 min 59 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 84946031 heartbeat IPC: 0.728056 cumulative IPC: 0.72861 (Simulation time: 0 hr 4 min 43 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 98571160 heartbeat IPC: 0.733938 cumulative IPC: 0.729366 (Simulation time: 0 hr 5 min 26 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 112278009 heartbeat IPC: 0.729562 cumulative IPC: 0.729391 (Simulation time: 0 hr 6 min 10 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 146454891 heartbeat IPC: 0.292595 cumulative IPC: 0.625619 (Simulation time: 0 hr 10 min 28 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 156864622 heartbeat IPC: 0.96064 cumulative IPC: 0.648226 (Simulation time: 0 hr 11 min 6 sec) 
Finished CPU 0 instructions: 100000004 cycles: 154267222 cumulative IPC: 0.648226 (Simulation time: 0 hr 11 min 6 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.648226 instructions: 100000004 cycles: 154267222
cpu0_DTLB TOTAL     ACCESS:   13561197  HIT:   13426413  MISS:     134784
cpu0_DTLB LOAD      ACCESS:   10516197  HIT:   10388040  MISS:     128157
cpu0_DTLB RFO       ACCESS:    3045000  HIT:    3038373  MISS:       6627
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 148.038 cycles
cpu0_ITLB TOTAL     ACCESS:    8135538  HIT:    8135533  MISS:          5
cpu0_ITLB LOAD      ACCESS:    8135538  HIT:    8135533  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 219.2 cycles
cpu0_L1I TOTAL     ACCESS:     365357  HIT:     365310  MISS:         47
cpu0_L1I LOAD      ACCESS:     365357  HIT:     365310  MISS:         47
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.298 cycles
cpu0_STLB TOTAL     ACCESS:     134789  HIT:       2588  MISS:     132201
cpu0_STLB LOAD      ACCESS:     128162  HIT:       2578  MISS:     125584
cpu0_STLB RFO       ACCESS:       6627  HIT:         10  MISS:       6617
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 141.752 cycles
cpu0_L1D TOTAL     ACCESS:   13087456  HIT:   11342519  MISS:    1744937
cpu0_L1D LOAD      ACCESS:    6798255  HIT:    5477002  MISS:    1321253
cpu0_L1D RFO       ACCESS:    6158263  HIT:    5734963  MISS:     423300
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     130938  HIT:     130554  MISS:        384
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 417.461 cycles
cpu0_L2C TOTAL     ACCESS:    2446394  HIT:     701423  MISS:    1744971
cpu0_L2C LOAD      ACCESS:    1321300  HIT:          0  MISS:    1321300
cpu0_L2C RFO       ACCESS:     423300  HIT:          0  MISS:     423300
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     701410  HIT:     701404  MISS:          6
cpu0_L2C TRANSLATION ACCESS:        384  HIT:         19  MISS:        365
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 406.393 cycles
LLC TOTAL     ACCESS:    2446271  HIT:      58902  MISS:    2387369
LLC LOAD      ACCESS:    1321300  HIT:        836  MISS:    1320464
LLC RFO       ACCESS:     423300  HIT:       4708  MISS:     418592
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     701306  HIT:      53308  MISS:     647998
LLC TRANSLATION ACCESS:        365  HIT:         50  MISS:        315
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 281.691 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     183539  ROW_BUFFER_MISS:    1555823
 DBUS AVG_CONGESTED_CYCLE:    3.95614
 WQ ROW_BUFFER_HIT:      84898  ROW_BUFFER_MISS:     610918  FULL:          0


CPU 0 Branch Prediction Accuracy: 77.9348% MPKI: 4.47835 Average ROB Occupancy at Mispredict: 302.948
Branch type MPKI
BRANCH_DIRECT_JUMP: 5e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.47814
BRANCH_DIRECT_CALL: 8e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 8e-05

