Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's526n_bench' from file '../rtl/s526n.v'.
  Done elaborating 's526n_bench'.
Mapping s526n_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      10846    -729  G13_reg/CK --> G24_reg/D
 area_map        10413    -728  G13_reg/CK --> G24_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      10413    -728         0 G13_reg/CK --> G24_reg/D
 incr_delay      10590    -707         0 G29_reg/CK --> G24_reg/D
 incr_delay      10590    -706         0 G29_reg/CK --> G24_reg/D

  Done mapping s526n_bench
  Synthesis succeeded.
  Incrementally optimizing s526n_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      10590    -706         0 G29_reg/CK --> G24_reg/D
 incr_delay      10648    -651         0 G13_reg/CK --> G26_reg/D
 incr_delay      10627    -641         0 G21_reg/CK --> G23_reg/D
 incr_delay      10627    -641         0 G21_reg/CK --> G23_reg/D
 init_drc        10627    -641         0 G21_reg/CK --> G23_reg/D
 init_area       10627    -641         0 G21_reg/CK --> G23_reg/D
 rem_buf         10282    -641         0 G21_reg/CK --> G23_reg/D
 rem_inv          9879    -641         0 G21_reg/CK --> G23_reg/D
 merge_bi         9419    -640         0 G13_reg/CK --> G26_reg/D
 glob_area        9372    -640         0 G13_reg/CK --> G26_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       9372    -640         0 G13_reg/CK --> G26_reg/D
 init_drc         9372    -640         0 G13_reg/CK --> G26_reg/D
 init_area        9372    -640         0 G13_reg/CK --> G26_reg/D
 rem_buf          9320    -640         0 G13_reg/CK --> G26_reg/D
 rem_inv          9284    -640         0 G13_reg/CK --> G26_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       9284    -640         0 G13_reg/CK --> G26_reg/D
 init_area        9284    -640         0 G13_reg/CK --> G26_reg/D

  Done mapping s526n_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:06 PM
  Module:                 s526n_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
G15_reg/CK                                    0               0 R
G15_reg/Q           DFFSRX1      4   27.0    77    +114     114 R
g1463/A                                              +0     114  
g1463/Y             AND2X1       1    6.2    26     +68     182 R
g1459/B                                              +0     182  
g1459/Y             NAND2X1      1   12.5    54     +49     231 F
g43/B                                                +0     231  
g43/Y               NAND2X2      1   12.6    37     +37     268 R
g1454/A                                              +0     268  
g1454/Y             INVX2        4   45.5    52     +50     318 F
g1349/A                                              +0     318  
g1349/Y             INVX4        6   41.0    36     +36     354 R
g1013/A0                                             +0     354  
g1013/Y             AOI21X1      1    7.8    61     +60     413 F
g1001/A                                              +0     413  
g1001/Y             NOR2X1       1   18.7    77     +67     481 R
G20_reg/D           DFFSRX1                          +0     481  
G20_reg/CK          setup                     0    +160     641 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -641ps (TIMING VIOLATION)
Start-point  : G15_reg/CK
End-point    : G20_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:06 PM
  Module:                 s526n_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1          15   470.445    gsclib 
AOI21X1         10   313.630    gsclib 
AOI22X1          2    83.636    gsclib 
BUFX3            1    31.363    gsclib 
CLKBUFX1         6   156.816    gsclib 
CLKBUFX3         1    31.363    gsclib 
DFFSRX1         21  3402.903    gsclib 
INVX1           43   899.087    gsclib 
INVX2           11   287.496    gsclib 
INVX4            2    62.726    gsclib 
NAND2X1         50  1306.800    gsclib 
NAND2X2          4   146.360    gsclib 
NAND3X1         15   548.850    gsclib 
NAND4X1          7   292.726    gsclib 
NOR2X1          26   679.536    gsclib 
NOR3X1           1    62.726    gsclib 
OAI21X1          2    83.636    gsclib 
OR2X1            8   250.904    gsclib 
XOR2X1           3   172.497    gsclib 
---------------------------------------
total          228  9283.500           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        21 3402.903   36.7 
inverter          56 1249.309   13.5 
buffer             8  219.542    2.4 
logic            143 4411.746   47.5 
-------------------------------------
total            228 9283.500  100.0 

Normal exit.
