 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: SUPER_UART                          Date: 11- 6-2017,  8:06AM
Device Used: XC9536XL-10-VQ64
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
36 /36  (100%) 69  /180  ( 38%) 47 /108 ( 44%)   16 /36  ( 44%) 36 /36  (100%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          18/18*      24/54       33/90      18/18*
FB2          18/18*      23/54       36/90      18/18*
             -----       -----       -----      -----    
             36/36       47/108      69/180     36/36 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   15          15    |  I/O              :    30      30
Output        :   15          15    |  GCK/IO           :     3       3
Bidirectional :    6           6    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     36          36

** Power Data **

There are 36 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'SUPER_UART.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'FTDI_RXD_A' based upon the LOC
   constraint 'P16'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'FTDI_TXD_A' based upon the LOC
   constraint 'P17'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'FTDI_TXD_A_INT' is ignored. Most likely the signal is gated and therefore
   cannot be used as a global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_124' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 21 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
FTDI_RTS_A          2     3     FB1_3   15   GCK/I/O O       STD  FAST 
FTDI_CTS_A          2     3     FB1_4   11   I/O     I/O     STD  FAST 
FTDI_RXD_A          2     3     FB1_5   16   GCK/I/O I/O     STD  FAST 
BUZZER              2     4     FB1_6   19   I/O     O       STD  FAST 
OPTO_EN             2     2     FB1_8   20   I/O     O       STD  FAST RESET
CTS_A               2     4     FB1_10  24   I/O     I/O     STD  FAST 
CTS_A_OC            1     4     FB1_12  27   I/O     O       STD  FAST 
TXD_A               1     1     FB1_14  35   I/O     O       STD  FAST 
RXD_A_OC            1     4     FB1_15  36   I/O     O       STD  FAST 
DTR_B               2     4     FB1_17  42   I/O     O       STD  FAST 
FTDI_RXD_B          3     5     FB2_1   8    I/O     I/O     STD  FAST 
FTDI_RTS_B          3     5     FB2_2   7    I/O     O       STD  FAST 
FTDI_CTS_B          2     3     FB2_4   6    I/O     I/O     STD  FAST 
FTDI_RXD_C          3     5     FB2_5   2    GTS/I/O O       STD  FAST 
FTDI_RXD_D          2     4     FB2_7   63   I/O     O       STD  FAST 
TXD_D               2     4     FB2_8   62   I/O     O       STD  FAST 
CTS_B               2     4     FB2_10  60   I/O     I/O     STD  FAST 
CTS_B_OC            1     4     FB2_11  57   I/O     O       STD  FAST 
TXD_B               1     1     FB2_12  56   I/O     O       STD  FAST 
DTR_A               2     4     FB2_15  45   I/O     O       STD  FAST 
RXD_B_OC            1     4     FB2_18  49   I/O     O       STD  FAST 

** 15 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
XLXN_149            2     2     FB1_1   STD  RESET
SPY_EN              2     2     FB1_2   STD  RESET
MPSSE_EN_B          2     2     FB1_7   STD  RESET
MPSSE_EN_A          2     2     FB1_9   STD  RESET
I2C_EN_B            2     2     FB1_11  STD  RESET
I2C_EN_A            2     2     FB1_13  STD  RESET
BUZZER_EN_TX        2     2     FB1_16  STD  RESET
BUZZER_EN_RX        2     2     FB1_18  STD  RESET
XLXN_168            2     2     FB2_3   STD  RESET
XLXN_162            2     2     FB2_6   STD  RESET
XLXN_161            2     2     FB2_9   STD  RESET
XLXN_160            2     2     FB2_13  STD  RESET
XLXN_159            2     2     FB2_14  STD  RESET
XLXN_150            2     2     FB2_16  STD  RESET
XLXN_147            2     2     FB2_17  STD  RESET

** 15 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
FTDI_TXD_B          FB1_1   9    I/O     I
FTDI_DTR_A          FB1_2   10   I/O     I
FTDI_TXD_A          FB1_7   17   GCK/I/O I
FTDI_TXD_D_INT      FB1_9   22   I/O     I
RXD_A               FB1_11  25   I/O     I
TXD_C               FB1_13  33   I/O     I
SR_CLK              FB1_16  38   I/O     I
SR_LOAD             FB1_18  39   I/O     I
FTDI_DTR_B          FB2_3   5    GTS/I/O I
FTDI_TXD_D          FB2_6   64   GSR/I/O I
RXD_D               FB2_9   61   I/O     I
SR_DATA             FB2_13  50   I/O     I
RXD_B               FB2_14  48   I/O     I
RXD_C               FB2_16  44   I/O     I
CPLD_OE             FB2_17  43   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXN_149              2       0     0   3     FB1_1   9     I/O     I
SPY_EN                2       0     0   3     FB1_2   10    I/O     I
FTDI_RTS_A            2       0     0   3     FB1_3   15    GCK/I/O O
FTDI_CTS_A            2       0     0   3     FB1_4   11    I/O     I/O
FTDI_RXD_A            2       0     0   3     FB1_5   16    GCK/I/O I/O
BUZZER                2       0     0   3     FB1_6   19    I/O     O
MPSSE_EN_B            2       0     0   3     FB1_7   17    GCK/I/O I
OPTO_EN               2       0     0   3     FB1_8   20    I/O     O
MPSSE_EN_A            2       0     0   3     FB1_9   22    I/O     I
CTS_A                 2       0     0   3     FB1_10  24    I/O     I/O
I2C_EN_B              2       0     0   3     FB1_11  25    I/O     I
CTS_A_OC              1       0     0   4     FB1_12  27    I/O     O
I2C_EN_A              2       0     0   3     FB1_13  33    I/O     I
TXD_A                 1       0     0   4     FB1_14  35    I/O     O
RXD_A_OC              1       0     0   4     FB1_15  36    I/O     O
BUZZER_EN_TX          2       0     0   3     FB1_16  38    I/O     I
DTR_B                 2       0     0   3     FB1_17  42    I/O     O
BUZZER_EN_RX          2       0     0   3     FB1_18  39    I/O     I

Signals Used by Logic in Function Block
  1: BUZZER_EN_RX       9: MPSSE_EN_B        17: XLXN_150 
  2: BUZZER_EN_TX      10: RXD_A             18: XLXN_159 
  3: CPLD_OE           11: RXD_D             19: XLXN_160 
  4: FTDI_DTR_B        12: SR_CLK            20: XLXN_161 
  5: FTDI_TXD_A        13: SR_LOAD           21: XLXN_162 
  6: FTDI_TXD_D_INT    14: FTDI_RXD_A.PIN    22: XLXN_168 
  7: I2C_EN_A          15: XLXN_147          23: FTDI_CTS_B.PIN 
  8: MPSSE_EN_A        16: XLXN_149          24: CTS_A.PIN 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXN_149             ...........X..X......................... 2
SPY_EN               ............X....X...................... 2
FTDI_RTS_A           ..X....X.X.............................. 3
FTDI_CTS_A           ..X....X...............X................ 3
FTDI_RXD_A           ..X....X.X.............................. 3
BUZZER               XX...X....X............................. 4
MPSSE_EN_B           ............X........X.................. 2
OPTO_EN              ............X.....X..................... 2
MPSSE_EN_A           ............X..X........................ 2
CTS_A                ..X...XX.....X.......................... 4
I2C_EN_B             ............X...X....................... 2
CTS_A_OC             ..X.X.XX................................ 4
I2C_EN_A             ............X.X......................... 2
TXD_A                ....X................................... 1
RXD_A_OC             ..X...XX.....X.......................... 4
BUZZER_EN_TX         ............X......X.................... 2
DTR_B                ..XX....X.............X................. 4
BUZZER_EN_RX         ............X.......X................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
FTDI_RXD_B            3       0     0   2     FB2_1   8     I/O     I/O
FTDI_RTS_B            3       0     0   2     FB2_2   7     I/O     O
XLXN_168              2       0     0   3     FB2_3   5     GTS/I/O I
FTDI_CTS_B            2       0     0   3     FB2_4   6     I/O     I/O
FTDI_RXD_C            3       0     0   2     FB2_5   2     GTS/I/O O
XLXN_162              2       0     0   3     FB2_6   64    GSR/I/O I
FTDI_RXD_D            2       0     0   3     FB2_7   63    I/O     O
TXD_D                 2       0     0   3     FB2_8   62    I/O     O
XLXN_161              2       0     0   3     FB2_9   61    I/O     I
CTS_B                 2       0     0   3     FB2_10  60    I/O     I/O
CTS_B_OC              1       0     0   4     FB2_11  57    I/O     O
TXD_B                 1       0     0   4     FB2_12  56    I/O     O
XLXN_160              2       0     0   3     FB2_13  50    I/O     I
XLXN_159              2       0     0   3     FB2_14  48    I/O     I
DTR_A                 2       0     0   3     FB2_15  45    I/O     O
XLXN_150              2       0     0   3     FB2_16  44    I/O     I
XLXN_147              2       0     0   3     FB2_17  43    I/O     I
RXD_B_OC              1       0     0   4     FB2_18  49    I/O     O

Signals Used by Logic in Function Block
  1: CPLD_OE            9: SPY_EN            17: XLXN_168 
  2: FTDI_DTR_A        10: SR_CLK            18: CTS_B.PIN 
  3: FTDI_TXD_B        11: SR_DATA           19: FTDI_RXD_B.PIN 
  4: I2C_EN_B          12: XLXN_149          20: RXD_B 
  5: MPSSE_EN_A        13: XLXN_150          21: FTDI_CTS_A.PIN 
  6: MPSSE_EN_B        14: XLXN_159          22: TXD_C 
  7: RXD_C             15: XLXN_160          23: FTDI_TXD_D 
  8: RXD_D             16: XLXN_161         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
FTDI_RXD_B           X....X.XX..........X.................... 5
FTDI_RTS_B           X....X.XX..........X.................... 5
XLXN_168             .........X..X........................... 2
FTDI_CTS_B           X....X...........X...................... 3
FTDI_RXD_C           X.X...X.X.............X................. 5
XLXN_162             .........X.....X........................ 2
FTDI_RXD_D           X......XX............X.................. 4
TXD_D                X.X.....X.............X................. 4
XLXN_161             .........X....X......................... 2
CTS_B                X..X.X............X..................... 4
CTS_B_OC             X.XX.X.................................. 4
TXD_B                ..X..................................... 1
XLXN_160             .........X...X.......................... 2
XLXN_159             .........X......X....................... 2
DTR_A                XX..X...............X................... 4
XLXN_150             .........X.X............................ 2
XLXN_147             .........XX............................. 2
RXD_B_OC             X..X.X............X..................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


BUZZER <= ((BUZZER_EN_RX AND NOT RXD_D)
	OR (BUZZER_EN_TX AND NOT FTDI_TXD_D_INT));

FDCPE_BUZZER_EN_RX: FDCPE port map (BUZZER_EN_RX,'0','0',BUZZER_EN_RX_CLR,BUZZER_EN_RX_PRE);
BUZZER_EN_RX_CLR <= (NOT XLXN_162 AND SR_LOAD);
BUZZER_EN_RX_PRE <= (XLXN_162 AND SR_LOAD);

FDCPE_BUZZER_EN_TX: FDCPE port map (BUZZER_EN_TX,'0','0',BUZZER_EN_TX_CLR,BUZZER_EN_TX_PRE);
BUZZER_EN_TX_CLR <= (NOT XLXN_161 AND SR_LOAD);
BUZZER_EN_TX_PRE <= (XLXN_161 AND SR_LOAD);


CTS_A_I <= FTDI_RXD_A.PIN;
CTS_A <= CTS_A_I when CTS_A_OE = '1' else 'Z';
CTS_A_OE <= (CPLD_OE AND MPSSE_EN_A AND NOT I2C_EN_A);


CTS_A_OC <= (CPLD_OE AND NOT FTDI_TXD_A AND MPSSE_EN_A AND I2C_EN_A);


CTS_B_I <= FTDI_RXD_B.PIN;
CTS_B <= CTS_B_I when CTS_B_OE = '1' else 'Z';
CTS_B_OE <= (CPLD_OE AND MPSSE_EN_B AND NOT I2C_EN_B);


CTS_B_OC <= (CPLD_OE AND NOT FTDI_TXD_B AND MPSSE_EN_B AND I2C_EN_B);


DTR_A <= NOT (((CPLD_OE AND MPSSE_EN_A AND NOT FTDI_CTS_A.PIN)
	OR (CPLD_OE AND NOT MPSSE_EN_A AND NOT FTDI_DTR_A)));


DTR_B <= NOT (((CPLD_OE AND MPSSE_EN_B AND NOT FTDI_CTS_B.PIN)
	OR (CPLD_OE AND NOT MPSSE_EN_B AND NOT FTDI_DTR_B)));


FTDI_CTS_A_I <= CTS_A.PIN;
FTDI_CTS_A <= FTDI_CTS_A_I when FTDI_CTS_A_OE = '1' else 'Z';
FTDI_CTS_A_OE <= (CPLD_OE AND NOT MPSSE_EN_A);


FTDI_CTS_B_I <= CTS_B.PIN;
FTDI_CTS_B <= FTDI_CTS_B_I when FTDI_CTS_B_OE = '1' else 'Z';
FTDI_CTS_B_OE <= (CPLD_OE AND NOT MPSSE_EN_B);


FTDI_RTS_A_I <= RXD_A;
FTDI_RTS_A <= FTDI_RTS_A_I when FTDI_RTS_A_OE = '1' else 'Z';
FTDI_RTS_A_OE <= (CPLD_OE AND MPSSE_EN_A);


FTDI_RTS_B_I <= ((SPY_EN AND RXD_D)
	OR (NOT SPY_EN AND RXD_B));
FTDI_RTS_B <= FTDI_RTS_B_I when FTDI_RTS_B_OE = '1' else 'Z';
FTDI_RTS_B_OE <= (CPLD_OE AND MPSSE_EN_B);


FTDI_RXD_A_I <= RXD_A;
FTDI_RXD_A <= FTDI_RXD_A_I when FTDI_RXD_A_OE = '1' else 'Z';
FTDI_RXD_A_OE <= (CPLD_OE AND NOT MPSSE_EN_A);


FTDI_RXD_B_I <= ((SPY_EN AND RXD_D)
	OR (NOT SPY_EN AND RXD_B));
FTDI_RXD_B <= FTDI_RXD_B_I when FTDI_RXD_B_OE = '1' else 'Z';
FTDI_RXD_B_OE <= (CPLD_OE AND NOT MPSSE_EN_B);


FTDI_RXD_C <= ((NOT CPLD_OE)
	OR (NOT SPY_EN AND RXD_C)
	OR (FTDI_TXD_B AND SPY_EN AND FTDI_TXD_D));


FTDI_RXD_D <= NOT (((CPLD_OE AND NOT RXD_D)
	OR (CPLD_OE AND SPY_EN AND NOT TXD_C)));

FDCPE_I2C_EN_A: FDCPE port map (I2C_EN_A,'0','0',I2C_EN_A_CLR,I2C_EN_A_PRE);
I2C_EN_A_CLR <= (NOT XLXN_147 AND SR_LOAD);
I2C_EN_A_PRE <= (XLXN_147 AND SR_LOAD);

FDCPE_I2C_EN_B: FDCPE port map (I2C_EN_B,'0','0',I2C_EN_B_CLR,I2C_EN_B_PRE);
I2C_EN_B_CLR <= (NOT XLXN_150 AND SR_LOAD);
I2C_EN_B_PRE <= (XLXN_150 AND SR_LOAD);

FDCPE_MPSSE_EN_A: FDCPE port map (MPSSE_EN_A,'0','0',MPSSE_EN_A_CLR,MPSSE_EN_A_PRE);
MPSSE_EN_A_CLR <= (NOT XLXN_149 AND SR_LOAD);
MPSSE_EN_A_PRE <= (XLXN_149 AND SR_LOAD);

FDCPE_MPSSE_EN_B: FDCPE port map (MPSSE_EN_B,'0','0',MPSSE_EN_B_CLR,MPSSE_EN_B_PRE);
MPSSE_EN_B_CLR <= (NOT XLXN_168 AND SR_LOAD);
MPSSE_EN_B_PRE <= (XLXN_168 AND SR_LOAD);

FDCPE_OPTO_EN: FDCPE port map (OPTO_EN,'0','0',OPTO_EN_CLR,OPTO_EN_PRE);
OPTO_EN_CLR <= (NOT XLXN_160 AND SR_LOAD);
OPTO_EN_PRE <= (XLXN_160 AND SR_LOAD);


RXD_A_OC <= (NOT FTDI_RXD_A.PIN AND CPLD_OE AND MPSSE_EN_A AND 
	I2C_EN_A);


RXD_B_OC <= (CPLD_OE AND NOT FTDI_RXD_B.PIN AND MPSSE_EN_B AND 
	I2C_EN_B);

FDCPE_SPY_EN: FDCPE port map (SPY_EN,'0','0',SPY_EN_CLR,SPY_EN_PRE);
SPY_EN_CLR <= (NOT XLXN_159 AND SR_LOAD);
SPY_EN_PRE <= (XLXN_159 AND SR_LOAD);


TXD_A <= FTDI_TXD_A;


TXD_B <= FTDI_TXD_B;


TXD_D <= NOT (((CPLD_OE AND NOT FTDI_TXD_D)
	OR (CPLD_OE AND NOT FTDI_TXD_B AND SPY_EN)));

FDCPE_XLXN_147: FDCPE port map (XLXN_147,SR_DATA,SR_CLK,'0','0');

FDCPE_XLXN_149: FDCPE port map (XLXN_149,XLXN_147,SR_CLK,'0','0');

FDCPE_XLXN_150: FDCPE port map (XLXN_150,XLXN_149,SR_CLK,'0','0');

FDCPE_XLXN_159: FDCPE port map (XLXN_159,XLXN_168,SR_CLK,'0','0');

FDCPE_XLXN_160: FDCPE port map (XLXN_160,XLXN_159,SR_CLK,'0','0');

FDCPE_XLXN_161: FDCPE port map (XLXN_161,XLXN_160,SR_CLK,'0','0');

FDCPE_XLXN_162: FDCPE port map (XLXN_162,XLXN_161,SR_CLK,'0','0');

FDCPE_XLXN_168: FDCPE port map (XLXN_168,XLXN_150,SR_CLK,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-10-VQ64


   -----------------------------------------------  
  /48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 \
 | 49                                           32 | 
 | 50                                           31 | 
 | 51                                           30 | 
 | 52                                           29 | 
 | 53                                           28 | 
 | 54                                           27 | 
 | 55                                           26 | 
 | 56              XC9536XL-10-VQ64             25 | 
 | 57                                           24 | 
 | 58                                           23 | 
 | 59                                           22 | 
 | 60                                           21 | 
 | 61                                           20 | 
 | 62                                           19 | 
 | 63                                           18 | 
 | 64                                           17 | 
 \ 1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 /
   -----------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 NC                               33 TXD_C                         
  2 FTDI_RXD_C                       34 NC                            
  3 VCC                              35 TXD_A                         
  4 NC                               36 RXD_A_OC                      
  5 FTDI_DTR_B                       37 VCC                           
  6 FTDI_CTS_B                       38 SR_CLK                        
  7 FTDI_RTS_B                       39 SR_LOAD                       
  8 FTDI_RXD_B                       40 NC                            
  9 FTDI_TXD_B                       41 GND                           
 10 FTDI_DTR_A                       42 DTR_B                         
 11 FTDI_CTS_A                       43 CPLD_OE                       
 12 NC                               44 RXD_C                         
 13 NC                               45 DTR_A                         
 14 NC                               46 NC                            
 15 FTDI_RTS_A                       47 NC                            
 16 FTDI_RXD_A                       48 RXD_B                         
 17 FTDI_TXD_A                       49 RXD_B_OC                      
 18 NC                               50 SR_DATA                       
 19 BUZZER                           51 NC                            
 20 OPTO_EN                          52 NC                            
 21 GND                              53 TDO                           
 22 FTDI_TXD_D_INT                   54 GND                           
 23 NC                               55 VCC                           
 24 CTS_A                            56 TXD_B                         
 25 RXD_A                            57 CTS_B_OC                      
 26 NC                               58 NC                            
 27 CTS_A_OC                         59 NC                            
 28 TDI                              60 CTS_B                         
 29 TMS                              61 RXD_D                         
 30 TCK                              62 TXD_D                         
 31 NC                               63 FTDI_RXD_D                    
 32 NC                               64 FTDI_TXD_D                    


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536xl-10-VQ64
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
