# rancigen
Random [gate-level logic] Circuit Generator

Generates verilog output. Intended for use in testing eda tools I develop.