
*** Running vivado
    with args -log zynq_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zynq_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top zynq_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 511.188 ; gain = 118.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_top' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/zynq_top.v:8]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30482' bound to instance 'U0' of component 'axi_bram_ctrl' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-3919] null assignment ignored [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11670]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11670]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23289]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (4#1) [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (5#1) [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (7#1) [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (8#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24481]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24759]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29169]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16206]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:20111]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21452]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15714]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (14#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:788]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (15#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (16#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (17#1) [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (18#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (19#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (20#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (21#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (22#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (23#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' requires 10 connections, but only 6 given [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:823]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:804]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (24#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:788]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (33#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (34#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00s2a_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (36#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (38#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1203]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (42#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (47#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (50#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' requires 86 connections, but only 84 given [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1764]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (51#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1203]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1851]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (56#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (57#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_0' (66#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (67#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (67#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (67#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (68#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 69 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 69 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 69 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (68#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (68#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_0' (69#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 70 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 70 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 70 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (69#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (69#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (70#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (71#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1851]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (72#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (73#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'design_1_axi_smc_0' requires 73 connections, but only 71 given [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:241]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:78]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (82#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (83#1) [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (84#1) [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (85#1) [D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (86#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (87#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (87#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (87#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (88#1) [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:396]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1' (89#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net emio_gpio_tri_i_0 in module/entity design_1_wrapper does not have driver. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (90#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'calc' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:31]
	Parameter rom_depth bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mpram' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:271]
INFO: [Synth 8-6157] synthesizing module 'mpram_axi_interconnect_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:645]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1HQ7SPI' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1HQ7SPI' (91#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:12]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_164OB99' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1279]
INFO: [Synth 8-6157] synthesizing module 'mpram_s00_data_fifo_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mpram_s00_data_fifo_0' (92#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_s00_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'mpram_s00_data_fifo_0' requires 38 connections, but only 37 given [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1434]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_164OB99' (93#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1279]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_CT92C5' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1474]
INFO: [Synth 8-6157] synthesizing module 'mpram_s01_data_fifo_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mpram_s01_data_fifo_0' (94#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_s01_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'mpram_s01_data_fifo_0' requires 44 connections, but only 43 given [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1653]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_CT92C5' (95#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1474]
INFO: [Synth 8-6157] synthesizing module 'mpram_xbar_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mpram_xbar_0' (96#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'mpram_xbar_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1248]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_rdata' does not match port width (64) of module 'mpram_xbar_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1266]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rid' does not match port width (12) of module 'mpram_xbar_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1267]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'mpram_xbar_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1268]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'mpram_xbar_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1270]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'mpram_xbar_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1271]
WARNING: [Synth 8-350] instance 'xbar' of module 'mpram_xbar_0' requires 78 connections, but only 74 given [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:1202]
INFO: [Synth 8-6155] done synthesizing module 'mpram_axi_interconnect_0' (97#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:645]
INFO: [Synth 8-6157] synthesizing module 'mpram_axi_warpper_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_axi_warpper_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mpram_axi_warpper_0' (98#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_axi_warpper_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_warpper' of module 'mpram_axi_warpper_0' requires 44 connections, but only 43 given [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:586]
INFO: [Synth 8-6157] synthesizing module 'mpram_block_ram_0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_block_ram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mpram_block_ram_0' (99#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/mpram_block_ram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mpram' (100#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/synth/mpram.v:271]
WARNING: [Synth 8-350] instance 'ram' of module 'mpram' requires 47 connections, but only 45 given [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:97]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sprom' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8675]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_init.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_init.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-3876] $readmem data file 'rom_init.mem' is read successfully [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1153]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2245]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (100#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sprom' (101#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8675]
INFO: [Synth 8-6157] synthesizing module 'loader' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/loader.sv:34]
	Parameter rom_depth bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sc_fifo' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/sc_fifo.sv:1]
	Parameter write_depth bound to: 32 - type: integer 
	Parameter write_width bound to: 32 - type: integer 
	Parameter read_width bound to: 32 - type: integer 
	Parameter prog_full_thresh bound to: 24 - type: integer 
	Parameter prog_empty_thresh bound to: 10 - type: integer 
	Parameter memory_type bound to: distributed - type: string 
	Parameter read_mode bound to: fwft - type: string 
	Parameter has_write_ack bound to: 0 - type: integer 
	Parameter has_almost_full bound to: 0 - type: integer 
	Parameter has_din_count bound to: 0 - type: integer 
	Parameter has_prog_full bound to: 1 - type: integer 
	Parameter has_overflow bound to: 0 - type: integer 
	Parameter has_dout_valid bound to: 0 - type: integer 
	Parameter has_almost_empty bound to: 0 - type: integer 
	Parameter has_dout_count bound to: 0 - type: integer 
	Parameter has_prog_empty bound to: 0 - type: integer 
	Parameter has_underflow bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 24 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 808464434 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000000000000010 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 24 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 808464434 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 5 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 22 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 27 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 27 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000010 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (101#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (102#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
INFO: [Synth 8-226] default block is never used [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (103#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (104#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (104#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (104#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (104#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (105#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (106#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'sc_fifo' (107#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/sc_fifo.sv:1]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'loader' (108#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/loader.sv:34]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/alu.sv:5]
INFO: [Synth 8-6157] synthesizing module 'router' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/router.sv:2]
	Parameter identity_width bound to: 4 - type: integer 
	Parameter stream_width bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'router' (109#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/router.sv:2]
INFO: [Synth 8-6157] synthesizing module 'router__parameterized0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/router.sv:2]
	Parameter identity_width bound to: 3 - type: integer 
	Parameter stream_width bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'router__parameterized0' (109#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/router.sv:2]
INFO: [Synth 8-6157] synthesizing module 'sc_fifo__parameterized0' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/sc_fifo.sv:1]
	Parameter write_depth bound to: 32 - type: integer 
	Parameter write_width bound to: 36 - type: integer 
	Parameter read_width bound to: 36 - type: integer 
	Parameter prog_full_thresh bound to: 24 - type: integer 
	Parameter prog_empty_thresh bound to: 10 - type: integer 
	Parameter memory_type bound to: distributed - type: string 
	Parameter read_mode bound to: fwft - type: string 
	Parameter has_write_ack bound to: 0 - type: integer 
	Parameter has_almost_full bound to: 0 - type: integer 
	Parameter has_din_count bound to: 0 - type: integer 
	Parameter has_prog_full bound to: 1 - type: integer 
	Parameter has_overflow bound to: 0 - type: integer 
	Parameter has_dout_valid bound to: 0 - type: integer 
	Parameter has_almost_empty bound to: 0 - type: integer 
	Parameter has_dout_count bound to: 0 - type: integer 
	Parameter has_prog_empty bound to: 0 - type: integer 
	Parameter has_underflow bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 36 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 24 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 808464434 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 36 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000000000000010 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 36 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 24 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 808464434 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 36 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 1152 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 5 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 22 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 27 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 27 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000010 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 36 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 36 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 36 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (109#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (109#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (109#1) [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'sc_fifo__parameterized0' (109#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/sc_fifo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fp_multiply' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/fp_multiply_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_multiply' (110#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/fp_multiply_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'router__parameterized1' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/router.sv:2]
	Parameter identity_width bound to: 2 - type: integer 
	Parameter stream_width bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'router__parameterized1' (110#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/router.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fp_accumulator' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/fp_accumulator_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_accumulator' (111#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/fp_accumulator_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'router__parameterized2' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/router.sv:2]
	Parameter identity_width bound to: 1 - type: integer 
	Parameter stream_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'router__parameterized2' (111#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/router.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fp_divide' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/fp_divide_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_divide' (112#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/.Xil/Vivado-39236-MSI/realtime/fp_divide_stub.v:6]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'alu' (113#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/alu.sv:5]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'calc' (114#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:31]
INFO: [Synth 8-6157] synthesizing module 'bram_zynq_calc' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:7]
	Parameter CLK_PERIOD bound to: 50000 - type: integer 
	Parameter ADDR_IDLE bound to: 4'b0000 
	Parameter ADDR_START bound to: 4'b0001 
	Parameter ADDR_ADD bound to: 4'b0010 
	Parameter HEAD_REPLY bound to: 4'b0011 
	Parameter DATA1_REPLY bound to: 4'b0100 
	Parameter DATA2_REPLY bound to: 4'b0101 
	Parameter DATA3_REPLY bound to: 4'b0110 
	Parameter DATA4_REPLY bound to: 4'b0111 
	Parameter AA_REPLY bound to: 4'b1000 
	Parameter END_REPLY bound to: 4'b1001 
	Parameter DATA_IDLE bound to: 4'b0000 
	Parameter DATA_HEAD bound to: 4'b0001 
	Parameter DATA_TYPE bound to: 4'b0010 
	Parameter DATA_LENGTH_H bound to: 4'b0011 
	Parameter DATA_LENGTH_L bound to: 4'b0100 
	Parameter DATA_WAIT bound to: 4'b0101 
	Parameter DATA_END bound to: 4'b0110 
	Parameter BRAM_ZYNQ_START_ADDR bound to: 0 - type: integer 
	Parameter INIT_W_PARA_ADDR bound to: 0 - type: integer 
	Parameter INIT_Z_PARA_ADDR bound to: 256 - type: integer 
	Parameter INIT_M_PARA_ADDR bound to: 512 - type: integer 
	Parameter INIT_T_PARA_ADDR bound to: 576 - type: integer 
	Parameter INIT_X_PARA_ADDR bound to: 640 - type: integer 
	Parameter INIT_STEP_PARA_ADDR bound to: 720 - type: integer 
	Parameter INIT_1STEP_PARA_ADDR bound to: 724 - type: integer 
	Parameter INIT_1_PARA_ADDR bound to: 728 - type: integer 
	Parameter INIT_MACHINE_PARA_ADDR bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:595]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:595]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:596]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:596]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:597]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:597]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:598]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:598]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:599]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:599]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:600]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:600]
INFO: [Synth 8-6155] done synthesizing module 'bram_zynq_calc' (115#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/bram_zynq_calc.v:7]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/uart_top.v:3]
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter CLK_PERIOD bound to: 50000 - type: integer 
	Parameter INIT_Y_PARA_ADDR bound to: 704 - type: integer 
	Parameter IDLE_TX bound to: 4'b0000 
	Parameter HEAD_TX bound to: 4'b0001 
	Parameter TYPE_TX bound to: 4'b0010 
	Parameter LENGTH_H_TX bound to: 4'b0011 
	Parameter LENGTH_L_TX bound to: 4'b0100 
	Parameter DATA_TX bound to: 4'b0101 
	Parameter DATA_AA_TX bound to: 4'b0110 
	Parameter DATA_CRC_TX bound to: 4'b0111 
	Parameter IDLE_RX bound to: 4'b0000 
	Parameter DATA1_RX bound to: 4'b0001 
	Parameter DATA2_RX bound to: 4'b0010 
	Parameter DATA3_RX bound to: 4'b0011 
	Parameter DATA4_RX bound to: 4'b0100 
	Parameter DATA_AA_RX bound to: 4'b0101 
	Parameter DATA_CRC_RX bound to: 4'b0110 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/uart_top.v:45]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/uart_rx.v:4]
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter CLK_PERIOD bound to: 50000 - type: integer 
	Parameter CLK_DIV bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (116#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/uart_rx.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/uart_tx.v:3]
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter CLK_PERIOD bound to: 50000 - type: integer 
	Parameter CLK_DIV bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (117#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (118#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/uart_top.v:3]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'zynq_top' (119#1) [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/zynq_top.v:8]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[35]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[34]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[33]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[32]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design loader has unconnected port ram_rresp[1]
WARNING: [Synth 8-3331] design loader has unconnected port ram_rresp[0]
WARNING: [Synth 8-3331] design loader has unconnected port ram_bresp[1]
WARNING: [Synth 8-3331] design loader has unconnected port ram_bresp[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port wea[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port dina[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port dina[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port dina[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port dina[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port dina[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port dina[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port dina[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 979.508 ; gain = 587.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:emio_gpio_tri_i[0] to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:120]
WARNING: [Synth 8-3295] tying undriven pin xpm_fifo_sync:injectsbiterr to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/sc_fifo.sv:124]
WARNING: [Synth 8-3295] tying undriven pin xpm_fifo_sync:injectdbiterr to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/sc_fifo.sv:124]
WARNING: [Synth 8-3295] tying undriven pin xpm_fifo_sync:injectsbiterr to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/sc_fifo.sv:124]
WARNING: [Synth 8-3295] tying undriven pin xpm_fifo_sync:injectdbiterr to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/sc_fifo.sv:124]
WARNING: [Synth 8-3295] tying undriven pin ram:s_0_arregion[3] to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:97]
WARNING: [Synth 8-3295] tying undriven pin ram:s_0_arregion[2] to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:97]
WARNING: [Synth 8-3295] tying undriven pin ram:s_0_arregion[1] to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:97]
WARNING: [Synth 8-3295] tying undriven pin ram:s_0_arregion[0] to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:97]
WARNING: [Synth 8-3295] tying undriven pin ram:s_1_awregion[3] to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:97]
WARNING: [Synth 8-3295] tying undriven pin ram:s_1_awregion[2] to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:97]
WARNING: [Synth 8-3295] tying undriven pin ram:s_1_awregion[1] to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:97]
WARNING: [Synth 8-3295] tying undriven pin ram:s_1_awregion[0] to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:97]
WARNING: [Synth 8-3295] tying undriven pin rom:injectsbiterra to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:169]
WARNING: [Synth 8-3295] tying undriven pin rom:injectdbiterra to constant 0 [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/calc/src/calc.sv:169]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 979.508 ; gain = 587.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 979.508 ; gain = 587.262
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_xbar_0/mpram_xbar_0/mpram_xbar_0_in_context.xdc] for cell 'u2_calc/ram/axi_interconnect/xbar'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_xbar_0/mpram_xbar_0/mpram_xbar_0_in_context.xdc] for cell 'u2_calc/ram/axi_interconnect/xbar'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_axi_warpper_0/mpram_axi_warpper_0/mpram_axi_warpper_0_in_context.xdc] for cell 'u2_calc/ram/axi_warpper'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_axi_warpper_0/mpram_axi_warpper_0/mpram_axi_warpper_0_in_context.xdc] for cell 'u2_calc/ram/axi_warpper'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_block_ram_0/mpram_block_ram_0/mpram_blk_mem_gen_0_0_in_context.xdc] for cell 'u2_calc/ram/block_ram'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_block_ram_0/mpram_block_ram_0/mpram_blk_mem_gen_0_0_in_context.xdc] for cell 'u2_calc/ram/block_ram'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_s00_data_fifo_0/mpram_s00_data_fifo_0/mpram_s00_data_fifo_0_in_context.xdc] for cell 'u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_s00_data_fifo_0/mpram_s00_data_fifo_0/mpram_s00_data_fifo_0_in_context.xdc] for cell 'u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_s01_data_fifo_0/mpram_s01_data_fifo_0/mpram_s01_data_fifo_0_in_context.xdc] for cell 'u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_s01_data_fifo_0/mpram_s01_data_fifo_0/mpram_s01_data_fifo_0_in_context.xdc] for cell 'u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/ip/fp_divide/fp_divide/fp_divide_in_context.xdc] for cell 'u2_calc/alu/fp_divide'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/ip/fp_divide/fp_divide/fp_divide_in_context.xdc] for cell 'u2_calc/alu/fp_divide'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/ip/fp_accumulator/fp_accumulator/fp_accumulator_in_context.xdc] for cell 'u2_calc/alu/fp_accumulator'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/ip/fp_accumulator/fp_accumulator/fp_accumulator_in_context.xdc] for cell 'u2_calc/alu/fp_accumulator'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/ip/fp_multiply/fp_multiply/fp_multiply_in_context.xdc] for cell 'u2_calc/alu/fp_multiply'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/ip/fp_multiply/fp_multiply/fp_multiply_in_context.xdc] for cell 'u2_calc/alu/fp_multiply'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'u1_zynq_process/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'u1_zynq_process/design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'u1_zynq_process/design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'u1_zynq_process/design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'u1_zynq_process/design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'u1_zynq_process/design_1_i/rst_ps7_0_50M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1406.566 ; gain = 0.531
Parsing XDC File [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc]
Finished Parsing XDC File [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1408.492 ; gain = 0.531
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_2/xpm_fifo_sync'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_2/xpm_fifo_sync'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_3/xpm_fifo_sync'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_3/xpm_fifo_sync'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/loader/inst_fifo/xpm_fifo_sync'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/loader/inst_fifo/xpm_fifo_sync'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_1/xpm_fifo_sync'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_1/xpm_fifo_sync'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1408.492 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1411.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  FDR => FDRE: 25 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1411.789 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1411.789 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u2_calc/alu/fp_accumulator' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u2_calc/alu/fp_divide' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u2_calc/alu/fp_multiply' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u2_calc/ram/axi_warpper' at clock pin 's_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u2_calc/ram/axi_interconnect/xbar' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/processing_system7_0/inst. (constraint file  E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/rst_ps7_0_50M/U0. (constraint file  E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/dont_touch.xdc, line 119).
Applied set_property DONT_TOUCH = true for u2_calc/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/ram/axi_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/ram/axi_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/ram/axi_warpper. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/ram/block_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/alu/fp_divide. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/alu/fp_accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/alu/fp_multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/loader/inst_fifo/xpm_fifo_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/alu/fifo_2/xpm_fifo_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/alu/fifo_3/xpm_fifo_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_calc/alu/fifo_1/xpm_fifo_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_addr_rst_cmb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sng_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5546] ROM "act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-5544] ROM "arb_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_accum_continue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_beat_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'execute_state_reg' in module 'loader'
INFO: [Synth 8-5544] ROM "ram_arvalid0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_awvalid0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_signal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'router'
INFO: [Synth 8-5544] ROM "axi_m_0_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_m_1_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_m_0_stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_m_1_stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'router__parameterized0'
INFO: [Synth 8-5544] ROM "axi_m_0_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_m_1_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_m_0_stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_m_1_stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'router__parameterized1'
INFO: [Synth 8-5544] ROM "axi_m_0_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_m_1_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_m_0_stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_m_1_stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'router__parameterized2'
INFO: [Synth 8-5544] ROM "axi_m_0_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_m_1_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_m_0_stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_m_1_stream" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_addr_reg' in module 'bram_zynq_calc'
INFO: [Synth 8-802] inferred FSM for state register 'state_data_reg' in module 'bram_zynq_calc'
INFO: [Synth 8-5544] ROM "data_4bty_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zynq_reply_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_zynq_dout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pack_type" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "state_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/new/uart_top.v:254]
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_y_reg' in module 'uart_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_tx_reg' in module 'uart_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_rx_reg' in module 'uart_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0010
                  iSTATE |                             0100 |                             0100
                 iSTATE1 |                             1000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'execute_state_reg' in module 'loader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                           000001
                 iSTATE4 |                           000010 |                           000010
                 iSTATE1 |                           000100 |                           000100
                 iSTATE3 |                           010000 |                           010000
                 iSTATE2 |                           001000 |                           001000
                 iSTATE0 |                           100000 |                           100000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'router'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                           000001
                 iSTATE4 |                           000010 |                           000010
                 iSTATE1 |                           000100 |                           000100
                 iSTATE3 |                           010000 |                           010000
                 iSTATE2 |                           001000 |                           001000
                 iSTATE0 |                           100000 |                           100000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'router__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                           000001
                 iSTATE4 |                           000010 |                           000010
                 iSTATE1 |                           000100 |                           000100
                 iSTATE3 |                           010000 |                           010000
                 iSTATE2 |                           001000 |                           001000
                 iSTATE0 |                           100000 |                           100000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'router__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                           000001
                 iSTATE4 |                           000010 |                           000010
                 iSTATE1 |                           000100 |                           000100
                 iSTATE3 |                           010000 |                           010000
                 iSTATE2 |                           001000 |                           001000
                 iSTATE0 |                           100000 |                           100000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'router__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DATA_IDLE |                          0000001 |                             0000
               DATA_HEAD |                          1000000 |                             0001
               DATA_TYPE |                          0100000 |                             0010
           DATA_LENGTH_H |                          0010000 |                             0011
           DATA_LENGTH_L |                          0001000 |                             0100
               DATA_WAIT |                          0000100 |                             0101
                DATA_END |                          0000010 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_data_reg' using encoding 'one-hot' in module 'bram_zynq_calc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ADDR_IDLE |                       0000000001 |                             0000
              ADDR_START |                       0000000010 |                             0001
                ADDR_ADD |                       0000000100 |                             0010
              HEAD_REPLY |                       0000001000 |                             0011
             DATA1_REPLY |                       0000010000 |                             0100
             DATA2_REPLY |                       0000100000 |                             0101
             DATA3_REPLY |                       0001000000 |                             0110
             DATA4_REPLY |                       0010000000 |                             0111
                AA_REPLY |                       0100000000 |                             1000
               END_REPLY |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_addr_reg' using encoding 'one-hot' in module 'bram_zynq_calc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             0000
                 iSTATE0 |                              001 |                             0011
                  iSTATE |                              010 |                             0100
                 iSTATE1 |                              011 |                             0001
                 iSTATE2 |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_y_reg' using encoding 'sequential' in module 'uart_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 IDLE_TX |                              000 |                             0000
                 HEAD_TX |                              001 |                             0001
                 TYPE_TX |                              010 |                             0010
             LENGTH_H_TX |                              011 |                             0011
             LENGTH_L_TX |                              100 |                             0100
                 DATA_TX |                              101 |                             0101
              DATA_AA_TX |                              110 |                             0110
             DATA_CRC_TX |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_tx_reg' using encoding 'sequential' in module 'uart_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 IDLE_RX |                              000 |                             0000
                DATA1_RX |                              001 |                             0001
                DATA2_RX |                              010 |                             0010
                DATA3_RX |                              011 |                             0011
                DATA4_RX |                              100 |                             0100
              DATA_AA_RX |                              101 |                             0101
             DATA_CRC_RX |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rx_reg' using encoding 'sequential' in module 'uart_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |          14|      6610|
|2     |sc_exit_v1_0_8_top__GC0                 |           1|       529|
|3     |sc_mmu_v1_0_7_top__GC0                  |           1|      2213|
|4     |sc_si_converter_v1_0_7_wrap_narrow__GC0 |           1|      3495|
|5     |sc_si_converter_v1_0_7_top__GC0         |           1|       210|
|6     |bd_afc3_s00tr_0                         |           1|       292|
|7     |bd_afc3__GC0                            |           1|      2724|
|8     |design_1__GC0                           |           1|      1416|
|9     |zynq_top__GC0                           |           1|     11930|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 36    
	   4 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 8     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 23    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 41    
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	             2178 Bit    Registers := 28    
	              156 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 10    
	               32 Bit    Registers := 26    
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 29    
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 28    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 419   
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 14    
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 5     
	   3 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 25    
	   3 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 7     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 40    
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 15    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 23    
	   6 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 54    
	   3 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 11    
	  11 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 29    
	   8 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 173   
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 31    
	   3 Input      2 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 125   
	   4 Input      1 Bit        Muxes := 42    
	  10 Input      1 Bit        Muxes := 49    
	   7 Input      1 Bit        Muxes := 36    
	  12 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 335   
	   3 Input      1 Bit        Muxes := 37    
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_7_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module loader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module router 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 4     
	   3 Input     33 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
Module router__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 4     
	   3 Input     33 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_memory_base__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module xpm_fifo_reg_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_base__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_memory_base__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module xpm_fifo_reg_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_base__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module router__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 4     
	   3 Input     33 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
Module router__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 6     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module bram_zynq_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  10 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module uart_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][0]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]' (FDRE) to 'u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[user][3] )
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'u1_zynq_process/design_1_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_b2b_brst_reg )
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/i_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[0]' (FDRE) to 'u1_zynq_process/design_1_i/i_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/i_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0]' (FDRE) to 'u1_zynq_process/design_1_i/i_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/i_0/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[1]' (FD) to 'u1_zynq_process/design_1_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1_zynq_process/design_1_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'u1_zynq_process/design_1_i/i_0/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2_calc/\alu/router_b/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2_calc/\alu/router_d/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2_calc/\alu/router_c/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2_calc/\alu/router_a/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u4_uart_top/\bram_uart_we_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/uart_rx_INST0/cnt_div_reg[5]' (FDC_1) to 'i_0/u4_uart_top/uart_rx_INST0/cnt_div_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/uart_rx_INST0/cnt_div_reg[6]' (FDC_1) to 'i_0/u4_uart_top/uart_rx_INST0/cnt_div_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/uart_rx_INST0/cnt_div_reg[7]' (FDC_1) to 'i_0/u4_uart_top/uart_rx_INST0/cnt_div_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u4_uart_top/\uart_rx_INST0/cnt_div_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_type_reg[7]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_type_reg[6]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_type_reg[5]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_type_reg[4]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_type_reg[3]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_type_reg[2]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_type_reg[1]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_type_reg[0]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[1]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[2]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[3]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[5]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[6]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[7]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[8]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[9]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[10]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[11]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[12]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[13]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/data_length_reg[14]' (FDCE) to 'i_0/u4_uart_top/data_length_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u4_uart_top/\data_length_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/uart_tx_INST0/count_reg[9]' (FDC) to 'i_0/u4_uart_top/uart_tx_INST0/count_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/uart_tx_INST0/count_reg[10]' (FDC) to 'i_0/u4_uart_top/uart_tx_INST0/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/uart_tx_INST0/count_reg[11]' (FDC) to 'i_0/u4_uart_top/uart_tx_INST0/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/uart_tx_INST0/count_reg[12]' (FDC) to 'i_0/u4_uart_top/uart_tx_INST0/count_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/uart_tx_INST0/count_reg[13]' (FDC) to 'i_0/u4_uart_top/uart_tx_INST0/count_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u4_uart_top/uart_tx_INST0/count_reg[14]' (FDC) to 'i_0/u4_uart_top/uart_tx_INST0/count_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u4_uart_top/\uart_tx_INST0/count_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u3_bram_zynq_calc/\next_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/u3_bram_zynq_calc/bram_zynq_we_reg[0]' (FDCE) to 'i_0/u3_bram_zynq_calc/bram_zynq_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u3_bram_zynq_calc/bram_zynq_we_reg[1]' (FDCE) to 'i_0/u3_bram_zynq_calc/bram_zynq_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u3_bram_zynq_calc/bram_zynq_we_reg[2]' (FDCE) to 'i_0/u3_bram_zynq_calc/bram_zynq_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u3_bram_zynq_calc/bram_zynq_dout_reg[2]' (FDCE) to 'i_0/u3_bram_zynq_calc/bram_zynq_dout_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u3_bram_zynq_calc/\bram_zynq_dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1_zynq_process/design_1_i /axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1_zynq_process/design_1_i /axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[sc_route][63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[71] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------------------+---------------+----------------+
|Module Name     | RTL Object             | Depth x Width | Implemented As | 
+----------------+------------------------+---------------+----------------+
|xpm_memory_base | gen_rd_a.douta_reg_reg | 1024x32       | Block RAM      | 
+----------------+------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12   | 
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12   | 
|i_0/u2_calc/\loader/inst_fifo/xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 32              | RAM32M x 6    | 
|i_0/u2_calc/\alu/fifo_1/xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 36              | RAM32M x 6    | 
|i_0/u2_calc/\alu/fifo_2/xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 32              | RAM32M x 6    | 
|i_0/u2_calc/\alu/fifo_3/xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 32              | RAM32M x 6    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/u2_calc/rom/xpm_memory_base_inst/i_0/gen_rd_a.douta_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           2|       217|
|2     |sc_exit_v1_0_8_top__GC0                 |           1|       271|
|3     |sc_mmu_v1_0_7_top__GC0                  |           1|       416|
|4     |sc_si_converter_v1_0_7_wrap_narrow__GC0 |           1|      1675|
|5     |sc_si_converter_v1_0_7_top__GC0         |           1|       145|
|6     |bd_afc3_s00tr_0                         |           1|       235|
|7     |bd_afc3__GC0                            |           1|      2203|
|8     |design_1__GC0                           |           1|      1143|
|9     |zynq_top__GC0                           |           1|      5975|
|10    |sc_util_v1_0_4_axi_reg_stall__1         |           1|       232|
|11    |sc_util_v1_0_4_axi_reg_stall__2         |           1|       222|
|12    |sc_util_v1_0_4_axi_reg_stall__3         |           1|        57|
|13    |sc_util_v1_0_4_axi_reg_stall__4         |           2|       384|
|14    |sc_util_v1_0_4_axi_reg_stall__5         |           2|       372|
|15    |sc_util_v1_0_4_axi_reg_stall__6         |           1|       232|
|16    |sc_util_v1_0_4_axi_reg_stall__7         |           1|       282|
|17    |sc_util_v1_0_4_axi_reg_stall__8         |           1|       117|
|18    |sc_util_v1_0_4_axi_reg_stall__9         |           2|       337|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u2_calc/ram/axi_warpper/bram_clk_a' to pin 'u2_calc/ram/axi_warpper/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12   | 
|\u1_zynq_process/design_1_i /axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12   | 
|i_0/u2_calc/\loader/inst_fifo/xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 32              | RAM32M x 6    | 
|i_0/u2_calc/\alu/fifo_1/xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 36              | RAM32M x 6    | 
|i_0/u2_calc/\alu/fifo_2/xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 32              | RAM32M x 6    | 
|i_0/u2_calc/\alu/fifo_3/xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 32              | RAM32M x 6    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           2|       212|
|2     |sc_exit_v1_0_8_top__GC0                 |           1|       271|
|3     |sc_mmu_v1_0_7_top__GC0                  |           1|       416|
|4     |sc_si_converter_v1_0_7_wrap_narrow__GC0 |           1|      1675|
|5     |sc_si_converter_v1_0_7_top__GC0         |           1|       145|
|6     |bd_afc3_s00tr_0                         |           1|       235|
|7     |bd_afc3__GC0                            |           1|      2203|
|8     |design_1__GC0                           |           1|      1143|
|9     |zynq_top__GC0                           |           1|      5992|
|10    |sc_util_v1_0_4_axi_reg_stall__1         |           1|       232|
|11    |sc_util_v1_0_4_axi_reg_stall__2         |           1|       222|
|12    |sc_util_v1_0_4_axi_reg_stall__3         |           1|        57|
|13    |sc_util_v1_0_4_axi_reg_stall__4         |           2|       384|
|14    |sc_util_v1_0_4_axi_reg_stall__5         |           2|       372|
|15    |sc_util_v1_0_4_axi_reg_stall__6         |           1|       232|
|16    |sc_util_v1_0_4_axi_reg_stall__7         |           1|       282|
|17    |sc_util_v1_0_4_axi_reg_stall__8         |           1|       117|
|18    |sc_util_v1_0_4_axi_reg_stall__9         |           2|       332|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin u1_zynq_process/design_1_i:emio_gpio_tri_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2_calc/ram:s_0_arregion[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2_calc/ram:s_0_arregion[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2_calc/ram:s_0_arregion[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2_calc/ram:s_0_arregion[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2_calc/ram:s_1_awregion[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2_calc/ram:s_1_awregion[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2_calc/ram:s_1_awregion[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2_calc/ram:s_1_awregion[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |mpram_xbar_0          |         1|
|2     |mpram_s00_data_fifo_0 |         1|
|3     |mpram_s01_data_fifo_0 |         1|
|4     |mpram_axi_warpper_0   |         1|
|5     |mpram_block_ram_0     |         1|
|6     |fp_multiply           |         1|
|7     |fp_accumulator        |         1|
|8     |fp_divide             |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |fp_accumulator        |     1|
|2     |fp_divide             |     1|
|3     |fp_multiply           |     1|
|4     |mpram_axi_warpper_0   |     1|
|5     |mpram_block_ram_0     |     1|
|6     |mpram_s00_data_fifo_0 |     1|
|7     |mpram_s01_data_fifo_0 |     1|
|8     |mpram_xbar_0          |     1|
|9     |BIBUF                 |   130|
|10    |BUFG                  |     2|
|11    |CARRY4                |    96|
|12    |LUT1                  |   204|
|13    |LUT2                  |   485|
|14    |LUT3                  |   877|
|15    |LUT4                  |   498|
|16    |LUT5                  |   462|
|17    |LUT6                  |   890|
|18    |MUXF7                 |     4|
|19    |PS7                   |     1|
|20    |RAM32M                |   104|
|21    |RAMB36E1              |     2|
|22    |RAMB36E1_2            |     1|
|23    |SRL16                 |     2|
|24    |SRL16E                |    84|
|25    |SRLC32E               |    70|
|26    |FDR                   |    12|
|27    |FDRE                  |  4045|
|28    |FDSE                  |   137|
|29    |IBUF                  |     2|
|30    |OBUF                  |     1|
+------+----------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                                                                              |Module                                                      |Cells |
+------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
|1     |top                                                                                                   |                                                            |  8898|
|2     |  u1_zynq_process                                                                                     |design_1_wrapper                                            |  5105|
|3     |    design_1_i                                                                                        |design_1                                                    |  5099|
|4     |      axi_smc                                                                                         |design_1_axi_smc_0                                          |  4426|
|5     |        inst                                                                                          |bd_afc3                                                     |  4426|
|6     |          clk_map                                                                                     |clk_map_imp_5Y9LOC                                          |    41|
|7     |            psr_aclk                                                                                  |bd_afc3_psr_aclk_0                                          |    41|
|8     |              U0                                                                                      |proc_sys_reset                                              |    41|
|9     |                EXT_LPF                                                                               |lpf                                                         |     9|
|10    |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_210                                                |     5|
|11    |                SEQ                                                                                   |sequence_psr_208                                            |    31|
|12    |                  SEQ_COUNTER                                                                         |upcnt_n_209                                                 |    13|
|13    |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1TZX5BB                               |   610|
|14    |            m00_exit                                                                                  |bd_afc3_m00e_0                                              |   610|
|15    |              inst                                                                                    |sc_exit_v1_0_8_top                                          |   610|
|16    |                ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_187                            |   120|
|17    |                aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_188                            |   119|
|18    |                b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_189                            |    19|
|19    |                exit_inst                                                                             |sc_exit_v1_0_8_exit                                         |   111|
|20    |                  \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                            |    83|
|21    |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_193                                  |     2|
|22    |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_194                                  |     2|
|23    |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_195                                  |     2|
|24    |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_196                                  |     2|
|25    |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_197                                  |     2|
|26    |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_198                                  |     3|
|27    |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_199                                  |     2|
|28    |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_200                                  |     2|
|29    |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_201                                  |     2|
|30    |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_202                                  |     2|
|31    |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_203                                  |     2|
|32    |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_204                                  |     2|
|33    |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_205                                  |     2|
|34    |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_206                                  |     2|
|35    |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_207                                  |     2|
|36    |                  \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0            |    27|
|37    |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_192                                  |     3|
|38    |                r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_190                            |   117|
|39    |                w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_191                            |   121|
|40    |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_USCCV8                               |  2827|
|41    |            s00_mmu                                                                                   |bd_afc3_s00mmu_0                                            |  1346|
|42    |              inst                                                                                    |sc_mmu_v1_0_7_top                                           |  1346|
|43    |                ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_180                            |   214|
|44    |                ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_181                            |   224|
|45    |                aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_182                            |   214|
|46    |                aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_183                            |   231|
|47    |                b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_184                            |    56|
|48    |                \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                                  |    97|
|49    |                r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_185                            |   153|
|50    |                w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_186                            |   124|
|51    |            s00_si_converter                                                                          |bd_afc3_s00sic_0                                            |  1347|
|52    |              inst                                                                                    |sc_si_converter_v1_0_7_top                                  |  1347|
|53    |                \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_7_wrap_narrow                          |  1267|
|54    |                  ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall                                |   202|
|55    |                  aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_78                             |   198|
|56    |                  \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1            |    60|
|57    |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_172                                  |     2|
|58    |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_173                                  |     2|
|59    |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_174                                  |     3|
|60    |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_175                                  |     2|
|61    |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_176                                  |     2|
|62    |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_177                                  |     2|
|63    |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_178                                  |     2|
|64    |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_179                                  |     2|
|65    |                  \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_7_offset_fifo                          |   268|
|66    |                    cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_129        |    79|
|67    |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_164                                  |     2|
|68    |                      \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_165                                  |     3|
|69    |                      \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_166                                  |     4|
|70    |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_167                                  |     2|
|71    |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_168                                  |     2|
|72    |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_169                                  |     2|
|73    |                      \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_170                                  |     3|
|74    |                      \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_171                                  |     3|
|75    |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_130                  |     1|
|76    |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_131                  |     1|
|77    |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_132                  |     1|
|78    |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_133                  |     1|
|79    |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_134                  |     1|
|80    |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_135                  |     1|
|81    |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_136                  |     1|
|82    |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_137                  |     1|
|83    |                    \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_138                  |     1|
|84    |                    \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_139                  |     1|
|85    |                    \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_140                  |     1|
|86    |                    \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_141                  |     1|
|87    |                    \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_142                  |     1|
|88    |                    \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_143                  |     1|
|89    |                    \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_144                  |     1|
|90    |                    \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_145                  |     1|
|91    |                    \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_146                  |     1|
|92    |                    \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_147                  |     1|
|93    |                    \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_148                  |     1|
|94    |                    \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_149                  |     1|
|95    |                    \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_150                  |     1|
|96    |                    \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_151                  |     1|
|97    |                    \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_152                  |     1|
|98    |                    \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_153                  |     1|
|99    |                    \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_154                  |     1|
|100   |                    \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_155                  |     1|
|101   |                    \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_156                  |     1|
|102   |                    \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_157                  |     7|
|103   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_158                  |     2|
|104   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_159                  |     1|
|105   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_160                  |     1|
|106   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_161                  |     1|
|107   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_162                  |     1|
|108   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_163                  |     1|
|109   |                  w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3            |    80|
|110   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_123                                  |     2|
|111   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_124                                  |     2|
|112   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_125                                  |     2|
|113   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_126                                  |     2|
|114   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_127                                  |     2|
|115   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_128                                  |     2|
|116   |                  w_payld_fifo                                                                        |sc_si_converter_v1_0_7_offset_fifo__parameterized0          |   253|
|117   |                    cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_79         |    88|
|118   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_115                                  |     2|
|119   |                      \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_116                                  |     4|
|120   |                      \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_117                                  |     8|
|121   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_118                                  |     2|
|122   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_119                                  |     2|
|123   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_120                                  |     2|
|124   |                      \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_121                                  |     3|
|125   |                      \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_122                                  |     3|
|126   |                    \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0                      |     1|
|127   |                    \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_80                   |     1|
|128   |                    \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_81                   |     1|
|129   |                    \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_82                   |     7|
|130   |                    \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_83                   |     2|
|131   |                    \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_84                   |     1|
|132   |                    \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_85                   |     1|
|133   |                    \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_86                   |     1|
|134   |                    \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_87                   |     1|
|135   |                    \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_88                   |     1|
|136   |                    \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_89                   |     1|
|137   |                    \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_90                   |     1|
|138   |                    \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_91                   |     1|
|139   |                    \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_92                   |     1|
|140   |                    \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_93                   |     1|
|141   |                    \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_94                   |     1|
|142   |                    \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_95                   |     1|
|143   |                    \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_96                   |     1|
|144   |                    \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_97                   |     1|
|145   |                    \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_98                   |     1|
|146   |                    \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_99                   |     1|
|147   |                    \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_100                  |     1|
|148   |                    \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_101                  |     1|
|149   |                    \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_102                  |     1|
|150   |                    \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_103                  |     1|
|151   |                    \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_104                  |     1|
|152   |                    \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_105                  |     1|
|153   |                    \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_106                  |     1|
|154   |                    \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_107                  |     1|
|155   |                    \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_108                  |     1|
|156   |                    \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_109                  |     1|
|157   |                    \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_110                  |     1|
|158   |                    \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_111                  |     1|
|159   |                    \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_112                  |     1|
|160   |                    \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_113                  |     1|
|161   |                    \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_114                  |     1|
|162   |                splitter_inst                                                                         |sc_si_converter_v1_0_7_splitter                             |    78|
|163   |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4            |    77|
|164   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_64                                   |     1|
|165   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_65                                   |     2|
|166   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_66                                   |     2|
|167   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_67                                   |     2|
|168   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_68                                   |     3|
|169   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_69                                   |     1|
|170   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_70                                   |     2|
|171   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_71                                   |     2|
|172   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_72                                   |     2|
|173   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_73                                   |     2|
|174   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_74                                   |     2|
|175   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_75                                   |     2|
|176   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_76                                   |     2|
|177   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_77                                   |     2|
|178   |            s00_transaction_regulator                                                                 |bd_afc3_s00tr_0                                             |   134|
|179   |              inst                                                                                    |sc_transaction_regulator_v1_0_8_top                         |   134|
|180   |                \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder                 |    66|
|181   |                  \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_51         |    66|
|182   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_52                                   |     2|
|183   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_53                                   |     2|
|184   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_54                                   |     3|
|185   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_55                                   |     2|
|186   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_56                                   |     2|
|187   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_57                                   |     2|
|188   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_58                                   |     2|
|189   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_59                                   |     2|
|190   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_60                                   |     2|
|191   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_61                                   |     2|
|192   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_62                                   |     2|
|193   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_63                                   |     2|
|194   |                \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_39              |    66|
|195   |                  \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2            |    66|
|196   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                      |     2|
|197   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_40                                   |     2|
|198   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_41                                   |     3|
|199   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_42                                   |     2|
|200   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_43                                   |     2|
|201   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_44                                   |     2|
|202   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_45                                   |     2|
|203   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_46                                   |     2|
|204   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_47                                   |     2|
|205   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_48                                   |     2|
|206   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_49                                   |     2|
|207   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_50                                   |     2|
|208   |          s00_nodes                                                                                   |s00_nodes_imp_Y7M43I                                        |   948|
|209   |            s00_ar_node                                                                               |bd_afc3_sarn_0                                              |   260|
|210   |              inst                                                                                    |sc_node_v1_0_10_top                                         |   260|
|211   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                  |   253|
|212   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                             |   251|
|213   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                   |   251|
|214   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                           |   183|
|215   |                        xpm_memory_base_inst                                                          |xpm_memory_base                                             |   183|
|216   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_36                                   |    14|
|217   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_37                                   |    13|
|218   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_38                   |    31|
|219   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                  |     3|
|220   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_35                                  |     3|
|221   |            s00_aw_node                                                                               |bd_afc3_sawn_0                                              |   260|
|222   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized0                         |   260|
|223   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                  |   253|
|224   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                        |   251|
|225   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                              |   251|
|226   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                        |   183|
|227   |                        xpm_memory_base_inst                                                          |xpm_memory_base__2                                          |   183|
|228   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_32                                   |    14|
|229   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_33                                   |    13|
|230   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_34                   |    31|
|231   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                  |     3|
|232   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_31                                  |     3|
|233   |            s00_b_node                                                                                |bd_afc3_sbn_0                                               |   106|
|234   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized1                         |   106|
|235   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                  |    98|
|236   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                        |    96|
|237   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0              |    96|
|238   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                           |    28|
|239   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                             |    28|
|240   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_28                                   |    14|
|241   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_29                                   |    13|
|242   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_30                   |    31|
|243   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                  |     4|
|244   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_27                                  |     4|
|245   |            s00_r_node                                                                                |bd_afc3_srn_0                                               |   161|
|246   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized2                         |   161|
|247   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                  |   153|
|248   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                        |   151|
|249   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1              |   151|
|250   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                           |    82|
|251   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                             |    82|
|252   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_24                                   |    14|
|253   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_25                                   |    13|
|254   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_26                   |    31|
|255   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                  |     4|
|256   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_23                                  |     4|
|257   |            s00_w_node                                                                                |bd_afc3_swn_0                                               |   161|
|258   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized3                         |   161|
|259   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                  |   154|
|260   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                        |   152|
|261   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2              |   152|
|262   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                           |    83|
|263   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                             |    83|
|264   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                      |    14|
|265   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_22                                   |    13|
|266   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                      |    31|
|267   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                  |     3|
|268   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                     |     3|
|269   |      axi_bram_ctrl_0                                                                                 |design_1_axi_bram_ctrl_0_0                                  |   422|
|270   |        U0                                                                                            |axi_bram_ctrl                                               |   422|
|271   |          \gext_inst.abcv4_0_ext_inst                                                                 |axi_bram_ctrl_top                                           |   422|
|272   |            \GEN_AXI4.I_FULL_AXI                                                                      |full_axi                                                    |   422|
|273   |              \GEN_ARB.I_SNG_PORT                                                                     |sng_port_arb                                                |    28|
|274   |              I_RD_CHNL                                                                               |rd_chnl                                                     |   269|
|275   |                \GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                        |wrap_brst_21                                                |    47|
|276   |              I_WR_CHNL                                                                               |wr_chnl                                                     |   108|
|277   |                I_WRAP_BRST                                                                           |wrap_brst                                                   |    33|
|278   |      blk_mem_gen_0                                                                                   |design_1_blk_mem_gen_0_0                                    |     2|
|279   |        U0                                                                                            |blk_mem_gen_v8_4_2                                          |     2|
|280   |          inst_blk_mem_gen                                                                            |blk_mem_gen_v8_4_2_synth                                    |     2|
|281   |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                    |blk_mem_gen_v8_4_2_blk_mem_gen_top                          |     2|
|282   |              \valid.cstr                                                                             |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr                 |     2|
|283   |                \ramloop[0].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width                   |     1|
|284   |                  \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper                 |     1|
|285   |                \ramloop[1].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0   |     1|
|286   |                  \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0 |     1|
|287   |      processing_system7_0                                                                            |design_1_processing_system7_0_0                             |   183|
|288   |        inst                                                                                          |processing_system7_v5_5_processing_system7                  |   183|
|289   |      rst_ps7_0_50M                                                                                   |design_1_rst_ps7_0_50M_0                                    |    66|
|290   |        U0                                                                                            |proc_sys_reset__parameterized1                              |    66|
|291   |          EXT_LPF                                                                                     |lpf__parameterized0                                         |    23|
|292   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                    |     6|
|293   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_20                                                 |     6|
|294   |          SEQ                                                                                         |sequence_psr                                                |    38|
|295   |            SEQ_COUNTER                                                                               |upcnt_n                                                     |    13|
|296   |  u2_calc                                                                                             |calc                                                        |  2436|
|297   |    ram                                                                                               |mpram                                                       |   679|
|298   |      axi_interconnect                                                                                |mpram_axi_interconnect_0                                    |   510|
|299   |        s00_couplers                                                                                  |s00_couplers_imp_164OB99                                    |   110|
|300   |        s01_couplers                                                                                  |s01_couplers_imp_CT92C5                                     |   116|
|301   |    alu                                                                                               |alu                                                         |  1531|
|302   |      fifo_1                                                                                          |sc_fifo__parameterized0                                     |   166|
|303   |        xpm_fifo_sync                                                                                 |xpm_fifo_sync__parameterized0                               |   164|
|304   |          xpm_fifo_base_inst                                                                          |xpm_fifo_base__parameterized0                               |   164|
|305   |            \gen_sdpram.xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                             |    78|
|306   |            rdp_inst                                                                                  |xpm_counter_updn__parameterized0_14                         |    16|
|307   |            rdpp1_inst                                                                                |xpm_counter_updn__parameterized1_15                         |    10|
|308   |            rst_d1_inst                                                                               |xpm_fifo_reg_bit_16                                         |     2|
|309   |            wrp_inst                                                                                  |xpm_counter_updn__parameterized0_17                         |    13|
|310   |            wrpp1_inst                                                                                |xpm_counter_updn__parameterized1_18                         |    17|
|311   |            xpm_fifo_rst_inst                                                                         |xpm_fifo_rst_19                                             |    10|
|312   |      fifo_2                                                                                          |sc_fifo__xdcDup__2                                          |   158|
|313   |        xpm_fifo_sync                                                                                 |xpm_fifo_sync__4                                            |   156|
|314   |          xpm_fifo_base_inst                                                                          |xpm_fifo_base__4                                            |   156|
|315   |            \gen_sdpram.xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__4                          |    70|
|316   |            rdp_inst                                                                                  |xpm_counter_updn__parameterized0_8                          |    16|
|317   |            rdpp1_inst                                                                                |xpm_counter_updn__parameterized1_9                          |    10|
|318   |            rst_d1_inst                                                                               |xpm_fifo_reg_bit_10                                         |     2|
|319   |            wrp_inst                                                                                  |xpm_counter_updn__parameterized0_11                         |    13|
|320   |            wrpp1_inst                                                                                |xpm_counter_updn__parameterized1_12                         |    17|
|321   |            xpm_fifo_rst_inst                                                                         |xpm_fifo_rst_13                                             |    10|
|322   |      fifo_3                                                                                          |sc_fifo                                                     |   158|
|323   |        xpm_fifo_sync                                                                                 |xpm_fifo_sync__3                                            |   156|
|324   |          xpm_fifo_base_inst                                                                          |xpm_fifo_base__3                                            |   156|
|325   |            \gen_sdpram.xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__3                          |    70|
|326   |            rdp_inst                                                                                  |xpm_counter_updn__parameterized0_2                          |    16|
|327   |            rdpp1_inst                                                                                |xpm_counter_updn__parameterized1_3                          |    10|
|328   |            rst_d1_inst                                                                               |xpm_fifo_reg_bit_4                                          |     2|
|329   |            wrp_inst                                                                                  |xpm_counter_updn__parameterized0_5                          |    13|
|330   |            wrpp1_inst                                                                                |xpm_counter_updn__parameterized1_6                          |    17|
|331   |            xpm_fifo_rst_inst                                                                         |xpm_fifo_rst_7                                              |    10|
|332   |      router_a                                                                                        |router                                                      |   211|
|333   |      router_b                                                                                        |router__parameterized0                                      |   189|
|334   |      router_c                                                                                        |router__parameterized1                                      |   237|
|335   |      router_d                                                                                        |router__parameterized2                                      |   193|
|336   |    loader                                                                                            |loader                                                      |   225|
|337   |      inst_fifo                                                                                       |sc_fifo__xdcDup__1                                          |   168|
|338   |        xpm_fifo_sync                                                                                 |xpm_fifo_sync                                               |   156|
|339   |          xpm_fifo_base_inst                                                                          |xpm_fifo_base                                               |   156|
|340   |            \gen_sdpram.xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                             |    70|
|341   |            rdp_inst                                                                                  |xpm_counter_updn__parameterized0                            |    16|
|342   |            rdpp1_inst                                                                                |xpm_counter_updn__parameterized1                            |    10|
|343   |            rst_d1_inst                                                                               |xpm_fifo_reg_bit                                            |     2|
|344   |            wrp_inst                                                                                  |xpm_counter_updn__parameterized0_0                          |    13|
|345   |            wrpp1_inst                                                                                |xpm_counter_updn__parameterized1_1                          |    17|
|346   |            xpm_fifo_rst_inst                                                                         |xpm_fifo_rst                                                |    10|
|347   |    rom                                                                                               |xpm_memory_sprom                                            |     1|
|348   |      xpm_memory_base_inst                                                                            |xpm_memory_base__parameterized3                             |     1|
|349   |  u3_bram_zynq_calc                                                                                   |bram_zynq_calc                                              |   705|
|350   |  u4_uart_top                                                                                         |uart_top                                                    |   648|
|351   |    uart_rx_INST0                                                                                     |uart_rx                                                     |    90|
|352   |    uart_tx_INST0                                                                                     |uart_tx                                                     |    76|
+------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 1411.789 ; gain = 1019.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4653 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:36 . Memory (MB): peak = 1411.789 ; gain = 587.262
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 1411.789 ; gain = 1019.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1411.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  FDR => FDRE: 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 104 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
766 Infos, 271 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1411.789 ; gain = 1032.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1411.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/synth_1/zynq_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_top_utilization_synth.rpt -pb zynq_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 23:50:04 2022...
