ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"Millis_TMR.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Millis_TMR_Init,"ax",%progbits
  20              		.align	1
  21              		.global	Millis_TMR_Init
  22              		.code	16
  23              		.thumb_func
  24              		.type	Millis_TMR_Init, %function
  25              	Millis_TMR_Init:
  26              	.LFB1:
  27              		.file 1 "Generated_Source\\PSoC4\\Millis_TMR.c"
   1:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/Millis_TMR.c **** * File Name: Millis_TMR.c
   3:Generated_Source\PSoC4/Millis_TMR.c **** * Version 2.10
   4:Generated_Source\PSoC4/Millis_TMR.c **** *
   5:Generated_Source\PSoC4/Millis_TMR.c **** * Description:
   6:Generated_Source\PSoC4/Millis_TMR.c **** *  This file provides the source code to the API for the Millis_TMR
   7:Generated_Source\PSoC4/Millis_TMR.c **** *  component
   8:Generated_Source\PSoC4/Millis_TMR.c **** *
   9:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
  10:Generated_Source\PSoC4/Millis_TMR.c **** *  None
  11:Generated_Source\PSoC4/Millis_TMR.c **** *
  12:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
  13:Generated_Source\PSoC4/Millis_TMR.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/Millis_TMR.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/Millis_TMR.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/Millis_TMR.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/Millis_TMR.c **** 
  19:Generated_Source\PSoC4/Millis_TMR.c **** #include "Millis_TMR.h"
  20:Generated_Source\PSoC4/Millis_TMR.c **** 
  21:Generated_Source\PSoC4/Millis_TMR.c **** uint8 Millis_TMR_initVar = 0u;
  22:Generated_Source\PSoC4/Millis_TMR.c **** 
  23:Generated_Source\PSoC4/Millis_TMR.c **** 
  24:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_Init
  26:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
  27:Generated_Source\PSoC4/Millis_TMR.c **** *
  28:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
  29:Generated_Source\PSoC4/Millis_TMR.c **** *  Initialize/Restore default Millis_TMR configuration.
  30:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 2


  31:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
  32:Generated_Source\PSoC4/Millis_TMR.c **** *  None
  33:Generated_Source\PSoC4/Millis_TMR.c **** *
  34:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
  35:Generated_Source\PSoC4/Millis_TMR.c **** *  None
  36:Generated_Source\PSoC4/Millis_TMR.c **** *
  37:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
  38:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_Init(void)
  39:Generated_Source\PSoC4/Millis_TMR.c **** {
  28              		.loc 1 39 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  40:Generated_Source\PSoC4/Millis_TMR.c **** 
  41:Generated_Source\PSoC4/Millis_TMR.c ****     /* Set values from customizer to CTRL */
  42:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__QUAD == Millis_TMR_CONFIG)
  43:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_CONTROL_REG = Millis_TMR_CTRL_QUAD_BASE_CONFIG;
  44:Generated_Source\PSoC4/Millis_TMR.c ****         
  45:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to CTRL1 */
  46:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_TRIG_CONTROL1_REG  = Millis_TMR_QUAD_SIGNALS_MODES;
  47:Generated_Source\PSoC4/Millis_TMR.c **** 
  48:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to INTR */
  49:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_SetInterruptMode(Millis_TMR_QUAD_INTERRUPT_MASK);
  50:Generated_Source\PSoC4/Millis_TMR.c ****         
  51:Generated_Source\PSoC4/Millis_TMR.c ****          /* Set other values */
  52:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_SetCounterMode(Millis_TMR_COUNT_DOWN);
  53:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WritePeriod(Millis_TMR_QUAD_PERIOD_INIT_VALUE);
  54:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WriteCounter(Millis_TMR_QUAD_PERIOD_INIT_VALUE);
  55:Generated_Source\PSoC4/Millis_TMR.c ****     #endif  /* (Millis_TMR__QUAD == Millis_TMR_CONFIG) */
  56:Generated_Source\PSoC4/Millis_TMR.c **** 
  57:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__TIMER == Millis_TMR_CONFIG)
  58:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_CONTROL_REG = Millis_TMR_CTRL_TIMER_BASE_CONFIG;
  33              		.loc 1 58 0
  34 0000 8022     		movs	r2, #128
  35 0002 084B     		ldr	r3, .L2
  36 0004 9204     		lsls	r2, r2, #18
  37 0006 1A60     		str	r2, [r3]
  59:Generated_Source\PSoC4/Millis_TMR.c ****         
  60:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to CTRL1 */
  61:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_TRIG_CONTROL1_REG  = Millis_TMR_TIMER_SIGNALS_MODES;
  38              		.loc 1 61 0
  39 0008 0C22     		movs	r2, #12
  40 000a 074B     		ldr	r3, .L2+4
  62:Generated_Source\PSoC4/Millis_TMR.c ****     
  63:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to INTR */
  64:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_SetInterruptMode(Millis_TMR_TC_INTERRUPT_MASK);
  65:Generated_Source\PSoC4/Millis_TMR.c ****         
  66:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set other values from customizer */
  67:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WritePeriod(Millis_TMR_TC_PERIOD_VALUE );
  68:Generated_Source\PSoC4/Millis_TMR.c **** 
  69:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__COMPARE == Millis_TMR_TC_COMP_CAP_MODE)
  70:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCompare(Millis_TMR_TC_COMPARE_VALUE);
  71:Generated_Source\PSoC4/Millis_TMR.c **** 
  72:Generated_Source\PSoC4/Millis_TMR.c ****             #if (1u == Millis_TMR_TC_COMPARE_SWAP)
  73:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_SetCompareSwap(1u);
  74:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_WriteCompareBuf(Millis_TMR_TC_COMPARE_BUF_VALUE);
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 3


  75:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* (1u == Millis_TMR_TC_COMPARE_SWAP) */
  76:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__COMPARE == Millis_TMR_TC_COMP_CAP_MODE) */
  77:Generated_Source\PSoC4/Millis_TMR.c **** 
  78:Generated_Source\PSoC4/Millis_TMR.c ****         /* Initialize counter value */
  79:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR_CY_TCPWM_V2 && Millis_TMR_TIMER_UPDOWN_CNT_USED && !Millis_TMR_CY_TCPWM_400
  80:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCounter(1u);
  81:Generated_Source\PSoC4/Millis_TMR.c ****         #elif(Millis_TMR__COUNT_DOWN == Millis_TMR_TC_COUNTER_MODE)
  82:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCounter(Millis_TMR_TC_PERIOD_VALUE);
  83:Generated_Source\PSoC4/Millis_TMR.c ****         #else
  84:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCounter(0u);
  85:Generated_Source\PSoC4/Millis_TMR.c ****         #endif /* (Millis_TMR_CY_TCPWM_V2 && Millis_TMR_TIMER_UPDOWN_CNT_USED && !Millis_TMR_CY_TCP
  86:Generated_Source\PSoC4/Millis_TMR.c ****     #endif  /* (Millis_TMR__TIMER == Millis_TMR_CONFIG) */
  87:Generated_Source\PSoC4/Millis_TMR.c **** 
  88:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__PWM_SEL == Millis_TMR_CONFIG)
  89:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_CONTROL_REG = Millis_TMR_CTRL_PWM_BASE_CONFIG;
  90:Generated_Source\PSoC4/Millis_TMR.c **** 
  91:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__PWM_PR == Millis_TMR_PWM_MODE)
  92:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_CONTROL_REG |= Millis_TMR_CTRL_PWM_RUN_MODE;
  93:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCounter(Millis_TMR_PWM_PR_INIT_VALUE);
  94:Generated_Source\PSoC4/Millis_TMR.c ****         #else
  95:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_CONTROL_REG |= Millis_TMR_CTRL_PWM_ALIGN | Millis_TMR_CTRL_PWM_KILL_EVENT;
  96:Generated_Source\PSoC4/Millis_TMR.c ****             
  97:Generated_Source\PSoC4/Millis_TMR.c ****             /* Initialize counter value */
  98:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR_CY_TCPWM_V2 && Millis_TMR_PWM_UPDOWN_CNT_USED && !Millis_TMR_CY_TCPWM_4
  99:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_WriteCounter(1u);
 100:Generated_Source\PSoC4/Millis_TMR.c ****             #elif (Millis_TMR__RIGHT == Millis_TMR_PWM_ALIGN)
 101:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_WriteCounter(Millis_TMR_PWM_PERIOD_VALUE);
 102:Generated_Source\PSoC4/Millis_TMR.c ****             #else 
 103:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_WriteCounter(0u);
 104:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* (Millis_TMR_CY_TCPWM_V2 && Millis_TMR_PWM_UPDOWN_CNT_USED && !Millis_TMR_CY_
 105:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__PWM_PR == Millis_TMR_PWM_MODE) */
 106:Generated_Source\PSoC4/Millis_TMR.c **** 
 107:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__PWM_DT == Millis_TMR_PWM_MODE)
 108:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_CONTROL_REG |= Millis_TMR_CTRL_PWM_DEAD_TIME_CYCLE;
 109:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__PWM_DT == Millis_TMR_PWM_MODE) */
 110:Generated_Source\PSoC4/Millis_TMR.c **** 
 111:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__PWM == Millis_TMR_PWM_MODE)
 112:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_CONTROL_REG |= Millis_TMR_CTRL_PWM_PRESCALER;
 113:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__PWM == Millis_TMR_PWM_MODE) */
 114:Generated_Source\PSoC4/Millis_TMR.c **** 
 115:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to CTRL1 */
 116:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_TRIG_CONTROL1_REG  = Millis_TMR_PWM_SIGNALS_MODES;
 117:Generated_Source\PSoC4/Millis_TMR.c ****     
 118:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to INTR */
 119:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_SetInterruptMode(Millis_TMR_PWM_INTERRUPT_MASK);
 120:Generated_Source\PSoC4/Millis_TMR.c **** 
 121:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to CTRL2 */
 122:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__PWM_PR == Millis_TMR_PWM_MODE)
 123:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_TRIG_CONTROL2_REG =
 124:Generated_Source\PSoC4/Millis_TMR.c ****                     (Millis_TMR_CC_MATCH_NO_CHANGE    |
 125:Generated_Source\PSoC4/Millis_TMR.c ****                     Millis_TMR_OVERLOW_NO_CHANGE      |
 126:Generated_Source\PSoC4/Millis_TMR.c ****                     Millis_TMR_UNDERFLOW_NO_CHANGE);
 127:Generated_Source\PSoC4/Millis_TMR.c ****         #else
 128:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR__LEFT == Millis_TMR_PWM_ALIGN)
 129:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_TRIG_CONTROL2_REG = Millis_TMR_PWM_MODE_LEFT;
 130:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* ( Millis_TMR_PWM_LEFT == Millis_TMR_PWM_ALIGN) */
 131:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 4


 132:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR__RIGHT == Millis_TMR_PWM_ALIGN)
 133:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_TRIG_CONTROL2_REG = Millis_TMR_PWM_MODE_RIGHT;
 134:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* ( Millis_TMR_PWM_RIGHT == Millis_TMR_PWM_ALIGN) */
 135:Generated_Source\PSoC4/Millis_TMR.c **** 
 136:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR__CENTER == Millis_TMR_PWM_ALIGN)
 137:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_TRIG_CONTROL2_REG = Millis_TMR_PWM_MODE_CENTER;
 138:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* ( Millis_TMR_PWM_CENTER == Millis_TMR_PWM_ALIGN) */
 139:Generated_Source\PSoC4/Millis_TMR.c **** 
 140:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR__ASYMMETRIC == Millis_TMR_PWM_ALIGN)
 141:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_TRIG_CONTROL2_REG = Millis_TMR_PWM_MODE_ASYM;
 142:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* (Millis_TMR__ASYMMETRIC == Millis_TMR_PWM_ALIGN) */
 143:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__PWM_PR == Millis_TMR_PWM_MODE) */
 144:Generated_Source\PSoC4/Millis_TMR.c **** 
 145:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set other values from customizer */
 146:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WritePeriod(Millis_TMR_PWM_PERIOD_VALUE );
 147:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WriteCompare(Millis_TMR_PWM_COMPARE_VALUE);
 148:Generated_Source\PSoC4/Millis_TMR.c **** 
 149:Generated_Source\PSoC4/Millis_TMR.c ****         #if (1u == Millis_TMR_PWM_COMPARE_SWAP)
 150:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_SetCompareSwap(1u);
 151:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCompareBuf(Millis_TMR_PWM_COMPARE_BUF_VALUE);
 152:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (1u == Millis_TMR_PWM_COMPARE_SWAP) */
 153:Generated_Source\PSoC4/Millis_TMR.c **** 
 154:Generated_Source\PSoC4/Millis_TMR.c ****         #if (1u == Millis_TMR_PWM_PERIOD_SWAP)
 155:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_SetPeriodSwap(1u);
 156:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WritePeriodBuf(Millis_TMR_PWM_PERIOD_BUF_VALUE);
 157:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (1u == Millis_TMR_PWM_PERIOD_SWAP) */
 158:Generated_Source\PSoC4/Millis_TMR.c ****     #endif  /* (Millis_TMR__PWM_SEL == Millis_TMR_CONFIG) */
 159:Generated_Source\PSoC4/Millis_TMR.c ****     
 160:Generated_Source\PSoC4/Millis_TMR.c **** }
  41              		.loc 1 160 0
  42              		@ sp needed
  61:Generated_Source\PSoC4/Millis_TMR.c ****     
  43              		.loc 1 61 0
  44 000c 1A60     		str	r2, [r3]
  45              	.LVL0:
  46              	.LBB8:
  47              	.LBB9:
 161:Generated_Source\PSoC4/Millis_TMR.c **** 
 162:Generated_Source\PSoC4/Millis_TMR.c **** 
 163:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 164:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_Enable
 165:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 166:Generated_Source\PSoC4/Millis_TMR.c **** *
 167:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 168:Generated_Source\PSoC4/Millis_TMR.c **** *  Enables the Millis_TMR.
 169:Generated_Source\PSoC4/Millis_TMR.c **** *
 170:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 171:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 172:Generated_Source\PSoC4/Millis_TMR.c **** *
 173:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 174:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 175:Generated_Source\PSoC4/Millis_TMR.c **** *
 176:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 177:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_Enable(void)
 178:Generated_Source\PSoC4/Millis_TMR.c **** {
 179:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 180:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 5


 181:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 182:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_BLOCK_CONTROL_REG |= Millis_TMR_MASK;
 183:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 184:Generated_Source\PSoC4/Millis_TMR.c **** 
 185:Generated_Source\PSoC4/Millis_TMR.c ****     /* Start Timer or PWM if start input is absent */
 186:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__PWM_SEL == Millis_TMR_CONFIG)
 187:Generated_Source\PSoC4/Millis_TMR.c ****         #if (0u == Millis_TMR_PWM_START_SIGNAL_PRESENT)
 188:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_TriggerCommand(Millis_TMR_MASK, Millis_TMR_CMD_START);
 189:Generated_Source\PSoC4/Millis_TMR.c ****         #endif /* (0u == Millis_TMR_PWM_START_SIGNAL_PRESENT) */
 190:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR__PWM_SEL == Millis_TMR_CONFIG) */
 191:Generated_Source\PSoC4/Millis_TMR.c **** 
 192:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__TIMER == Millis_TMR_CONFIG)
 193:Generated_Source\PSoC4/Millis_TMR.c ****         #if (0u == Millis_TMR_TC_START_SIGNAL_PRESENT)
 194:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_TriggerCommand(Millis_TMR_MASK, Millis_TMR_CMD_START);
 195:Generated_Source\PSoC4/Millis_TMR.c ****         #endif /* (0u == Millis_TMR_TC_START_SIGNAL_PRESENT) */
 196:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR__TIMER == Millis_TMR_CONFIG) */
 197:Generated_Source\PSoC4/Millis_TMR.c ****     
 198:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__QUAD == Millis_TMR_CONFIG)
 199:Generated_Source\PSoC4/Millis_TMR.c ****         #if (0u != Millis_TMR_QUAD_AUTO_START)
 200:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_TriggerCommand(Millis_TMR_MASK, Millis_TMR_CMD_RELOAD);
 201:Generated_Source\PSoC4/Millis_TMR.c ****         #endif /* (0u != Millis_TMR_QUAD_AUTO_START) */
 202:Generated_Source\PSoC4/Millis_TMR.c ****     #endif  /* (Millis_TMR__QUAD == Millis_TMR_CONFIG) */
 203:Generated_Source\PSoC4/Millis_TMR.c **** }
 204:Generated_Source\PSoC4/Millis_TMR.c **** 
 205:Generated_Source\PSoC4/Millis_TMR.c **** 
 206:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 207:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_Start
 208:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 209:Generated_Source\PSoC4/Millis_TMR.c **** *
 210:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 211:Generated_Source\PSoC4/Millis_TMR.c **** *  Initializes the Millis_TMR with default customizer
 212:Generated_Source\PSoC4/Millis_TMR.c **** *  values when called the first time and enables the Millis_TMR.
 213:Generated_Source\PSoC4/Millis_TMR.c **** *  For subsequent calls the configuration is left unchanged and the component is
 214:Generated_Source\PSoC4/Millis_TMR.c **** *  just enabled.
 215:Generated_Source\PSoC4/Millis_TMR.c **** *
 216:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 217:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 218:Generated_Source\PSoC4/Millis_TMR.c **** *
 219:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 220:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 221:Generated_Source\PSoC4/Millis_TMR.c **** *
 222:Generated_Source\PSoC4/Millis_TMR.c **** * Global variables:
 223:Generated_Source\PSoC4/Millis_TMR.c **** *  Millis_TMR_initVar: global variable is used to indicate initial
 224:Generated_Source\PSoC4/Millis_TMR.c **** *  configuration of this component.  The variable is initialized to zero and set
 225:Generated_Source\PSoC4/Millis_TMR.c **** *  to 1 the first time Millis_TMR_Start() is called. This allows
 226:Generated_Source\PSoC4/Millis_TMR.c **** *  enabling/disabling a component without re-initialization in all subsequent
 227:Generated_Source\PSoC4/Millis_TMR.c **** *  calls to the Millis_TMR_Start() routine.
 228:Generated_Source\PSoC4/Millis_TMR.c **** *
 229:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 230:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_Start(void)
 231:Generated_Source\PSoC4/Millis_TMR.c **** {
 232:Generated_Source\PSoC4/Millis_TMR.c ****     if (0u == Millis_TMR_initVar)
 233:Generated_Source\PSoC4/Millis_TMR.c ****     {
 234:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_Init();
 235:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_initVar = 1u;
 236:Generated_Source\PSoC4/Millis_TMR.c ****     }
 237:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 6


 238:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_Enable();
 239:Generated_Source\PSoC4/Millis_TMR.c **** }
 240:Generated_Source\PSoC4/Millis_TMR.c **** 
 241:Generated_Source\PSoC4/Millis_TMR.c **** 
 242:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 243:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_Stop
 244:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 245:Generated_Source\PSoC4/Millis_TMR.c **** *
 246:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 247:Generated_Source\PSoC4/Millis_TMR.c **** *  Disables the Millis_TMR.
 248:Generated_Source\PSoC4/Millis_TMR.c **** *
 249:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 250:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 251:Generated_Source\PSoC4/Millis_TMR.c **** *
 252:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 253:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 254:Generated_Source\PSoC4/Millis_TMR.c **** *
 255:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 256:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_Stop(void)
 257:Generated_Source\PSoC4/Millis_TMR.c **** {
 258:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 259:Generated_Source\PSoC4/Millis_TMR.c **** 
 260:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 261:Generated_Source\PSoC4/Millis_TMR.c **** 
 262:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_BLOCK_CONTROL_REG &= (uint32)~Millis_TMR_MASK;
 263:Generated_Source\PSoC4/Millis_TMR.c **** 
 264:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 265:Generated_Source\PSoC4/Millis_TMR.c **** }
 266:Generated_Source\PSoC4/Millis_TMR.c **** 
 267:Generated_Source\PSoC4/Millis_TMR.c **** 
 268:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 269:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetMode
 270:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 271:Generated_Source\PSoC4/Millis_TMR.c **** *
 272:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 273:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the operation mode of the Millis_TMR. This function is used when
 274:Generated_Source\PSoC4/Millis_TMR.c **** *  configured as a generic Millis_TMR and the actual mode of operation is
 275:Generated_Source\PSoC4/Millis_TMR.c **** *  set at runtime. The mode must be set while the component is disabled.
 276:Generated_Source\PSoC4/Millis_TMR.c **** *
 277:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 278:Generated_Source\PSoC4/Millis_TMR.c **** *  mode: Mode for the Millis_TMR to operate in
 279:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 280:Generated_Source\PSoC4/Millis_TMR.c **** *   - Millis_TMR_MODE_TIMER_COMPARE - Timer / Counter with
 281:Generated_Source\PSoC4/Millis_TMR.c **** *                                                 compare capability
 282:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_TIMER_CAPTURE - Timer / Counter with
 283:Generated_Source\PSoC4/Millis_TMR.c **** *                                                 capture capability
 284:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_QUAD - Quadrature decoder
 285:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_PWM - PWM
 286:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_PWM_DT - PWM with dead time
 287:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_PWM_PR - PWM with pseudo random capability
 288:Generated_Source\PSoC4/Millis_TMR.c **** *
 289:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 290:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 291:Generated_Source\PSoC4/Millis_TMR.c **** *
 292:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 293:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetMode(uint32 mode)
 294:Generated_Source\PSoC4/Millis_TMR.c **** {
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 7


 295:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 296:Generated_Source\PSoC4/Millis_TMR.c **** 
 297:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 298:Generated_Source\PSoC4/Millis_TMR.c **** 
 299:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_MODE_MASK;
 300:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mode;
 301:Generated_Source\PSoC4/Millis_TMR.c **** 
 302:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 303:Generated_Source\PSoC4/Millis_TMR.c **** }
 304:Generated_Source\PSoC4/Millis_TMR.c **** 
 305:Generated_Source\PSoC4/Millis_TMR.c **** 
 306:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 307:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetQDMode
 308:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 309:Generated_Source\PSoC4/Millis_TMR.c **** *
 310:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 311:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the the Quadrature Decoder to one of the 3 supported modes.
 312:Generated_Source\PSoC4/Millis_TMR.c **** *  Its functionality is only applicable to Quadrature Decoder operation.
 313:Generated_Source\PSoC4/Millis_TMR.c **** *
 314:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 315:Generated_Source\PSoC4/Millis_TMR.c **** *  qdMode: Quadrature Decoder mode
 316:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 317:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_X1 - Counts on phi 1 rising
 318:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_X2 - Counts on both edges of phi1 (2x faster)
 319:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_X4 - Counts on both edges of phi1 and phi2
 320:Generated_Source\PSoC4/Millis_TMR.c **** *                                        (4x faster)
 321:Generated_Source\PSoC4/Millis_TMR.c **** *
 322:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 323:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 324:Generated_Source\PSoC4/Millis_TMR.c **** *
 325:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 326:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetQDMode(uint32 qdMode)
 327:Generated_Source\PSoC4/Millis_TMR.c **** {
 328:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 329:Generated_Source\PSoC4/Millis_TMR.c **** 
 330:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 331:Generated_Source\PSoC4/Millis_TMR.c **** 
 332:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_QUAD_MODE_MASK;
 333:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= qdMode;
 334:Generated_Source\PSoC4/Millis_TMR.c **** 
 335:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 336:Generated_Source\PSoC4/Millis_TMR.c **** }
 337:Generated_Source\PSoC4/Millis_TMR.c **** 
 338:Generated_Source\PSoC4/Millis_TMR.c **** 
 339:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 340:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPrescaler
 341:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 342:Generated_Source\PSoC4/Millis_TMR.c **** *
 343:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 344:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the prescaler value that is applied to the clock input.  Not applicable
 345:Generated_Source\PSoC4/Millis_TMR.c **** *  to a PWM with the dead time mode or Quadrature Decoder mode.
 346:Generated_Source\PSoC4/Millis_TMR.c **** *
 347:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 348:Generated_Source\PSoC4/Millis_TMR.c **** *  prescaler: Prescaler divider value
 349:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 350:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY1    - Divide by 1 (no prescaling)
 351:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY2    - Divide by 2
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 8


 352:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY4    - Divide by 4
 353:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY8    - Divide by 8
 354:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY16   - Divide by 16
 355:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY32   - Divide by 32
 356:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY64   - Divide by 64
 357:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY128  - Divide by 128
 358:Generated_Source\PSoC4/Millis_TMR.c **** *
 359:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 360:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 361:Generated_Source\PSoC4/Millis_TMR.c **** *
 362:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 363:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPrescaler(uint32 prescaler)
 364:Generated_Source\PSoC4/Millis_TMR.c **** {
 365:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 366:Generated_Source\PSoC4/Millis_TMR.c **** 
 367:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 368:Generated_Source\PSoC4/Millis_TMR.c **** 
 369:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_PRESCALER_MASK;
 370:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= prescaler;
 371:Generated_Source\PSoC4/Millis_TMR.c **** 
 372:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 373:Generated_Source\PSoC4/Millis_TMR.c **** }
 374:Generated_Source\PSoC4/Millis_TMR.c **** 
 375:Generated_Source\PSoC4/Millis_TMR.c **** 
 376:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 377:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetOneShot
 378:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 379:Generated_Source\PSoC4/Millis_TMR.c **** *
 380:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 381:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the Millis_TMR runs
 382:Generated_Source\PSoC4/Millis_TMR.c **** *  continuously or stops when terminal count is reached.  By default the
 383:Generated_Source\PSoC4/Millis_TMR.c **** *  Millis_TMR operates in the continuous mode.
 384:Generated_Source\PSoC4/Millis_TMR.c **** *
 385:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 386:Generated_Source\PSoC4/Millis_TMR.c **** *  oneShotEnable
 387:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 388:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Continuous
 389:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Enable One Shot
 390:Generated_Source\PSoC4/Millis_TMR.c **** *
 391:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 392:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 393:Generated_Source\PSoC4/Millis_TMR.c **** *
 394:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 395:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetOneShot(uint32 oneShotEnable)
 396:Generated_Source\PSoC4/Millis_TMR.c **** {
 397:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 398:Generated_Source\PSoC4/Millis_TMR.c **** 
 399:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 400:Generated_Source\PSoC4/Millis_TMR.c **** 
 401:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_ONESHOT_MASK;
 402:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((oneShotEnable & Millis_TMR_1BIT_MASK) <<
 403:Generated_Source\PSoC4/Millis_TMR.c ****                                                                Millis_TMR_ONESHOT_SHIFT));
 404:Generated_Source\PSoC4/Millis_TMR.c **** 
 405:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 406:Generated_Source\PSoC4/Millis_TMR.c **** }
 407:Generated_Source\PSoC4/Millis_TMR.c **** 
 408:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 9


 409:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 410:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMMode
 411:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 412:Generated_Source\PSoC4/Millis_TMR.c **** *
 413:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 414:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the control register that determines what mode of operation the PWM
 415:Generated_Source\PSoC4/Millis_TMR.c **** *  output lines are driven in.  There is a setting for what to do on a
 416:Generated_Source\PSoC4/Millis_TMR.c **** *  comparison match (CC_MATCH), on an overflow (OVERFLOW) and on an underflow
 417:Generated_Source\PSoC4/Millis_TMR.c **** *  (UNDERFLOW).  The value for each of the three must be ORed together to form
 418:Generated_Source\PSoC4/Millis_TMR.c **** *  the mode.
 419:Generated_Source\PSoC4/Millis_TMR.c **** *
 420:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 421:Generated_Source\PSoC4/Millis_TMR.c **** *  modeMask: A combination of three mode settings.  Mask must include a value
 422:Generated_Source\PSoC4/Millis_TMR.c **** *  for each of the three or use one of the preconfigured PWM settings.
 423:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 424:Generated_Source\PSoC4/Millis_TMR.c **** *     - CC_MATCH_SET        - Set on comparison match
 425:Generated_Source\PSoC4/Millis_TMR.c **** *     - CC_MATCH_CLEAR      - Clear on comparison match
 426:Generated_Source\PSoC4/Millis_TMR.c **** *     - CC_MATCH_INVERT     - Invert on comparison match
 427:Generated_Source\PSoC4/Millis_TMR.c **** *     - CC_MATCH_NO_CHANGE  - No change on comparison match
 428:Generated_Source\PSoC4/Millis_TMR.c **** *     - OVERLOW_SET         - Set on overflow
 429:Generated_Source\PSoC4/Millis_TMR.c **** *     - OVERLOW_CLEAR       - Clear on  overflow
 430:Generated_Source\PSoC4/Millis_TMR.c **** *     - OVERLOW_INVERT      - Invert on overflow
 431:Generated_Source\PSoC4/Millis_TMR.c **** *     - OVERLOW_NO_CHANGE   - No change on overflow
 432:Generated_Source\PSoC4/Millis_TMR.c **** *     - UNDERFLOW_SET       - Set on underflow
 433:Generated_Source\PSoC4/Millis_TMR.c **** *     - UNDERFLOW_CLEAR     - Clear on underflow
 434:Generated_Source\PSoC4/Millis_TMR.c **** *     - UNDERFLOW_INVERT    - Invert on underflow
 435:Generated_Source\PSoC4/Millis_TMR.c **** *     - UNDERFLOW_NO_CHANGE - No change on underflow
 436:Generated_Source\PSoC4/Millis_TMR.c **** *     - PWM_MODE_LEFT       - Setting for left aligned PWM.  Should be combined
 437:Generated_Source\PSoC4/Millis_TMR.c **** *                             with up counting mode
 438:Generated_Source\PSoC4/Millis_TMR.c **** *     - PWM_MODE_RIGHT      - Setting for right aligned PWM.  Should be combined
 439:Generated_Source\PSoC4/Millis_TMR.c **** *                             with down counting mode
 440:Generated_Source\PSoC4/Millis_TMR.c **** *     - PWM_MODE_CENTER     - Setting for center aligned PWM.  Should be
 441:Generated_Source\PSoC4/Millis_TMR.c **** *                             combined with up/down 0 mode
 442:Generated_Source\PSoC4/Millis_TMR.c **** *     - PWM_MODE_ASYM       - Setting for asymmetric PWM.  Should be combined
 443:Generated_Source\PSoC4/Millis_TMR.c **** *                             with up/down 1 mode
 444:Generated_Source\PSoC4/Millis_TMR.c **** *
 445:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 446:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 447:Generated_Source\PSoC4/Millis_TMR.c **** *
 448:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 449:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMMode(uint32 modeMask)
 450:Generated_Source\PSoC4/Millis_TMR.c **** {
 451:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL2_REG = (modeMask & Millis_TMR_6BIT_MASK);
 452:Generated_Source\PSoC4/Millis_TMR.c **** }
 453:Generated_Source\PSoC4/Millis_TMR.c **** 
 454:Generated_Source\PSoC4/Millis_TMR.c **** 
 455:Generated_Source\PSoC4/Millis_TMR.c **** 
 456:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 457:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMSyncKill
 458:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 459:Generated_Source\PSoC4/Millis_TMR.c **** *
 460:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 461:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the PWM kill signal (stop input)
 462:Generated_Source\PSoC4/Millis_TMR.c **** *  causes asynchronous or synchronous kill operation.  By default the kill
 463:Generated_Source\PSoC4/Millis_TMR.c **** *  operation is asynchronous.  This functionality is only applicable to the PWM
 464:Generated_Source\PSoC4/Millis_TMR.c **** *  and PWM with dead time modes.
 465:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 10


 466:Generated_Source\PSoC4/Millis_TMR.c **** *  For Synchronous mode the kill signal disables both the line and line_n
 467:Generated_Source\PSoC4/Millis_TMR.c **** *  signals until the next terminal count.
 468:Generated_Source\PSoC4/Millis_TMR.c **** *
 469:Generated_Source\PSoC4/Millis_TMR.c **** *  For Asynchronous mode the kill signal disables both the line and line_n
 470:Generated_Source\PSoC4/Millis_TMR.c **** *  signals when the kill signal is present.  This mode should only be used
 471:Generated_Source\PSoC4/Millis_TMR.c **** *  when the kill signal (stop input) is configured in the pass through mode
 472:Generated_Source\PSoC4/Millis_TMR.c **** *  (Level sensitive signal).
 473:Generated_Source\PSoC4/Millis_TMR.c **** 
 474:Generated_Source\PSoC4/Millis_TMR.c **** *
 475:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 476:Generated_Source\PSoC4/Millis_TMR.c **** *  syncKillEnable
 477:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 478:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Asynchronous
 479:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Synchronous
 480:Generated_Source\PSoC4/Millis_TMR.c **** *
 481:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 482:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 483:Generated_Source\PSoC4/Millis_TMR.c **** *
 484:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 485:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMSyncKill(uint32 syncKillEnable)
 486:Generated_Source\PSoC4/Millis_TMR.c **** {
 487:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 488:Generated_Source\PSoC4/Millis_TMR.c **** 
 489:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 490:Generated_Source\PSoC4/Millis_TMR.c **** 
 491:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_PWM_SYNC_KILL_MASK;
 492:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((syncKillEnable & Millis_TMR_1BIT_MASK)  <<
 493:Generated_Source\PSoC4/Millis_TMR.c ****                                                Millis_TMR_PWM_SYNC_KILL_SHIFT));
 494:Generated_Source\PSoC4/Millis_TMR.c **** 
 495:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 496:Generated_Source\PSoC4/Millis_TMR.c **** }
 497:Generated_Source\PSoC4/Millis_TMR.c **** 
 498:Generated_Source\PSoC4/Millis_TMR.c **** 
 499:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 500:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMStopOnKill
 501:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 502:Generated_Source\PSoC4/Millis_TMR.c **** *
 503:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 504:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the PWM kill signal (stop input)
 505:Generated_Source\PSoC4/Millis_TMR.c **** *  causes the PWM counter to stop.  By default the kill operation does not stop
 506:Generated_Source\PSoC4/Millis_TMR.c **** *  the counter.  This functionality is only applicable to the three PWM modes.
 507:Generated_Source\PSoC4/Millis_TMR.c **** *
 508:Generated_Source\PSoC4/Millis_TMR.c **** *
 509:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 510:Generated_Source\PSoC4/Millis_TMR.c **** *  stopOnKillEnable
 511:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 512:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Don't stop
 513:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Stop
 514:Generated_Source\PSoC4/Millis_TMR.c **** *
 515:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 516:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 517:Generated_Source\PSoC4/Millis_TMR.c **** *
 518:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 519:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMStopOnKill(uint32 stopOnKillEnable)
 520:Generated_Source\PSoC4/Millis_TMR.c **** {
 521:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 522:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 11


 523:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 524:Generated_Source\PSoC4/Millis_TMR.c **** 
 525:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_PWM_STOP_KILL_MASK;
 526:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((stopOnKillEnable & Millis_TMR_1BIT_MASK)  <<
 527:Generated_Source\PSoC4/Millis_TMR.c ****                                                          Millis_TMR_PWM_STOP_KILL_SHIFT));
 528:Generated_Source\PSoC4/Millis_TMR.c **** 
 529:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 530:Generated_Source\PSoC4/Millis_TMR.c **** }
 531:Generated_Source\PSoC4/Millis_TMR.c **** 
 532:Generated_Source\PSoC4/Millis_TMR.c **** 
 533:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 534:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMDeadTime
 535:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 536:Generated_Source\PSoC4/Millis_TMR.c **** *
 537:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 538:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the dead time control value.  This value delays the rising edge of
 539:Generated_Source\PSoC4/Millis_TMR.c **** *  both the line and line_n signals the designated number of cycles resulting
 540:Generated_Source\PSoC4/Millis_TMR.c **** *  in both signals being inactive for that many cycles.  This functionality is
 541:Generated_Source\PSoC4/Millis_TMR.c **** *  only applicable to the PWM in the dead time mode.
 542:Generated_Source\PSoC4/Millis_TMR.c **** 
 543:Generated_Source\PSoC4/Millis_TMR.c **** *
 544:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 545:Generated_Source\PSoC4/Millis_TMR.c **** *  Dead time to insert
 546:Generated_Source\PSoC4/Millis_TMR.c **** *   Values: 0 to 255
 547:Generated_Source\PSoC4/Millis_TMR.c **** *
 548:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 549:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 550:Generated_Source\PSoC4/Millis_TMR.c **** *
 551:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 552:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMDeadTime(uint32 deadTime)
 553:Generated_Source\PSoC4/Millis_TMR.c **** {
 554:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 555:Generated_Source\PSoC4/Millis_TMR.c **** 
 556:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 557:Generated_Source\PSoC4/Millis_TMR.c **** 
 558:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_PRESCALER_MASK;
 559:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((deadTime & Millis_TMR_8BIT_MASK) <<
 560:Generated_Source\PSoC4/Millis_TMR.c ****                                                           Millis_TMR_PRESCALER_SHIFT));
 561:Generated_Source\PSoC4/Millis_TMR.c **** 
 562:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 563:Generated_Source\PSoC4/Millis_TMR.c **** }
 564:Generated_Source\PSoC4/Millis_TMR.c **** 
 565:Generated_Source\PSoC4/Millis_TMR.c **** 
 566:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 567:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMInvert
 568:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 569:Generated_Source\PSoC4/Millis_TMR.c **** *
 570:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 571:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the bits that control whether the line and line_n outputs are
 572:Generated_Source\PSoC4/Millis_TMR.c **** *  inverted from their normal output values.  This functionality is only
 573:Generated_Source\PSoC4/Millis_TMR.c **** *  applicable to the three PWM modes.
 574:Generated_Source\PSoC4/Millis_TMR.c **** *
 575:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 576:Generated_Source\PSoC4/Millis_TMR.c **** *  mask: Mask of outputs to invert.
 577:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 578:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_INVERT_LINE   - Inverts the line output
 579:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_INVERT_LINE_N - Inverts the line_n output
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 12


 580:Generated_Source\PSoC4/Millis_TMR.c **** *
 581:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 582:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 583:Generated_Source\PSoC4/Millis_TMR.c **** *
 584:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 585:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMInvert(uint32 mask)
 586:Generated_Source\PSoC4/Millis_TMR.c **** {
 587:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 588:Generated_Source\PSoC4/Millis_TMR.c **** 
 589:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 590:Generated_Source\PSoC4/Millis_TMR.c **** 
 591:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_INV_OUT_MASK;
 592:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mask;
 593:Generated_Source\PSoC4/Millis_TMR.c **** 
 594:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 595:Generated_Source\PSoC4/Millis_TMR.c **** }
 596:Generated_Source\PSoC4/Millis_TMR.c **** 
 597:Generated_Source\PSoC4/Millis_TMR.c **** 
 598:Generated_Source\PSoC4/Millis_TMR.c **** 
 599:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 600:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WriteCounter
 601:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 602:Generated_Source\PSoC4/Millis_TMR.c **** *
 603:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 604:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes a new 16bit counter value directly into the counter register, thus
 605:Generated_Source\PSoC4/Millis_TMR.c **** *  setting the counter (not the period) to the value written. It is not
 606:Generated_Source\PSoC4/Millis_TMR.c **** *  advised to write to this field when the counter is running.
 607:Generated_Source\PSoC4/Millis_TMR.c **** *
 608:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 609:Generated_Source\PSoC4/Millis_TMR.c **** *  count: value to write
 610:Generated_Source\PSoC4/Millis_TMR.c **** *
 611:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 612:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 613:Generated_Source\PSoC4/Millis_TMR.c **** *
 614:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 615:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WriteCounter(uint32 count)
 616:Generated_Source\PSoC4/Millis_TMR.c **** {
 617:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COUNTER_REG = (count & Millis_TMR_16BIT_MASK);
 618:Generated_Source\PSoC4/Millis_TMR.c **** }
 619:Generated_Source\PSoC4/Millis_TMR.c **** 
 620:Generated_Source\PSoC4/Millis_TMR.c **** 
 621:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 622:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCounter
 623:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 624:Generated_Source\PSoC4/Millis_TMR.c **** *
 625:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 626:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the current counter value.
 627:Generated_Source\PSoC4/Millis_TMR.c **** *
 628:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 629:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 630:Generated_Source\PSoC4/Millis_TMR.c **** *
 631:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 632:Generated_Source\PSoC4/Millis_TMR.c **** *  Current counter value
 633:Generated_Source\PSoC4/Millis_TMR.c **** *
 634:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 635:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCounter(void)
 636:Generated_Source\PSoC4/Millis_TMR.c **** {
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 13


 637:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COUNTER_REG & Millis_TMR_16BIT_MASK);
 638:Generated_Source\PSoC4/Millis_TMR.c **** }
 639:Generated_Source\PSoC4/Millis_TMR.c **** 
 640:Generated_Source\PSoC4/Millis_TMR.c **** 
 641:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 642:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetCounterMode
 643:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 644:Generated_Source\PSoC4/Millis_TMR.c **** *
 645:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 646:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the counter mode.  Applicable to all modes except Quadrature Decoder
 647:Generated_Source\PSoC4/Millis_TMR.c **** *  and the PWM with a pseudo random output.
 648:Generated_Source\PSoC4/Millis_TMR.c **** *
 649:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 650:Generated_Source\PSoC4/Millis_TMR.c **** *  counterMode: Enumerated counter type values
 651:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 652:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_COUNT_UP       - Counts up
 653:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_COUNT_DOWN     - Counts down
 654:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_COUNT_UPDOWN0  - Counts up and down. Terminal count
 655:Generated_Source\PSoC4/Millis_TMR.c **** *                                         generated when counter reaches 0
 656:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_COUNT_UPDOWN1  - Counts up and down. Terminal count
 657:Generated_Source\PSoC4/Millis_TMR.c **** *                                         generated both when counter reaches 0
 658:Generated_Source\PSoC4/Millis_TMR.c **** *                                         and period
 659:Generated_Source\PSoC4/Millis_TMR.c **** *
 660:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 661:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 662:Generated_Source\PSoC4/Millis_TMR.c **** *
 663:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 664:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetCounterMode(uint32 counterMode)
 665:Generated_Source\PSoC4/Millis_TMR.c **** {
 666:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 667:Generated_Source\PSoC4/Millis_TMR.c **** 
 668:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 669:Generated_Source\PSoC4/Millis_TMR.c **** 
 670:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_UPDOWN_MASK;
 671:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= counterMode;
 672:Generated_Source\PSoC4/Millis_TMR.c **** 
 673:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 674:Generated_Source\PSoC4/Millis_TMR.c **** }
 675:Generated_Source\PSoC4/Millis_TMR.c **** 
 676:Generated_Source\PSoC4/Millis_TMR.c **** 
 677:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 678:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WritePeriod
 679:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 680:Generated_Source\PSoC4/Millis_TMR.c **** *
 681:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 682:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the 16 bit period register with the new period value.
 683:Generated_Source\PSoC4/Millis_TMR.c **** *  To cause the counter to count for N cycles this register should be written
 684:Generated_Source\PSoC4/Millis_TMR.c **** *  with N-1 (counts from 0 to period inclusive).
 685:Generated_Source\PSoC4/Millis_TMR.c **** *
 686:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 687:Generated_Source\PSoC4/Millis_TMR.c **** *  period: Period value
 688:Generated_Source\PSoC4/Millis_TMR.c **** *
 689:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 690:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 691:Generated_Source\PSoC4/Millis_TMR.c **** *
 692:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 693:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WritePeriod(uint32 period)
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 14


 694:Generated_Source\PSoC4/Millis_TMR.c **** {
 695:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_PERIOD_REG = (period & Millis_TMR_16BIT_MASK);
 696:Generated_Source\PSoC4/Millis_TMR.c **** }
 697:Generated_Source\PSoC4/Millis_TMR.c **** 
 698:Generated_Source\PSoC4/Millis_TMR.c **** 
 699:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 700:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadPeriod
 701:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 702:Generated_Source\PSoC4/Millis_TMR.c **** *
 703:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 704:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the 16 bit period register.
 705:Generated_Source\PSoC4/Millis_TMR.c **** *
 706:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 707:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 708:Generated_Source\PSoC4/Millis_TMR.c **** *
 709:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 710:Generated_Source\PSoC4/Millis_TMR.c **** *  Period value
 711:Generated_Source\PSoC4/Millis_TMR.c **** *
 712:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 713:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadPeriod(void)
 714:Generated_Source\PSoC4/Millis_TMR.c **** {
 715:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_PERIOD_REG & Millis_TMR_16BIT_MASK);
 716:Generated_Source\PSoC4/Millis_TMR.c **** }
 717:Generated_Source\PSoC4/Millis_TMR.c **** 
 718:Generated_Source\PSoC4/Millis_TMR.c **** 
 719:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 720:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetCompareSwap
 721:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 722:Generated_Source\PSoC4/Millis_TMR.c **** *
 723:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 724:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the compare registers are
 725:Generated_Source\PSoC4/Millis_TMR.c **** *  swapped. When enabled in the Timer/Counter mode(without capture) the swap
 726:Generated_Source\PSoC4/Millis_TMR.c **** *  occurs at a TC event. In the PWM mode the swap occurs at the next TC event
 727:Generated_Source\PSoC4/Millis_TMR.c **** *  following a hardware switch event.
 728:Generated_Source\PSoC4/Millis_TMR.c **** *
 729:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 730:Generated_Source\PSoC4/Millis_TMR.c **** *  swapEnable
 731:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 732:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Disable swap
 733:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Enable swap
 734:Generated_Source\PSoC4/Millis_TMR.c **** *
 735:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 736:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 737:Generated_Source\PSoC4/Millis_TMR.c **** *
 738:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 739:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetCompareSwap(uint32 swapEnable)
 740:Generated_Source\PSoC4/Millis_TMR.c **** {
 741:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 742:Generated_Source\PSoC4/Millis_TMR.c **** 
 743:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 744:Generated_Source\PSoC4/Millis_TMR.c **** 
 745:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_RELOAD_CC_MASK;
 746:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= (swapEnable & Millis_TMR_1BIT_MASK);
 747:Generated_Source\PSoC4/Millis_TMR.c **** 
 748:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 749:Generated_Source\PSoC4/Millis_TMR.c **** }
 750:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 15


 751:Generated_Source\PSoC4/Millis_TMR.c **** 
 752:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 753:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WritePeriodBuf
 754:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 755:Generated_Source\PSoC4/Millis_TMR.c **** *
 756:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 757:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the 16 bit period buf register with the new period value.
 758:Generated_Source\PSoC4/Millis_TMR.c **** *
 759:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 760:Generated_Source\PSoC4/Millis_TMR.c **** *  periodBuf: Period value
 761:Generated_Source\PSoC4/Millis_TMR.c **** *
 762:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 763:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 764:Generated_Source\PSoC4/Millis_TMR.c **** *
 765:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 766:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WritePeriodBuf(uint32 periodBuf)
 767:Generated_Source\PSoC4/Millis_TMR.c **** {
 768:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_PERIOD_BUF_REG = (periodBuf & Millis_TMR_16BIT_MASK);
 769:Generated_Source\PSoC4/Millis_TMR.c **** }
 770:Generated_Source\PSoC4/Millis_TMR.c **** 
 771:Generated_Source\PSoC4/Millis_TMR.c **** 
 772:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 773:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadPeriodBuf
 774:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 775:Generated_Source\PSoC4/Millis_TMR.c **** *
 776:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 777:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the 16 bit period buf register.
 778:Generated_Source\PSoC4/Millis_TMR.c **** *
 779:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 780:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 781:Generated_Source\PSoC4/Millis_TMR.c **** *
 782:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 783:Generated_Source\PSoC4/Millis_TMR.c **** *  Period value
 784:Generated_Source\PSoC4/Millis_TMR.c **** *
 785:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 786:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadPeriodBuf(void)
 787:Generated_Source\PSoC4/Millis_TMR.c **** {
 788:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_PERIOD_BUF_REG & Millis_TMR_16BIT_MASK);
 789:Generated_Source\PSoC4/Millis_TMR.c **** }
 790:Generated_Source\PSoC4/Millis_TMR.c **** 
 791:Generated_Source\PSoC4/Millis_TMR.c **** 
 792:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 793:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPeriodSwap
 794:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 795:Generated_Source\PSoC4/Millis_TMR.c **** *
 796:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 797:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the period registers are
 798:Generated_Source\PSoC4/Millis_TMR.c **** *  swapped. When enabled in Timer/Counter mode the swap occurs at a TC event.
 799:Generated_Source\PSoC4/Millis_TMR.c **** *  In the PWM mode the swap occurs at the next TC event following a hardware
 800:Generated_Source\PSoC4/Millis_TMR.c **** *  switch event.
 801:Generated_Source\PSoC4/Millis_TMR.c **** *
 802:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 803:Generated_Source\PSoC4/Millis_TMR.c **** *  swapEnable
 804:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 805:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Disable swap
 806:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Enable swap
 807:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 16


 808:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 809:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 810:Generated_Source\PSoC4/Millis_TMR.c **** *
 811:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 812:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPeriodSwap(uint32 swapEnable)
 813:Generated_Source\PSoC4/Millis_TMR.c **** {
 814:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 815:Generated_Source\PSoC4/Millis_TMR.c **** 
 816:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 817:Generated_Source\PSoC4/Millis_TMR.c **** 
 818:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_RELOAD_PERIOD_MASK;
 819:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((swapEnable & Millis_TMR_1BIT_MASK) <<
 820:Generated_Source\PSoC4/Millis_TMR.c ****                                                             Millis_TMR_RELOAD_PERIOD_SHIFT));
 821:Generated_Source\PSoC4/Millis_TMR.c **** 
 822:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 823:Generated_Source\PSoC4/Millis_TMR.c **** }
 824:Generated_Source\PSoC4/Millis_TMR.c **** 
 825:Generated_Source\PSoC4/Millis_TMR.c **** 
 826:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 827:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WriteCompare
 828:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 829:Generated_Source\PSoC4/Millis_TMR.c **** *
 830:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 831:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the 16 bit compare register with the new compare value. Not
 832:Generated_Source\PSoC4/Millis_TMR.c **** *  applicable for Timer/Counter with Capture or in Quadrature Decoder modes.
 833:Generated_Source\PSoC4/Millis_TMR.c **** *
 834:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 835:Generated_Source\PSoC4/Millis_TMR.c **** *  compare: Compare value
 836:Generated_Source\PSoC4/Millis_TMR.c **** *
 837:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 838:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 839:Generated_Source\PSoC4/Millis_TMR.c **** *
 840:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
 841:Generated_Source\PSoC4/Millis_TMR.c **** *  It is not recommended to use the value equal to "0" or equal to 
 842:Generated_Source\PSoC4/Millis_TMR.c **** *  "period value" in Center or Asymmetric align PWM modes on the 
 843:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4100/PSoC 4200 devices.
 844:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices write the 16 bit compare register with the decremented 
 845:Generated_Source\PSoC4/Millis_TMR.c **** *  compare value in the Up counting mode (except 0x0u), and the incremented 
 846:Generated_Source\PSoC4/Millis_TMR.c **** *  compare value in the Down counting mode (except 0xFFFFu).
 847:Generated_Source\PSoC4/Millis_TMR.c **** *
 848:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 849:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WriteCompare(uint32 compare)
 850:Generated_Source\PSoC4/Millis_TMR.c **** {
 851:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 852:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 currentMode;
 853:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 854:Generated_Source\PSoC4/Millis_TMR.c **** 
 855:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 856:Generated_Source\PSoC4/Millis_TMR.c ****         currentMode = ((Millis_TMR_CONTROL_REG & Millis_TMR_UPDOWN_MASK) >> Millis_TMR_UPDOWN_SHIFT
 857:Generated_Source\PSoC4/Millis_TMR.c **** 
 858:Generated_Source\PSoC4/Millis_TMR.c ****         if (((uint32)Millis_TMR__COUNT_DOWN == currentMode) && (0xFFFFu != compare))
 859:Generated_Source\PSoC4/Millis_TMR.c ****         {
 860:Generated_Source\PSoC4/Millis_TMR.c ****             compare++;
 861:Generated_Source\PSoC4/Millis_TMR.c ****         }
 862:Generated_Source\PSoC4/Millis_TMR.c ****         else if (((uint32)Millis_TMR__COUNT_UP == currentMode) && (0u != compare))
 863:Generated_Source\PSoC4/Millis_TMR.c ****         {
 864:Generated_Source\PSoC4/Millis_TMR.c ****             compare--;
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 17


 865:Generated_Source\PSoC4/Millis_TMR.c ****         }
 866:Generated_Source\PSoC4/Millis_TMR.c ****         else
 867:Generated_Source\PSoC4/Millis_TMR.c ****         {
 868:Generated_Source\PSoC4/Millis_TMR.c ****         }
 869:Generated_Source\PSoC4/Millis_TMR.c ****         
 870:Generated_Source\PSoC4/Millis_TMR.c ****     
 871:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 872:Generated_Source\PSoC4/Millis_TMR.c ****     
 873:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COMP_CAP_REG = (compare & Millis_TMR_16BIT_MASK);
 874:Generated_Source\PSoC4/Millis_TMR.c **** }
 875:Generated_Source\PSoC4/Millis_TMR.c **** 
 876:Generated_Source\PSoC4/Millis_TMR.c **** 
 877:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 878:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCompare
 879:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 880:Generated_Source\PSoC4/Millis_TMR.c **** *
 881:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 882:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the compare register. Not applicable for Timer/Counter with Capture
 883:Generated_Source\PSoC4/Millis_TMR.c **** *  or in Quadrature Decoder modes.
 884:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices read the incremented compare register value in the 
 885:Generated_Source\PSoC4/Millis_TMR.c **** *  Up counting mode (except 0xFFFFu), and the decremented value in the 
 886:Generated_Source\PSoC4/Millis_TMR.c **** *  Down counting mode (except 0x0u).
 887:Generated_Source\PSoC4/Millis_TMR.c **** *
 888:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 889:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 890:Generated_Source\PSoC4/Millis_TMR.c **** *
 891:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 892:Generated_Source\PSoC4/Millis_TMR.c **** *  Compare value
 893:Generated_Source\PSoC4/Millis_TMR.c **** *
 894:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
 895:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices read the incremented compare register value in the 
 896:Generated_Source\PSoC4/Millis_TMR.c **** *  Up counting mode (except 0xFFFFu), and the decremented value in the 
 897:Generated_Source\PSoC4/Millis_TMR.c **** *  Down counting mode (except 0x0u).
 898:Generated_Source\PSoC4/Millis_TMR.c **** *
 899:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 900:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCompare(void)
 901:Generated_Source\PSoC4/Millis_TMR.c **** {
 902:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 903:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 currentMode;
 904:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 regVal;
 905:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 906:Generated_Source\PSoC4/Millis_TMR.c **** 
 907:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 908:Generated_Source\PSoC4/Millis_TMR.c ****         currentMode = ((Millis_TMR_CONTROL_REG & Millis_TMR_UPDOWN_MASK) >> Millis_TMR_UPDOWN_SHIFT
 909:Generated_Source\PSoC4/Millis_TMR.c ****         
 910:Generated_Source\PSoC4/Millis_TMR.c ****         regVal = Millis_TMR_COMP_CAP_REG;
 911:Generated_Source\PSoC4/Millis_TMR.c ****         
 912:Generated_Source\PSoC4/Millis_TMR.c ****         if (((uint32)Millis_TMR__COUNT_DOWN == currentMode) && (0u != regVal))
 913:Generated_Source\PSoC4/Millis_TMR.c ****         {
 914:Generated_Source\PSoC4/Millis_TMR.c ****             regVal--;
 915:Generated_Source\PSoC4/Millis_TMR.c ****         }
 916:Generated_Source\PSoC4/Millis_TMR.c ****         else if (((uint32)Millis_TMR__COUNT_UP == currentMode) && (0xFFFFu != regVal))
 917:Generated_Source\PSoC4/Millis_TMR.c ****         {
 918:Generated_Source\PSoC4/Millis_TMR.c ****             regVal++;
 919:Generated_Source\PSoC4/Millis_TMR.c ****         }
 920:Generated_Source\PSoC4/Millis_TMR.c ****         else
 921:Generated_Source\PSoC4/Millis_TMR.c ****         {
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 18


 922:Generated_Source\PSoC4/Millis_TMR.c ****         }
 923:Generated_Source\PSoC4/Millis_TMR.c **** 
 924:Generated_Source\PSoC4/Millis_TMR.c ****         return (regVal & Millis_TMR_16BIT_MASK);
 925:Generated_Source\PSoC4/Millis_TMR.c ****     #else
 926:Generated_Source\PSoC4/Millis_TMR.c ****         return (Millis_TMR_COMP_CAP_REG & Millis_TMR_16BIT_MASK);
 927:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 928:Generated_Source\PSoC4/Millis_TMR.c **** }
 929:Generated_Source\PSoC4/Millis_TMR.c **** 
 930:Generated_Source\PSoC4/Millis_TMR.c **** 
 931:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 932:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WriteCompareBuf
 933:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 934:Generated_Source\PSoC4/Millis_TMR.c **** *
 935:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 936:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the 16 bit compare buffer register with the new compare value. Not
 937:Generated_Source\PSoC4/Millis_TMR.c **** *  applicable for Timer/Counter with Capture or in Quadrature Decoder modes.
 938:Generated_Source\PSoC4/Millis_TMR.c **** *
 939:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 940:Generated_Source\PSoC4/Millis_TMR.c **** *  compareBuf: Compare value
 941:Generated_Source\PSoC4/Millis_TMR.c **** *
 942:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 943:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 944:Generated_Source\PSoC4/Millis_TMR.c **** *
 945:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
 946:Generated_Source\PSoC4/Millis_TMR.c **** *  It is not recommended to use the value equal to "0" or equal to 
 947:Generated_Source\PSoC4/Millis_TMR.c **** *  "period value" in Center or Asymmetric align PWM modes on the 
 948:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4100/PSoC 4200 devices.
 949:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices write the 16 bit compare register with the decremented 
 950:Generated_Source\PSoC4/Millis_TMR.c **** *  compare value in the Up counting mode (except 0x0u), and the incremented 
 951:Generated_Source\PSoC4/Millis_TMR.c **** *  compare value in the Down counting mode (except 0xFFFFu).
 952:Generated_Source\PSoC4/Millis_TMR.c **** *
 953:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 954:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WriteCompareBuf(uint32 compareBuf)
 955:Generated_Source\PSoC4/Millis_TMR.c **** {
 956:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 957:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 currentMode;
 958:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 959:Generated_Source\PSoC4/Millis_TMR.c **** 
 960:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 961:Generated_Source\PSoC4/Millis_TMR.c ****         currentMode = ((Millis_TMR_CONTROL_REG & Millis_TMR_UPDOWN_MASK) >> Millis_TMR_UPDOWN_SHIFT
 962:Generated_Source\PSoC4/Millis_TMR.c **** 
 963:Generated_Source\PSoC4/Millis_TMR.c ****         if (((uint32)Millis_TMR__COUNT_DOWN == currentMode) && (0xFFFFu != compareBuf))
 964:Generated_Source\PSoC4/Millis_TMR.c ****         {
 965:Generated_Source\PSoC4/Millis_TMR.c ****             compareBuf++;
 966:Generated_Source\PSoC4/Millis_TMR.c ****         }
 967:Generated_Source\PSoC4/Millis_TMR.c ****         else if (((uint32)Millis_TMR__COUNT_UP == currentMode) && (0u != compareBuf))
 968:Generated_Source\PSoC4/Millis_TMR.c ****         {
 969:Generated_Source\PSoC4/Millis_TMR.c ****             compareBuf --;
 970:Generated_Source\PSoC4/Millis_TMR.c ****         }
 971:Generated_Source\PSoC4/Millis_TMR.c ****         else
 972:Generated_Source\PSoC4/Millis_TMR.c ****         {
 973:Generated_Source\PSoC4/Millis_TMR.c ****         }
 974:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 975:Generated_Source\PSoC4/Millis_TMR.c ****     
 976:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COMP_CAP_BUF_REG = (compareBuf & Millis_TMR_16BIT_MASK);
 977:Generated_Source\PSoC4/Millis_TMR.c **** }
 978:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 19


 979:Generated_Source\PSoC4/Millis_TMR.c **** 
 980:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 981:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCompareBuf
 982:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 983:Generated_Source\PSoC4/Millis_TMR.c **** *
 984:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 985:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the compare buffer register. Not applicable for Timer/Counter with
 986:Generated_Source\PSoC4/Millis_TMR.c **** *  Capture or in Quadrature Decoder modes.
 987:Generated_Source\PSoC4/Millis_TMR.c **** *
 988:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 989:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 990:Generated_Source\PSoC4/Millis_TMR.c **** *
 991:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 992:Generated_Source\PSoC4/Millis_TMR.c **** *  Compare buffer value
 993:Generated_Source\PSoC4/Millis_TMR.c **** *
 994:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
 995:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices read the incremented compare register value in the 
 996:Generated_Source\PSoC4/Millis_TMR.c **** *  Up counting mode (except 0xFFFFu), and the decremented value in the 
 997:Generated_Source\PSoC4/Millis_TMR.c **** *  Down counting mode (except 0x0u).
 998:Generated_Source\PSoC4/Millis_TMR.c **** *
 999:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1000:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCompareBuf(void)
1001:Generated_Source\PSoC4/Millis_TMR.c **** {
1002:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
1003:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 currentMode;
1004:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 regVal;
1005:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
1006:Generated_Source\PSoC4/Millis_TMR.c **** 
1007:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
1008:Generated_Source\PSoC4/Millis_TMR.c ****         currentMode = ((Millis_TMR_CONTROL_REG & Millis_TMR_UPDOWN_MASK) >> Millis_TMR_UPDOWN_SHIFT
1009:Generated_Source\PSoC4/Millis_TMR.c **** 
1010:Generated_Source\PSoC4/Millis_TMR.c ****         regVal = Millis_TMR_COMP_CAP_BUF_REG;
1011:Generated_Source\PSoC4/Millis_TMR.c ****         
1012:Generated_Source\PSoC4/Millis_TMR.c ****         if (((uint32)Millis_TMR__COUNT_DOWN == currentMode) && (0u != regVal))
1013:Generated_Source\PSoC4/Millis_TMR.c ****         {
1014:Generated_Source\PSoC4/Millis_TMR.c ****             regVal--;
1015:Generated_Source\PSoC4/Millis_TMR.c ****         }
1016:Generated_Source\PSoC4/Millis_TMR.c ****         else if (((uint32)Millis_TMR__COUNT_UP == currentMode) && (0xFFFFu != regVal))
1017:Generated_Source\PSoC4/Millis_TMR.c ****         {
1018:Generated_Source\PSoC4/Millis_TMR.c ****             regVal++;
1019:Generated_Source\PSoC4/Millis_TMR.c ****         }
1020:Generated_Source\PSoC4/Millis_TMR.c ****         else
1021:Generated_Source\PSoC4/Millis_TMR.c ****         {
1022:Generated_Source\PSoC4/Millis_TMR.c ****         }
1023:Generated_Source\PSoC4/Millis_TMR.c **** 
1024:Generated_Source\PSoC4/Millis_TMR.c ****         return (regVal & Millis_TMR_16BIT_MASK);
1025:Generated_Source\PSoC4/Millis_TMR.c ****     #else
1026:Generated_Source\PSoC4/Millis_TMR.c ****         return (Millis_TMR_COMP_CAP_BUF_REG & Millis_TMR_16BIT_MASK);
1027:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
1028:Generated_Source\PSoC4/Millis_TMR.c **** }
1029:Generated_Source\PSoC4/Millis_TMR.c **** 
1030:Generated_Source\PSoC4/Millis_TMR.c **** 
1031:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1032:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCapture
1033:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1034:Generated_Source\PSoC4/Millis_TMR.c **** *
1035:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 20


1036:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the captured counter value. This API is applicable only for
1037:Generated_Source\PSoC4/Millis_TMR.c **** *  Timer/Counter with the capture mode and Quadrature Decoder modes.
1038:Generated_Source\PSoC4/Millis_TMR.c **** *
1039:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1040:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1041:Generated_Source\PSoC4/Millis_TMR.c **** *
1042:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1043:Generated_Source\PSoC4/Millis_TMR.c **** *  Capture value
1044:Generated_Source\PSoC4/Millis_TMR.c **** *
1045:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1046:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCapture(void)
1047:Generated_Source\PSoC4/Millis_TMR.c **** {
1048:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COMP_CAP_REG & Millis_TMR_16BIT_MASK);
1049:Generated_Source\PSoC4/Millis_TMR.c **** }
1050:Generated_Source\PSoC4/Millis_TMR.c **** 
1051:Generated_Source\PSoC4/Millis_TMR.c **** 
1052:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1053:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCaptureBuf
1054:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1055:Generated_Source\PSoC4/Millis_TMR.c **** *
1056:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1057:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the capture buffer register. This API is applicable only for
1058:Generated_Source\PSoC4/Millis_TMR.c **** *  Timer/Counter with the capture mode and Quadrature Decoder modes.
1059:Generated_Source\PSoC4/Millis_TMR.c **** *
1060:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1061:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1062:Generated_Source\PSoC4/Millis_TMR.c **** *
1063:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1064:Generated_Source\PSoC4/Millis_TMR.c **** *  Capture buffer value
1065:Generated_Source\PSoC4/Millis_TMR.c **** *
1066:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1067:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCaptureBuf(void)
1068:Generated_Source\PSoC4/Millis_TMR.c **** {
1069:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COMP_CAP_BUF_REG & Millis_TMR_16BIT_MASK);
1070:Generated_Source\PSoC4/Millis_TMR.c **** }
1071:Generated_Source\PSoC4/Millis_TMR.c **** 
1072:Generated_Source\PSoC4/Millis_TMR.c **** 
1073:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1074:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetCaptureMode
1075:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1076:Generated_Source\PSoC4/Millis_TMR.c **** *
1077:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1078:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the capture trigger mode. For PWM mode this is the switch input.
1079:Generated_Source\PSoC4/Millis_TMR.c **** *  This input is not applicable to the Timer/Counter without Capture and
1080:Generated_Source\PSoC4/Millis_TMR.c **** *  Quadrature Decoder modes.
1081:Generated_Source\PSoC4/Millis_TMR.c **** *
1082:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1083:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
1084:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1085:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1086:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1087:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1088:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1089:Generated_Source\PSoC4/Millis_TMR.c **** *
1090:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1091:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1092:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 21


1093:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1094:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetCaptureMode(uint32 triggerMode)
1095:Generated_Source\PSoC4/Millis_TMR.c **** {
1096:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1097:Generated_Source\PSoC4/Millis_TMR.c **** 
1098:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1099:Generated_Source\PSoC4/Millis_TMR.c **** 
1100:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_CAPTURE_MASK;
1101:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= triggerMode;
1102:Generated_Source\PSoC4/Millis_TMR.c **** 
1103:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1104:Generated_Source\PSoC4/Millis_TMR.c **** }
1105:Generated_Source\PSoC4/Millis_TMR.c **** 
1106:Generated_Source\PSoC4/Millis_TMR.c **** 
1107:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1108:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetReloadMode
1109:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1110:Generated_Source\PSoC4/Millis_TMR.c **** *
1111:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1112:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the reload trigger mode. For Quadrature Decoder mode this is the index
1113:Generated_Source\PSoC4/Millis_TMR.c **** *  input.
1114:Generated_Source\PSoC4/Millis_TMR.c **** *
1115:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1116:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
1117:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1118:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1119:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1120:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1121:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1122:Generated_Source\PSoC4/Millis_TMR.c **** *
1123:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1124:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1125:Generated_Source\PSoC4/Millis_TMR.c **** *
1126:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1127:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetReloadMode(uint32 triggerMode)
1128:Generated_Source\PSoC4/Millis_TMR.c **** {
1129:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1130:Generated_Source\PSoC4/Millis_TMR.c **** 
1131:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1132:Generated_Source\PSoC4/Millis_TMR.c **** 
1133:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_RELOAD_MASK;
1134:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_RELOAD_SHIFT));
1135:Generated_Source\PSoC4/Millis_TMR.c **** 
1136:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1137:Generated_Source\PSoC4/Millis_TMR.c **** }
1138:Generated_Source\PSoC4/Millis_TMR.c **** 
1139:Generated_Source\PSoC4/Millis_TMR.c **** 
1140:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1141:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetStartMode
1142:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1143:Generated_Source\PSoC4/Millis_TMR.c **** *
1144:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1145:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the start trigger mode. For Quadrature Decoder mode this is the
1146:Generated_Source\PSoC4/Millis_TMR.c **** *  phiB input.
1147:Generated_Source\PSoC4/Millis_TMR.c **** *
1148:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1149:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 22


1150:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1151:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1152:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1153:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1154:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1155:Generated_Source\PSoC4/Millis_TMR.c **** *
1156:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1157:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1158:Generated_Source\PSoC4/Millis_TMR.c **** *
1159:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1160:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetStartMode(uint32 triggerMode)
1161:Generated_Source\PSoC4/Millis_TMR.c **** {
1162:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1163:Generated_Source\PSoC4/Millis_TMR.c **** 
1164:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1165:Generated_Source\PSoC4/Millis_TMR.c **** 
1166:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_START_MASK;
1167:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_START_SHIFT));
1168:Generated_Source\PSoC4/Millis_TMR.c **** 
1169:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1170:Generated_Source\PSoC4/Millis_TMR.c **** }
1171:Generated_Source\PSoC4/Millis_TMR.c **** 
1172:Generated_Source\PSoC4/Millis_TMR.c **** 
1173:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1174:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetStopMode
1175:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1176:Generated_Source\PSoC4/Millis_TMR.c **** *
1177:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1178:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the stop trigger mode. For PWM mode this is the kill input.
1179:Generated_Source\PSoC4/Millis_TMR.c **** *
1180:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1181:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
1182:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1183:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1184:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1185:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1186:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1187:Generated_Source\PSoC4/Millis_TMR.c **** *
1188:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1189:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1190:Generated_Source\PSoC4/Millis_TMR.c **** *
1191:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1192:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetStopMode(uint32 triggerMode)
1193:Generated_Source\PSoC4/Millis_TMR.c **** {
1194:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1195:Generated_Source\PSoC4/Millis_TMR.c **** 
1196:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1197:Generated_Source\PSoC4/Millis_TMR.c **** 
1198:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_STOP_MASK;
1199:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_STOP_SHIFT));
1200:Generated_Source\PSoC4/Millis_TMR.c **** 
1201:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1202:Generated_Source\PSoC4/Millis_TMR.c **** }
1203:Generated_Source\PSoC4/Millis_TMR.c **** 
1204:Generated_Source\PSoC4/Millis_TMR.c **** 
1205:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1206:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetCountMode
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 23


1207:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1208:Generated_Source\PSoC4/Millis_TMR.c **** *
1209:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1210:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the count trigger mode. For Quadrature Decoder mode this is the phiA
1211:Generated_Source\PSoC4/Millis_TMR.c **** *  input.
1212:Generated_Source\PSoC4/Millis_TMR.c **** *
1213:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1214:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
1215:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1216:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1217:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1218:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1219:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1220:Generated_Source\PSoC4/Millis_TMR.c **** *
1221:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1222:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1223:Generated_Source\PSoC4/Millis_TMR.c **** *
1224:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1225:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetCountMode(uint32 triggerMode)
1226:Generated_Source\PSoC4/Millis_TMR.c **** {
1227:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1228:Generated_Source\PSoC4/Millis_TMR.c **** 
1229:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1230:Generated_Source\PSoC4/Millis_TMR.c **** 
1231:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_COUNT_MASK;
1232:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_COUNT_SHIFT));
1233:Generated_Source\PSoC4/Millis_TMR.c **** 
1234:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1235:Generated_Source\PSoC4/Millis_TMR.c **** }
1236:Generated_Source\PSoC4/Millis_TMR.c **** 
1237:Generated_Source\PSoC4/Millis_TMR.c **** 
1238:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1239:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_TriggerCommand
1240:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1241:Generated_Source\PSoC4/Millis_TMR.c **** *
1242:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1243:Generated_Source\PSoC4/Millis_TMR.c **** *  Triggers the designated command to occur on the designated TCPWM instances.
1244:Generated_Source\PSoC4/Millis_TMR.c **** *  The mask can be used to apply this command simultaneously to more than one
1245:Generated_Source\PSoC4/Millis_TMR.c **** *  instance.  This allows multiple TCPWM instances to be synchronized.
1246:Generated_Source\PSoC4/Millis_TMR.c **** *
1247:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1248:Generated_Source\PSoC4/Millis_TMR.c **** *  mask: A combination of mask bits for each instance of the TCPWM that the
1249:Generated_Source\PSoC4/Millis_TMR.c **** *        command should apply to.  This function from one instance can be used
1250:Generated_Source\PSoC4/Millis_TMR.c **** *        to apply the command to any of the instances in the design.
1251:Generated_Source\PSoC4/Millis_TMR.c **** *        The mask value for a specific instance is available with the MASK
1252:Generated_Source\PSoC4/Millis_TMR.c **** *        define.
1253:Generated_Source\PSoC4/Millis_TMR.c **** *  command: Enumerated command values. Capture command only applicable for
1254:Generated_Source\PSoC4/Millis_TMR.c **** *           Timer/Counter with Capture and PWM modes.
1255:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1256:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_CMD_CAPTURE    - Trigger Capture/Switch command
1257:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_CMD_RELOAD     - Trigger Reload/Index command
1258:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_CMD_STOP       - Trigger Stop/Kill command
1259:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_CMD_START      - Trigger Start/phiB command
1260:Generated_Source\PSoC4/Millis_TMR.c **** *
1261:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1262:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1263:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 24


1264:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1265:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_TriggerCommand(uint32 mask, uint32 command)
1266:Generated_Source\PSoC4/Millis_TMR.c **** {
1267:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1268:Generated_Source\PSoC4/Millis_TMR.c **** 
1269:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1270:Generated_Source\PSoC4/Millis_TMR.c **** 
1271:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COMMAND_REG = ((uint32)(mask << command));
1272:Generated_Source\PSoC4/Millis_TMR.c **** 
1273:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1274:Generated_Source\PSoC4/Millis_TMR.c **** }
1275:Generated_Source\PSoC4/Millis_TMR.c **** 
1276:Generated_Source\PSoC4/Millis_TMR.c **** 
1277:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1278:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadStatus
1279:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1280:Generated_Source\PSoC4/Millis_TMR.c **** *
1281:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1282:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the status of the Millis_TMR.
1283:Generated_Source\PSoC4/Millis_TMR.c **** *
1284:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1285:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1286:Generated_Source\PSoC4/Millis_TMR.c **** *
1287:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1288:Generated_Source\PSoC4/Millis_TMR.c **** *  Status
1289:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1290:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_STATUS_DOWN    - Set if counting down
1291:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_STATUS_RUNNING - Set if counter is running
1292:Generated_Source\PSoC4/Millis_TMR.c **** *
1293:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1294:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadStatus(void)
1295:Generated_Source\PSoC4/Millis_TMR.c **** {
1296:Generated_Source\PSoC4/Millis_TMR.c ****     return ((Millis_TMR_STATUS_REG >> Millis_TMR_RUNNING_STATUS_SHIFT) |
1297:Generated_Source\PSoC4/Millis_TMR.c ****             (Millis_TMR_STATUS_REG & Millis_TMR_STATUS_DOWN));
1298:Generated_Source\PSoC4/Millis_TMR.c **** }
1299:Generated_Source\PSoC4/Millis_TMR.c **** 
1300:Generated_Source\PSoC4/Millis_TMR.c **** 
1301:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1302:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetInterruptMode
1303:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1304:Generated_Source\PSoC4/Millis_TMR.c **** *
1305:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1306:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the interrupt mask to control which interrupt
1307:Generated_Source\PSoC4/Millis_TMR.c **** *  requests generate the interrupt signal.
1308:Generated_Source\PSoC4/Millis_TMR.c **** *
1309:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1310:Generated_Source\PSoC4/Millis_TMR.c **** *   interruptMask: Mask of bits to be enabled
1311:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1312:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1313:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
1314:Generated_Source\PSoC4/Millis_TMR.c **** *
1315:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1316:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1317:Generated_Source\PSoC4/Millis_TMR.c **** *
1318:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1319:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetInterruptMode(uint32 interruptMask)
1320:Generated_Source\PSoC4/Millis_TMR.c **** {
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 25


1321:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_MASK_REG =  interruptMask;
  48              		.loc 1 1321 0
  49 000e 074B     		ldr	r3, .L2+8
  50 0010 0B3A     		subs	r2, r2, #11
  51 0012 1A60     		str	r2, [r3]
  52              	.LVL1:
  53              	.LBE9:
  54              	.LBE8:
  55              	.LBB10:
  56              	.LBB11:
 695:Generated_Source\PSoC4/Millis_TMR.c **** }
  57              		.loc 1 695 0
  58 0014 FA22     		movs	r2, #250
  59 0016 064B     		ldr	r3, .L2+12
  60 0018 9200     		lsls	r2, r2, #2
  61 001a 1A60     		str	r2, [r3]
  62              	.LVL2:
  63              	.LBE11:
  64              	.LBE10:
  65              	.LBB12:
  66              	.LBB13:
 617:Generated_Source\PSoC4/Millis_TMR.c **** }
  67              		.loc 1 617 0
  68 001c 0022     		movs	r2, #0
  69 001e 054B     		ldr	r3, .L2+16
  70 0020 1A60     		str	r2, [r3]
  71              	.LVL3:
  72              	.LBE13:
  73              	.LBE12:
 160:Generated_Source\PSoC4/Millis_TMR.c **** 
  74              		.loc 1 160 0
  75 0022 7047     		bx	lr
  76              	.L3:
  77              		.align	2
  78              	.L2:
  79 0024 00012040 		.word	1075839232
  80 0028 24012040 		.word	1075839268
  81 002c 38012040 		.word	1075839288
  82 0030 14012040 		.word	1075839252
  83 0034 08012040 		.word	1075839240
  84              		.cfi_endproc
  85              	.LFE1:
  86              		.size	Millis_TMR_Init, .-Millis_TMR_Init
  87              		.section	.text.Millis_TMR_Stop,"ax",%progbits
  88              		.align	1
  89              		.global	Millis_TMR_Stop
  90              		.code	16
  91              		.thumb_func
  92              		.type	Millis_TMR_Stop, %function
  93              	Millis_TMR_Stop:
  94              	.LFB4:
 257:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
  95              		.loc 1 257 0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 26


 100              		.cfi_def_cfa_offset 8
 101              		.cfi_offset 4, -8
 102              		.cfi_offset 14, -4
 260:Generated_Source\PSoC4/Millis_TMR.c **** 
 103              		.loc 1 260 0
 104 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 105              	.LVL4:
 262:Generated_Source\PSoC4/Millis_TMR.c **** 
 106              		.loc 1 262 0
 107 0006 0121     		movs	r1, #1
 108 0008 034A     		ldr	r2, .L5
 265:Generated_Source\PSoC4/Millis_TMR.c **** 
 109              		.loc 1 265 0
 110              		@ sp needed
 262:Generated_Source\PSoC4/Millis_TMR.c **** 
 111              		.loc 1 262 0
 112 000a 1368     		ldr	r3, [r2]
 113 000c 8B43     		bics	r3, r1
 114 000e 1360     		str	r3, [r2]
 264:Generated_Source\PSoC4/Millis_TMR.c **** }
 115              		.loc 1 264 0
 116 0010 FFF7FEFF 		bl	CyExitCriticalSection
 117              	.LVL5:
 265:Generated_Source\PSoC4/Millis_TMR.c **** 
 118              		.loc 1 265 0
 119 0014 10BD     		pop	{r4, pc}
 120              	.L6:
 121 0016 C046     		.align	2
 122              	.L5:
 123 0018 00002040 		.word	1075838976
 124              		.cfi_endproc
 125              	.LFE4:
 126              		.size	Millis_TMR_Stop, .-Millis_TMR_Stop
 127              		.section	.text.Millis_TMR_SetMode,"ax",%progbits
 128              		.align	1
 129              		.global	Millis_TMR_SetMode
 130              		.code	16
 131              		.thumb_func
 132              		.type	Millis_TMR_SetMode, %function
 133              	Millis_TMR_SetMode:
 134              	.LFB5:
 294:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 135              		.loc 1 294 0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              	.LVL6:
 140 0000 10B5     		push	{r4, lr}
 141              		.cfi_def_cfa_offset 8
 142              		.cfi_offset 4, -8
 143              		.cfi_offset 14, -4
 294:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 144              		.loc 1 294 0
 145 0002 0400     		movs	r4, r0
 297:Generated_Source\PSoC4/Millis_TMR.c **** 
 146              		.loc 1 297 0
 147 0004 FFF7FEFF 		bl	CyEnterCriticalSection
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 27


 148              	.LVL7:
 299:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mode;
 149              		.loc 1 299 0
 150 0008 054B     		ldr	r3, .L8
 151 000a 064A     		ldr	r2, .L8+4
 152 000c 1968     		ldr	r1, [r3]
 303:Generated_Source\PSoC4/Millis_TMR.c **** 
 153              		.loc 1 303 0
 154              		@ sp needed
 299:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mode;
 155              		.loc 1 299 0
 156 000e 0A40     		ands	r2, r1
 157 0010 1A60     		str	r2, [r3]
 300:Generated_Source\PSoC4/Millis_TMR.c **** 
 158              		.loc 1 300 0
 159 0012 1A68     		ldr	r2, [r3]
 160 0014 1443     		orrs	r4, r2
 161              	.LVL8:
 162 0016 1C60     		str	r4, [r3]
 302:Generated_Source\PSoC4/Millis_TMR.c **** }
 163              		.loc 1 302 0
 164 0018 FFF7FEFF 		bl	CyExitCriticalSection
 165              	.LVL9:
 303:Generated_Source\PSoC4/Millis_TMR.c **** 
 166              		.loc 1 303 0
 167 001c 10BD     		pop	{r4, pc}
 168              	.L9:
 169 001e C046     		.align	2
 170              	.L8:
 171 0020 00012040 		.word	1075839232
 172 0024 FFFFFFF8 		.word	-117440513
 173              		.cfi_endproc
 174              	.LFE5:
 175              		.size	Millis_TMR_SetMode, .-Millis_TMR_SetMode
 176              		.section	.text.Millis_TMR_SetQDMode,"ax",%progbits
 177              		.align	1
 178              		.global	Millis_TMR_SetQDMode
 179              		.code	16
 180              		.thumb_func
 181              		.type	Millis_TMR_SetQDMode, %function
 182              	Millis_TMR_SetQDMode:
 183              	.LFB6:
 327:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 184              		.loc 1 327 0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188              	.LVL10:
 189 0000 10B5     		push	{r4, lr}
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 4, -8
 192              		.cfi_offset 14, -4
 327:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 193              		.loc 1 327 0
 194 0002 0400     		movs	r4, r0
 330:Generated_Source\PSoC4/Millis_TMR.c **** 
 195              		.loc 1 330 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 28


 196 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 197              	.LVL11:
 332:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= qdMode;
 198              		.loc 1 332 0
 199 0008 054B     		ldr	r3, .L11
 200 000a 064A     		ldr	r2, .L11+4
 201 000c 1968     		ldr	r1, [r3]
 336:Generated_Source\PSoC4/Millis_TMR.c **** 
 202              		.loc 1 336 0
 203              		@ sp needed
 332:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= qdMode;
 204              		.loc 1 332 0
 205 000e 0A40     		ands	r2, r1
 206 0010 1A60     		str	r2, [r3]
 333:Generated_Source\PSoC4/Millis_TMR.c **** 
 207              		.loc 1 333 0
 208 0012 1A68     		ldr	r2, [r3]
 209 0014 1443     		orrs	r4, r2
 210              	.LVL12:
 211 0016 1C60     		str	r4, [r3]
 335:Generated_Source\PSoC4/Millis_TMR.c **** }
 212              		.loc 1 335 0
 213 0018 FFF7FEFF 		bl	CyExitCriticalSection
 214              	.LVL13:
 336:Generated_Source\PSoC4/Millis_TMR.c **** 
 215              		.loc 1 336 0
 216 001c 10BD     		pop	{r4, pc}
 217              	.L12:
 218 001e C046     		.align	2
 219              	.L11:
 220 0020 00012040 		.word	1075839232
 221 0024 FFFF8FFF 		.word	-7340033
 222              		.cfi_endproc
 223              	.LFE6:
 224              		.size	Millis_TMR_SetQDMode, .-Millis_TMR_SetQDMode
 225              		.section	.text.Millis_TMR_SetPrescaler,"ax",%progbits
 226              		.align	1
 227              		.global	Millis_TMR_SetPrescaler
 228              		.code	16
 229              		.thumb_func
 230              		.type	Millis_TMR_SetPrescaler, %function
 231              	Millis_TMR_SetPrescaler:
 232              	.LFB7:
 364:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 233              		.loc 1 364 0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              	.LVL14:
 238 0000 10B5     		push	{r4, lr}
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 4, -8
 241              		.cfi_offset 14, -4
 364:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 242              		.loc 1 364 0
 243 0002 0400     		movs	r4, r0
 367:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 29


 244              		.loc 1 367 0
 245 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 246              	.LVL15:
 369:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= prescaler;
 247              		.loc 1 369 0
 248 0008 054B     		ldr	r3, .L14
 249 000a 064A     		ldr	r2, .L14+4
 250 000c 1968     		ldr	r1, [r3]
 373:Generated_Source\PSoC4/Millis_TMR.c **** 
 251              		.loc 1 373 0
 252              		@ sp needed
 369:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= prescaler;
 253              		.loc 1 369 0
 254 000e 0A40     		ands	r2, r1
 255 0010 1A60     		str	r2, [r3]
 370:Generated_Source\PSoC4/Millis_TMR.c **** 
 256              		.loc 1 370 0
 257 0012 1A68     		ldr	r2, [r3]
 258 0014 1443     		orrs	r4, r2
 259              	.LVL16:
 260 0016 1C60     		str	r4, [r3]
 372:Generated_Source\PSoC4/Millis_TMR.c **** }
 261              		.loc 1 372 0
 262 0018 FFF7FEFF 		bl	CyExitCriticalSection
 263              	.LVL17:
 373:Generated_Source\PSoC4/Millis_TMR.c **** 
 264              		.loc 1 373 0
 265 001c 10BD     		pop	{r4, pc}
 266              	.L15:
 267 001e C046     		.align	2
 268              	.L14:
 269 0020 00012040 		.word	1075839232
 270 0024 FF00FFFF 		.word	-65281
 271              		.cfi_endproc
 272              	.LFE7:
 273              		.size	Millis_TMR_SetPrescaler, .-Millis_TMR_SetPrescaler
 274              		.section	.text.Millis_TMR_SetOneShot,"ax",%progbits
 275              		.align	1
 276              		.global	Millis_TMR_SetOneShot
 277              		.code	16
 278              		.thumb_func
 279              		.type	Millis_TMR_SetOneShot, %function
 280              	Millis_TMR_SetOneShot:
 281              	.LFB8:
 396:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 282              		.loc 1 396 0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              	.LVL18:
 287 0000 10B5     		push	{r4, lr}
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 4, -8
 290              		.cfi_offset 14, -4
 396:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 291              		.loc 1 396 0
 292 0002 0400     		movs	r4, r0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 30


 399:Generated_Source\PSoC4/Millis_TMR.c **** 
 293              		.loc 1 399 0
 294 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 295              	.LVL19:
 401:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((oneShotEnable & Millis_TMR_1BIT_MASK) <<
 296              		.loc 1 401 0
 297 0008 074B     		ldr	r3, .L17
 298 000a 084A     		ldr	r2, .L17+4
 299 000c 1968     		ldr	r1, [r3]
 406:Generated_Source\PSoC4/Millis_TMR.c **** 
 300              		.loc 1 406 0
 301              		@ sp needed
 401:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((oneShotEnable & Millis_TMR_1BIT_MASK) <<
 302              		.loc 1 401 0
 303 000e 0A40     		ands	r2, r1
 304 0010 1A60     		str	r2, [r3]
 402:Generated_Source\PSoC4/Millis_TMR.c ****                                                                Millis_TMR_ONESHOT_SHIFT));
 305              		.loc 1 402 0
 306 0012 A204     		lsls	r2, r4, #18
 307 0014 8024     		movs	r4, #128
 308              	.LVL20:
 309 0016 1968     		ldr	r1, [r3]
 310 0018 E402     		lsls	r4, r4, #11
 311 001a 2240     		ands	r2, r4
 312 001c 0A43     		orrs	r2, r1
 313 001e 1A60     		str	r2, [r3]
 405:Generated_Source\PSoC4/Millis_TMR.c **** }
 314              		.loc 1 405 0
 315 0020 FFF7FEFF 		bl	CyExitCriticalSection
 316              	.LVL21:
 406:Generated_Source\PSoC4/Millis_TMR.c **** 
 317              		.loc 1 406 0
 318 0024 10BD     		pop	{r4, pc}
 319              	.L18:
 320 0026 C046     		.align	2
 321              	.L17:
 322 0028 00012040 		.word	1075839232
 323 002c FFFFFBFF 		.word	-262145
 324              		.cfi_endproc
 325              	.LFE8:
 326              		.size	Millis_TMR_SetOneShot, .-Millis_TMR_SetOneShot
 327              		.section	.text.Millis_TMR_SetPWMMode,"ax",%progbits
 328              		.align	1
 329              		.global	Millis_TMR_SetPWMMode
 330              		.code	16
 331              		.thumb_func
 332              		.type	Millis_TMR_SetPWMMode, %function
 333              	Millis_TMR_SetPWMMode:
 334              	.LFB9:
 450:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL2_REG = (modeMask & Millis_TMR_6BIT_MASK);
 335              		.loc 1 450 0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 340              	.LVL22:
 451:Generated_Source\PSoC4/Millis_TMR.c **** }
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 31


 341              		.loc 1 451 0
 342 0000 3F23     		movs	r3, #63
 343 0002 1840     		ands	r0, r3
 344              	.LVL23:
 345 0004 014B     		ldr	r3, .L20
 452:Generated_Source\PSoC4/Millis_TMR.c **** 
 346              		.loc 1 452 0
 347              		@ sp needed
 451:Generated_Source\PSoC4/Millis_TMR.c **** }
 348              		.loc 1 451 0
 349 0006 1860     		str	r0, [r3]
 452:Generated_Source\PSoC4/Millis_TMR.c **** 
 350              		.loc 1 452 0
 351 0008 7047     		bx	lr
 352              	.L21:
 353 000a C046     		.align	2
 354              	.L20:
 355 000c 28012040 		.word	1075839272
 356              		.cfi_endproc
 357              	.LFE9:
 358              		.size	Millis_TMR_SetPWMMode, .-Millis_TMR_SetPWMMode
 359              		.section	.text.Millis_TMR_SetPWMSyncKill,"ax",%progbits
 360              		.align	1
 361              		.global	Millis_TMR_SetPWMSyncKill
 362              		.code	16
 363              		.thumb_func
 364              		.type	Millis_TMR_SetPWMSyncKill, %function
 365              	Millis_TMR_SetPWMSyncKill:
 366              	.LFB10:
 486:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 367              		.loc 1 486 0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371              	.LVL24:
 372 0000 10B5     		push	{r4, lr}
 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 4, -8
 375              		.cfi_offset 14, -4
 486:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 376              		.loc 1 486 0
 377 0002 0400     		movs	r4, r0
 489:Generated_Source\PSoC4/Millis_TMR.c **** 
 378              		.loc 1 489 0
 379 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 380              	.LVL25:
 491:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((syncKillEnable & Millis_TMR_1BIT_MASK)  <<
 381              		.loc 1 491 0
 382 0008 0422     		movs	r2, #4
 383 000a 064B     		ldr	r3, .L23
 492:Generated_Source\PSoC4/Millis_TMR.c ****                                                Millis_TMR_PWM_SYNC_KILL_SHIFT));
 384              		.loc 1 492 0
 385 000c A400     		lsls	r4, r4, #2
 386              	.LVL26:
 491:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((syncKillEnable & Millis_TMR_1BIT_MASK)  <<
 387              		.loc 1 491 0
 388 000e 1968     		ldr	r1, [r3]
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 32


 496:Generated_Source\PSoC4/Millis_TMR.c **** 
 389              		.loc 1 496 0
 390              		@ sp needed
 491:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((syncKillEnable & Millis_TMR_1BIT_MASK)  <<
 391              		.loc 1 491 0
 392 0010 9143     		bics	r1, r2
 393 0012 1960     		str	r1, [r3]
 492:Generated_Source\PSoC4/Millis_TMR.c ****                                                Millis_TMR_PWM_SYNC_KILL_SHIFT));
 394              		.loc 1 492 0
 395 0014 1968     		ldr	r1, [r3]
 396 0016 2240     		ands	r2, r4
 397 0018 0A43     		orrs	r2, r1
 398 001a 1A60     		str	r2, [r3]
 495:Generated_Source\PSoC4/Millis_TMR.c **** }
 399              		.loc 1 495 0
 400 001c FFF7FEFF 		bl	CyExitCriticalSection
 401              	.LVL27:
 496:Generated_Source\PSoC4/Millis_TMR.c **** 
 402              		.loc 1 496 0
 403 0020 10BD     		pop	{r4, pc}
 404              	.L24:
 405 0022 C046     		.align	2
 406              	.L23:
 407 0024 00012040 		.word	1075839232
 408              		.cfi_endproc
 409              	.LFE10:
 410              		.size	Millis_TMR_SetPWMSyncKill, .-Millis_TMR_SetPWMSyncKill
 411              		.section	.text.Millis_TMR_SetPWMStopOnKill,"ax",%progbits
 412              		.align	1
 413              		.global	Millis_TMR_SetPWMStopOnKill
 414              		.code	16
 415              		.thumb_func
 416              		.type	Millis_TMR_SetPWMStopOnKill, %function
 417              	Millis_TMR_SetPWMStopOnKill:
 418              	.LFB11:
 520:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 419              		.loc 1 520 0
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423              	.LVL28:
 424 0000 10B5     		push	{r4, lr}
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 4, -8
 427              		.cfi_offset 14, -4
 520:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 428              		.loc 1 520 0
 429 0002 0400     		movs	r4, r0
 523:Generated_Source\PSoC4/Millis_TMR.c **** 
 430              		.loc 1 523 0
 431 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 432              	.LVL29:
 525:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((stopOnKillEnable & Millis_TMR_1BIT_MASK)  <<
 433              		.loc 1 525 0
 434 0008 0822     		movs	r2, #8
 435 000a 064B     		ldr	r3, .L26
 526:Generated_Source\PSoC4/Millis_TMR.c ****                                                          Millis_TMR_PWM_STOP_KILL_SHIFT));
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 33


 436              		.loc 1 526 0
 437 000c E400     		lsls	r4, r4, #3
 438              	.LVL30:
 525:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((stopOnKillEnable & Millis_TMR_1BIT_MASK)  <<
 439              		.loc 1 525 0
 440 000e 1968     		ldr	r1, [r3]
 530:Generated_Source\PSoC4/Millis_TMR.c **** 
 441              		.loc 1 530 0
 442              		@ sp needed
 525:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((stopOnKillEnable & Millis_TMR_1BIT_MASK)  <<
 443              		.loc 1 525 0
 444 0010 9143     		bics	r1, r2
 445 0012 1960     		str	r1, [r3]
 526:Generated_Source\PSoC4/Millis_TMR.c ****                                                          Millis_TMR_PWM_STOP_KILL_SHIFT));
 446              		.loc 1 526 0
 447 0014 1968     		ldr	r1, [r3]
 448 0016 2240     		ands	r2, r4
 449 0018 0A43     		orrs	r2, r1
 450 001a 1A60     		str	r2, [r3]
 529:Generated_Source\PSoC4/Millis_TMR.c **** }
 451              		.loc 1 529 0
 452 001c FFF7FEFF 		bl	CyExitCriticalSection
 453              	.LVL31:
 530:Generated_Source\PSoC4/Millis_TMR.c **** 
 454              		.loc 1 530 0
 455 0020 10BD     		pop	{r4, pc}
 456              	.L27:
 457 0022 C046     		.align	2
 458              	.L26:
 459 0024 00012040 		.word	1075839232
 460              		.cfi_endproc
 461              	.LFE11:
 462              		.size	Millis_TMR_SetPWMStopOnKill, .-Millis_TMR_SetPWMStopOnKill
 463              		.section	.text.Millis_TMR_SetPWMDeadTime,"ax",%progbits
 464              		.align	1
 465              		.global	Millis_TMR_SetPWMDeadTime
 466              		.code	16
 467              		.thumb_func
 468              		.type	Millis_TMR_SetPWMDeadTime, %function
 469              	Millis_TMR_SetPWMDeadTime:
 470              	.LFB12:
 553:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 471              		.loc 1 553 0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              	.LVL32:
 476 0000 10B5     		push	{r4, lr}
 477              		.cfi_def_cfa_offset 8
 478              		.cfi_offset 4, -8
 479              		.cfi_offset 14, -4
 553:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 480              		.loc 1 553 0
 481 0002 0400     		movs	r4, r0
 556:Generated_Source\PSoC4/Millis_TMR.c **** 
 482              		.loc 1 556 0
 483 0004 FFF7FEFF 		bl	CyEnterCriticalSection
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 34


 484              	.LVL33:
 558:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((deadTime & Millis_TMR_8BIT_MASK) <<
 485              		.loc 1 558 0
 486 0008 064B     		ldr	r3, .L29
 487 000a 074A     		ldr	r2, .L29+4
 488 000c 1968     		ldr	r1, [r3]
 559:Generated_Source\PSoC4/Millis_TMR.c ****                                                           Millis_TMR_PRESCALER_SHIFT));
 489              		.loc 1 559 0
 490 000e 2406     		lsls	r4, r4, #24
 491              	.LVL34:
 558:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((deadTime & Millis_TMR_8BIT_MASK) <<
 492              		.loc 1 558 0
 493 0010 0A40     		ands	r2, r1
 494 0012 1A60     		str	r2, [r3]
 559:Generated_Source\PSoC4/Millis_TMR.c ****                                                           Millis_TMR_PRESCALER_SHIFT));
 495              		.loc 1 559 0
 496 0014 1A68     		ldr	r2, [r3]
 497 0016 240C     		lsrs	r4, r4, #16
 498 0018 1443     		orrs	r4, r2
 499 001a 1C60     		str	r4, [r3]
 562:Generated_Source\PSoC4/Millis_TMR.c **** }
 500              		.loc 1 562 0
 501 001c FFF7FEFF 		bl	CyExitCriticalSection
 502              	.LVL35:
 563:Generated_Source\PSoC4/Millis_TMR.c **** 
 503              		.loc 1 563 0
 504              		@ sp needed
 505 0020 10BD     		pop	{r4, pc}
 506              	.L30:
 507 0022 C046     		.align	2
 508              	.L29:
 509 0024 00012040 		.word	1075839232
 510 0028 FF00FFFF 		.word	-65281
 511              		.cfi_endproc
 512              	.LFE12:
 513              		.size	Millis_TMR_SetPWMDeadTime, .-Millis_TMR_SetPWMDeadTime
 514              		.section	.text.Millis_TMR_SetPWMInvert,"ax",%progbits
 515              		.align	1
 516              		.global	Millis_TMR_SetPWMInvert
 517              		.code	16
 518              		.thumb_func
 519              		.type	Millis_TMR_SetPWMInvert, %function
 520              	Millis_TMR_SetPWMInvert:
 521              	.LFB13:
 586:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 522              		.loc 1 586 0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 0
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526              	.LVL36:
 527 0000 10B5     		push	{r4, lr}
 528              		.cfi_def_cfa_offset 8
 529              		.cfi_offset 4, -8
 530              		.cfi_offset 14, -4
 586:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 531              		.loc 1 586 0
 532 0002 0400     		movs	r4, r0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 35


 589:Generated_Source\PSoC4/Millis_TMR.c **** 
 533              		.loc 1 589 0
 534 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 535              	.LVL37:
 591:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mask;
 536              		.loc 1 591 0
 537 0008 054B     		ldr	r3, .L32
 538 000a 064A     		ldr	r2, .L32+4
 539 000c 1968     		ldr	r1, [r3]
 595:Generated_Source\PSoC4/Millis_TMR.c **** 
 540              		.loc 1 595 0
 541              		@ sp needed
 591:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mask;
 542              		.loc 1 591 0
 543 000e 0A40     		ands	r2, r1
 544 0010 1A60     		str	r2, [r3]
 592:Generated_Source\PSoC4/Millis_TMR.c **** 
 545              		.loc 1 592 0
 546 0012 1A68     		ldr	r2, [r3]
 547 0014 1443     		orrs	r4, r2
 548              	.LVL38:
 549 0016 1C60     		str	r4, [r3]
 594:Generated_Source\PSoC4/Millis_TMR.c **** }
 550              		.loc 1 594 0
 551 0018 FFF7FEFF 		bl	CyExitCriticalSection
 552              	.LVL39:
 595:Generated_Source\PSoC4/Millis_TMR.c **** 
 553              		.loc 1 595 0
 554 001c 10BD     		pop	{r4, pc}
 555              	.L33:
 556 001e C046     		.align	2
 557              	.L32:
 558 0020 00012040 		.word	1075839232
 559 0024 FFFFCFFF 		.word	-3145729
 560              		.cfi_endproc
 561              	.LFE13:
 562              		.size	Millis_TMR_SetPWMInvert, .-Millis_TMR_SetPWMInvert
 563              		.section	.text.Millis_TMR_WriteCounter,"ax",%progbits
 564              		.align	1
 565              		.global	Millis_TMR_WriteCounter
 566              		.code	16
 567              		.thumb_func
 568              		.type	Millis_TMR_WriteCounter, %function
 569              	Millis_TMR_WriteCounter:
 570              	.LFB14:
 616:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COUNTER_REG = (count & Millis_TMR_16BIT_MASK);
 571              		.loc 1 616 0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		@ link register save eliminated.
 576              	.LVL40:
 617:Generated_Source\PSoC4/Millis_TMR.c **** }
 577              		.loc 1 617 0
 578 0000 014B     		ldr	r3, .L35
 579 0002 80B2     		uxth	r0, r0
 580              	.LVL41:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 36


 581 0004 1860     		str	r0, [r3]
 618:Generated_Source\PSoC4/Millis_TMR.c **** 
 582              		.loc 1 618 0
 583              		@ sp needed
 584 0006 7047     		bx	lr
 585              	.L36:
 586              		.align	2
 587              	.L35:
 588 0008 08012040 		.word	1075839240
 589              		.cfi_endproc
 590              	.LFE14:
 591              		.size	Millis_TMR_WriteCounter, .-Millis_TMR_WriteCounter
 592              		.section	.text.Millis_TMR_ReadCounter,"ax",%progbits
 593              		.align	1
 594              		.global	Millis_TMR_ReadCounter
 595              		.code	16
 596              		.thumb_func
 597              		.type	Millis_TMR_ReadCounter, %function
 598              	Millis_TMR_ReadCounter:
 599              	.LFB15:
 636:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COUNTER_REG & Millis_TMR_16BIT_MASK);
 600              		.loc 1 636 0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 604              		@ link register save eliminated.
 637:Generated_Source\PSoC4/Millis_TMR.c **** }
 605              		.loc 1 637 0
 606 0000 014B     		ldr	r3, .L38
 638:Generated_Source\PSoC4/Millis_TMR.c **** 
 607              		.loc 1 638 0
 608              		@ sp needed
 637:Generated_Source\PSoC4/Millis_TMR.c **** }
 609              		.loc 1 637 0
 610 0002 1868     		ldr	r0, [r3]
 611 0004 80B2     		uxth	r0, r0
 638:Generated_Source\PSoC4/Millis_TMR.c **** 
 612              		.loc 1 638 0
 613 0006 7047     		bx	lr
 614              	.L39:
 615              		.align	2
 616              	.L38:
 617 0008 08012040 		.word	1075839240
 618              		.cfi_endproc
 619              	.LFE15:
 620              		.size	Millis_TMR_ReadCounter, .-Millis_TMR_ReadCounter
 621              		.section	.text.Millis_TMR_SetCounterMode,"ax",%progbits
 622              		.align	1
 623              		.global	Millis_TMR_SetCounterMode
 624              		.code	16
 625              		.thumb_func
 626              		.type	Millis_TMR_SetCounterMode, %function
 627              	Millis_TMR_SetCounterMode:
 628              	.LFB16:
 665:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 629              		.loc 1 665 0
 630              		.cfi_startproc
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 37


 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              	.LVL42:
 634 0000 10B5     		push	{r4, lr}
 635              		.cfi_def_cfa_offset 8
 636              		.cfi_offset 4, -8
 637              		.cfi_offset 14, -4
 665:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 638              		.loc 1 665 0
 639 0002 0400     		movs	r4, r0
 668:Generated_Source\PSoC4/Millis_TMR.c **** 
 640              		.loc 1 668 0
 641 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 642              	.LVL43:
 670:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= counterMode;
 643              		.loc 1 670 0
 644 0008 054B     		ldr	r3, .L41
 645 000a 064A     		ldr	r2, .L41+4
 646 000c 1968     		ldr	r1, [r3]
 674:Generated_Source\PSoC4/Millis_TMR.c **** 
 647              		.loc 1 674 0
 648              		@ sp needed
 670:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= counterMode;
 649              		.loc 1 670 0
 650 000e 0A40     		ands	r2, r1
 651 0010 1A60     		str	r2, [r3]
 671:Generated_Source\PSoC4/Millis_TMR.c **** 
 652              		.loc 1 671 0
 653 0012 1A68     		ldr	r2, [r3]
 654 0014 1443     		orrs	r4, r2
 655              	.LVL44:
 656 0016 1C60     		str	r4, [r3]
 673:Generated_Source\PSoC4/Millis_TMR.c **** }
 657              		.loc 1 673 0
 658 0018 FFF7FEFF 		bl	CyExitCriticalSection
 659              	.LVL45:
 674:Generated_Source\PSoC4/Millis_TMR.c **** 
 660              		.loc 1 674 0
 661 001c 10BD     		pop	{r4, pc}
 662              	.L42:
 663 001e C046     		.align	2
 664              	.L41:
 665 0020 00012040 		.word	1075839232
 666 0024 FFFFFCFF 		.word	-196609
 667              		.cfi_endproc
 668              	.LFE16:
 669              		.size	Millis_TMR_SetCounterMode, .-Millis_TMR_SetCounterMode
 670              		.section	.text.Millis_TMR_WritePeriod,"ax",%progbits
 671              		.align	1
 672              		.global	Millis_TMR_WritePeriod
 673              		.code	16
 674              		.thumb_func
 675              		.type	Millis_TMR_WritePeriod, %function
 676              	Millis_TMR_WritePeriod:
 677              	.LFB17:
 694:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_PERIOD_REG = (period & Millis_TMR_16BIT_MASK);
 678              		.loc 1 694 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 38


 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 0
 681              		@ frame_needed = 0, uses_anonymous_args = 0
 682              		@ link register save eliminated.
 683              	.LVL46:
 695:Generated_Source\PSoC4/Millis_TMR.c **** }
 684              		.loc 1 695 0
 685 0000 014B     		ldr	r3, .L44
 686 0002 80B2     		uxth	r0, r0
 687              	.LVL47:
 688 0004 1860     		str	r0, [r3]
 696:Generated_Source\PSoC4/Millis_TMR.c **** 
 689              		.loc 1 696 0
 690              		@ sp needed
 691 0006 7047     		bx	lr
 692              	.L45:
 693              		.align	2
 694              	.L44:
 695 0008 14012040 		.word	1075839252
 696              		.cfi_endproc
 697              	.LFE17:
 698              		.size	Millis_TMR_WritePeriod, .-Millis_TMR_WritePeriod
 699              		.section	.text.Millis_TMR_ReadPeriod,"ax",%progbits
 700              		.align	1
 701              		.global	Millis_TMR_ReadPeriod
 702              		.code	16
 703              		.thumb_func
 704              		.type	Millis_TMR_ReadPeriod, %function
 705              	Millis_TMR_ReadPeriod:
 706              	.LFB18:
 714:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_PERIOD_REG & Millis_TMR_16BIT_MASK);
 707              		.loc 1 714 0
 708              		.cfi_startproc
 709              		@ args = 0, pretend = 0, frame = 0
 710              		@ frame_needed = 0, uses_anonymous_args = 0
 711              		@ link register save eliminated.
 715:Generated_Source\PSoC4/Millis_TMR.c **** }
 712              		.loc 1 715 0
 713 0000 014B     		ldr	r3, .L47
 716:Generated_Source\PSoC4/Millis_TMR.c **** 
 714              		.loc 1 716 0
 715              		@ sp needed
 715:Generated_Source\PSoC4/Millis_TMR.c **** }
 716              		.loc 1 715 0
 717 0002 1868     		ldr	r0, [r3]
 718 0004 80B2     		uxth	r0, r0
 716:Generated_Source\PSoC4/Millis_TMR.c **** 
 719              		.loc 1 716 0
 720 0006 7047     		bx	lr
 721              	.L48:
 722              		.align	2
 723              	.L47:
 724 0008 14012040 		.word	1075839252
 725              		.cfi_endproc
 726              	.LFE18:
 727              		.size	Millis_TMR_ReadPeriod, .-Millis_TMR_ReadPeriod
 728              		.section	.text.Millis_TMR_SetCompareSwap,"ax",%progbits
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 39


 729              		.align	1
 730              		.global	Millis_TMR_SetCompareSwap
 731              		.code	16
 732              		.thumb_func
 733              		.type	Millis_TMR_SetCompareSwap, %function
 734              	Millis_TMR_SetCompareSwap:
 735              	.LFB19:
 740:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 736              		.loc 1 740 0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740              	.LVL48:
 741 0000 10B5     		push	{r4, lr}
 742              		.cfi_def_cfa_offset 8
 743              		.cfi_offset 4, -8
 744              		.cfi_offset 14, -4
 740:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 745              		.loc 1 740 0
 746 0002 0400     		movs	r4, r0
 743:Generated_Source\PSoC4/Millis_TMR.c **** 
 747              		.loc 1 743 0
 748 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 749              	.LVL49:
 745:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= (swapEnable & Millis_TMR_1BIT_MASK);
 750              		.loc 1 745 0
 751 0008 0122     		movs	r2, #1
 752 000a 054B     		ldr	r3, .L50
 749:Generated_Source\PSoC4/Millis_TMR.c **** 
 753              		.loc 1 749 0
 754              		@ sp needed
 745:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= (swapEnable & Millis_TMR_1BIT_MASK);
 755              		.loc 1 745 0
 756 000c 1968     		ldr	r1, [r3]
 757 000e 9143     		bics	r1, r2
 758 0010 1960     		str	r1, [r3]
 746:Generated_Source\PSoC4/Millis_TMR.c **** 
 759              		.loc 1 746 0
 760 0012 1968     		ldr	r1, [r3]
 761 0014 2240     		ands	r2, r4
 762 0016 0A43     		orrs	r2, r1
 763 0018 1A60     		str	r2, [r3]
 748:Generated_Source\PSoC4/Millis_TMR.c **** }
 764              		.loc 1 748 0
 765 001a FFF7FEFF 		bl	CyExitCriticalSection
 766              	.LVL50:
 767              	.LVL51:
 749:Generated_Source\PSoC4/Millis_TMR.c **** 
 768              		.loc 1 749 0
 769 001e 10BD     		pop	{r4, pc}
 770              	.L51:
 771              		.align	2
 772              	.L50:
 773 0020 00012040 		.word	1075839232
 774              		.cfi_endproc
 775              	.LFE19:
 776              		.size	Millis_TMR_SetCompareSwap, .-Millis_TMR_SetCompareSwap
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 40


 777              		.section	.text.Millis_TMR_WritePeriodBuf,"ax",%progbits
 778              		.align	1
 779              		.global	Millis_TMR_WritePeriodBuf
 780              		.code	16
 781              		.thumb_func
 782              		.type	Millis_TMR_WritePeriodBuf, %function
 783              	Millis_TMR_WritePeriodBuf:
 784              	.LFB20:
 767:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_PERIOD_BUF_REG = (periodBuf & Millis_TMR_16BIT_MASK);
 785              		.loc 1 767 0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789              		@ link register save eliminated.
 790              	.LVL52:
 768:Generated_Source\PSoC4/Millis_TMR.c **** }
 791              		.loc 1 768 0
 792 0000 014B     		ldr	r3, .L53
 793 0002 80B2     		uxth	r0, r0
 794              	.LVL53:
 795 0004 1860     		str	r0, [r3]
 769:Generated_Source\PSoC4/Millis_TMR.c **** 
 796              		.loc 1 769 0
 797              		@ sp needed
 798 0006 7047     		bx	lr
 799              	.L54:
 800              		.align	2
 801              	.L53:
 802 0008 18012040 		.word	1075839256
 803              		.cfi_endproc
 804              	.LFE20:
 805              		.size	Millis_TMR_WritePeriodBuf, .-Millis_TMR_WritePeriodBuf
 806              		.section	.text.Millis_TMR_ReadPeriodBuf,"ax",%progbits
 807              		.align	1
 808              		.global	Millis_TMR_ReadPeriodBuf
 809              		.code	16
 810              		.thumb_func
 811              		.type	Millis_TMR_ReadPeriodBuf, %function
 812              	Millis_TMR_ReadPeriodBuf:
 813              	.LFB21:
 787:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_PERIOD_BUF_REG & Millis_TMR_16BIT_MASK);
 814              		.loc 1 787 0
 815              		.cfi_startproc
 816              		@ args = 0, pretend = 0, frame = 0
 817              		@ frame_needed = 0, uses_anonymous_args = 0
 818              		@ link register save eliminated.
 788:Generated_Source\PSoC4/Millis_TMR.c **** }
 819              		.loc 1 788 0
 820 0000 014B     		ldr	r3, .L56
 789:Generated_Source\PSoC4/Millis_TMR.c **** 
 821              		.loc 1 789 0
 822              		@ sp needed
 788:Generated_Source\PSoC4/Millis_TMR.c **** }
 823              		.loc 1 788 0
 824 0002 1868     		ldr	r0, [r3]
 825 0004 80B2     		uxth	r0, r0
 789:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 41


 826              		.loc 1 789 0
 827 0006 7047     		bx	lr
 828              	.L57:
 829              		.align	2
 830              	.L56:
 831 0008 18012040 		.word	1075839256
 832              		.cfi_endproc
 833              	.LFE21:
 834              		.size	Millis_TMR_ReadPeriodBuf, .-Millis_TMR_ReadPeriodBuf
 835              		.section	.text.Millis_TMR_SetPeriodSwap,"ax",%progbits
 836              		.align	1
 837              		.global	Millis_TMR_SetPeriodSwap
 838              		.code	16
 839              		.thumb_func
 840              		.type	Millis_TMR_SetPeriodSwap, %function
 841              	Millis_TMR_SetPeriodSwap:
 842              	.LFB22:
 813:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 843              		.loc 1 813 0
 844              		.cfi_startproc
 845              		@ args = 0, pretend = 0, frame = 0
 846              		@ frame_needed = 0, uses_anonymous_args = 0
 847              	.LVL54:
 848 0000 10B5     		push	{r4, lr}
 849              		.cfi_def_cfa_offset 8
 850              		.cfi_offset 4, -8
 851              		.cfi_offset 14, -4
 813:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 852              		.loc 1 813 0
 853 0002 0400     		movs	r4, r0
 816:Generated_Source\PSoC4/Millis_TMR.c **** 
 854              		.loc 1 816 0
 855 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 856              	.LVL55:
 818:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((swapEnable & Millis_TMR_1BIT_MASK) <<
 857              		.loc 1 818 0
 858 0008 0222     		movs	r2, #2
 859 000a 064B     		ldr	r3, .L59
 819:Generated_Source\PSoC4/Millis_TMR.c ****                                                             Millis_TMR_RELOAD_PERIOD_SHIFT));
 860              		.loc 1 819 0
 861 000c 6400     		lsls	r4, r4, #1
 862              	.LVL56:
 818:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((swapEnable & Millis_TMR_1BIT_MASK) <<
 863              		.loc 1 818 0
 864 000e 1968     		ldr	r1, [r3]
 823:Generated_Source\PSoC4/Millis_TMR.c **** 
 865              		.loc 1 823 0
 866              		@ sp needed
 818:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((swapEnable & Millis_TMR_1BIT_MASK) <<
 867              		.loc 1 818 0
 868 0010 9143     		bics	r1, r2
 869 0012 1960     		str	r1, [r3]
 819:Generated_Source\PSoC4/Millis_TMR.c ****                                                             Millis_TMR_RELOAD_PERIOD_SHIFT));
 870              		.loc 1 819 0
 871 0014 1968     		ldr	r1, [r3]
 872 0016 2240     		ands	r2, r4
 873 0018 0A43     		orrs	r2, r1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 42


 874 001a 1A60     		str	r2, [r3]
 822:Generated_Source\PSoC4/Millis_TMR.c **** }
 875              		.loc 1 822 0
 876 001c FFF7FEFF 		bl	CyExitCriticalSection
 877              	.LVL57:
 823:Generated_Source\PSoC4/Millis_TMR.c **** 
 878              		.loc 1 823 0
 879 0020 10BD     		pop	{r4, pc}
 880              	.L60:
 881 0022 C046     		.align	2
 882              	.L59:
 883 0024 00012040 		.word	1075839232
 884              		.cfi_endproc
 885              	.LFE22:
 886              		.size	Millis_TMR_SetPeriodSwap, .-Millis_TMR_SetPeriodSwap
 887              		.section	.text.Millis_TMR_WriteCompare,"ax",%progbits
 888              		.align	1
 889              		.global	Millis_TMR_WriteCompare
 890              		.code	16
 891              		.thumb_func
 892              		.type	Millis_TMR_WriteCompare, %function
 893              	Millis_TMR_WriteCompare:
 894              	.LFB23:
 850:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 895              		.loc 1 850 0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900              	.LVL58:
 873:Generated_Source\PSoC4/Millis_TMR.c **** }
 901              		.loc 1 873 0
 902 0000 014B     		ldr	r3, .L62
 903 0002 80B2     		uxth	r0, r0
 904              	.LVL59:
 905 0004 1860     		str	r0, [r3]
 874:Generated_Source\PSoC4/Millis_TMR.c **** 
 906              		.loc 1 874 0
 907              		@ sp needed
 908 0006 7047     		bx	lr
 909              	.L63:
 910              		.align	2
 911              	.L62:
 912 0008 0C012040 		.word	1075839244
 913              		.cfi_endproc
 914              	.LFE23:
 915              		.size	Millis_TMR_WriteCompare, .-Millis_TMR_WriteCompare
 916              		.section	.text.Millis_TMR_ReadCompare,"ax",%progbits
 917              		.align	1
 918              		.global	Millis_TMR_ReadCompare
 919              		.code	16
 920              		.thumb_func
 921              		.type	Millis_TMR_ReadCompare, %function
 922              	Millis_TMR_ReadCompare:
 923              	.LFB44:
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 43


 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		@ link register save eliminated.
 928 0000 014B     		ldr	r3, .L65
 929              		@ sp needed
 930 0002 1868     		ldr	r0, [r3]
 931 0004 80B2     		uxth	r0, r0
 932 0006 7047     		bx	lr
 933              	.L66:
 934              		.align	2
 935              	.L65:
 936 0008 0C012040 		.word	1075839244
 937              		.cfi_endproc
 938              	.LFE44:
 939              		.size	Millis_TMR_ReadCompare, .-Millis_TMR_ReadCompare
 940              		.section	.text.Millis_TMR_WriteCompareBuf,"ax",%progbits
 941              		.align	1
 942              		.global	Millis_TMR_WriteCompareBuf
 943              		.code	16
 944              		.thumb_func
 945              		.type	Millis_TMR_WriteCompareBuf, %function
 946              	Millis_TMR_WriteCompareBuf:
 947              	.LFB25:
 955:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 948              		.loc 1 955 0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 0
 951              		@ frame_needed = 0, uses_anonymous_args = 0
 952              		@ link register save eliminated.
 953              	.LVL60:
 976:Generated_Source\PSoC4/Millis_TMR.c **** }
 954              		.loc 1 976 0
 955 0000 014B     		ldr	r3, .L68
 956 0002 80B2     		uxth	r0, r0
 957              	.LVL61:
 958 0004 1860     		str	r0, [r3]
 977:Generated_Source\PSoC4/Millis_TMR.c **** 
 959              		.loc 1 977 0
 960              		@ sp needed
 961 0006 7047     		bx	lr
 962              	.L69:
 963              		.align	2
 964              	.L68:
 965 0008 10012040 		.word	1075839248
 966              		.cfi_endproc
 967              	.LFE25:
 968              		.size	Millis_TMR_WriteCompareBuf, .-Millis_TMR_WriteCompareBuf
 969              		.section	.text.Millis_TMR_ReadCompareBuf,"ax",%progbits
 970              		.align	1
 971              		.global	Millis_TMR_ReadCompareBuf
 972              		.code	16
 973              		.thumb_func
 974              		.type	Millis_TMR_ReadCompareBuf, %function
 975              	Millis_TMR_ReadCompareBuf:
 976              	.LFB42:
 977              		.cfi_startproc
 978              		@ args = 0, pretend = 0, frame = 0
 979              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 44


 980              		@ link register save eliminated.
 981 0000 014B     		ldr	r3, .L71
 982              		@ sp needed
 983 0002 1868     		ldr	r0, [r3]
 984 0004 80B2     		uxth	r0, r0
 985 0006 7047     		bx	lr
 986              	.L72:
 987              		.align	2
 988              	.L71:
 989 0008 10012040 		.word	1075839248
 990              		.cfi_endproc
 991              	.LFE42:
 992              		.size	Millis_TMR_ReadCompareBuf, .-Millis_TMR_ReadCompareBuf
 993              		.section	.text.Millis_TMR_ReadCapture,"ax",%progbits
 994              		.align	1
 995              		.global	Millis_TMR_ReadCapture
 996              		.code	16
 997              		.thumb_func
 998              		.type	Millis_TMR_ReadCapture, %function
 999              	Millis_TMR_ReadCapture:
 1000              	.LFB27:
1047:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COMP_CAP_REG & Millis_TMR_16BIT_MASK);
 1001              		.loc 1 1047 0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 0
 1004              		@ frame_needed = 0, uses_anonymous_args = 0
 1005              		@ link register save eliminated.
1048:Generated_Source\PSoC4/Millis_TMR.c **** }
 1006              		.loc 1 1048 0
 1007 0000 014B     		ldr	r3, .L74
1049:Generated_Source\PSoC4/Millis_TMR.c **** 
 1008              		.loc 1 1049 0
 1009              		@ sp needed
1048:Generated_Source\PSoC4/Millis_TMR.c **** }
 1010              		.loc 1 1048 0
 1011 0002 1868     		ldr	r0, [r3]
 1012 0004 80B2     		uxth	r0, r0
1049:Generated_Source\PSoC4/Millis_TMR.c **** 
 1013              		.loc 1 1049 0
 1014 0006 7047     		bx	lr
 1015              	.L75:
 1016              		.align	2
 1017              	.L74:
 1018 0008 0C012040 		.word	1075839244
 1019              		.cfi_endproc
 1020              	.LFE27:
 1021              		.size	Millis_TMR_ReadCapture, .-Millis_TMR_ReadCapture
 1022              		.section	.text.Millis_TMR_ReadCaptureBuf,"ax",%progbits
 1023              		.align	1
 1024              		.global	Millis_TMR_ReadCaptureBuf
 1025              		.code	16
 1026              		.thumb_func
 1027              		.type	Millis_TMR_ReadCaptureBuf, %function
 1028              	Millis_TMR_ReadCaptureBuf:
 1029              	.LFB28:
1068:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COMP_CAP_BUF_REG & Millis_TMR_16BIT_MASK);
 1030              		.loc 1 1068 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 45


 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
1069:Generated_Source\PSoC4/Millis_TMR.c **** }
 1035              		.loc 1 1069 0
 1036 0000 014B     		ldr	r3, .L77
1070:Generated_Source\PSoC4/Millis_TMR.c **** 
 1037              		.loc 1 1070 0
 1038              		@ sp needed
1069:Generated_Source\PSoC4/Millis_TMR.c **** }
 1039              		.loc 1 1069 0
 1040 0002 1868     		ldr	r0, [r3]
 1041 0004 80B2     		uxth	r0, r0
1070:Generated_Source\PSoC4/Millis_TMR.c **** 
 1042              		.loc 1 1070 0
 1043 0006 7047     		bx	lr
 1044              	.L78:
 1045              		.align	2
 1046              	.L77:
 1047 0008 10012040 		.word	1075839248
 1048              		.cfi_endproc
 1049              	.LFE28:
 1050              		.size	Millis_TMR_ReadCaptureBuf, .-Millis_TMR_ReadCaptureBuf
 1051              		.section	.text.Millis_TMR_SetCaptureMode,"ax",%progbits
 1052              		.align	1
 1053              		.global	Millis_TMR_SetCaptureMode
 1054              		.code	16
 1055              		.thumb_func
 1056              		.type	Millis_TMR_SetCaptureMode, %function
 1057              	Millis_TMR_SetCaptureMode:
 1058              	.LFB29:
1095:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1059              		.loc 1 1095 0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 0
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063              	.LVL62:
 1064 0000 10B5     		push	{r4, lr}
 1065              		.cfi_def_cfa_offset 8
 1066              		.cfi_offset 4, -8
 1067              		.cfi_offset 14, -4
1095:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1068              		.loc 1 1095 0
 1069 0002 0400     		movs	r4, r0
1098:Generated_Source\PSoC4/Millis_TMR.c **** 
 1070              		.loc 1 1098 0
 1071 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1072              	.LVL63:
1100:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= triggerMode;
 1073              		.loc 1 1100 0
 1074 0008 0321     		movs	r1, #3
 1075 000a 054B     		ldr	r3, .L80
1104:Generated_Source\PSoC4/Millis_TMR.c **** 
 1076              		.loc 1 1104 0
 1077              		@ sp needed
1100:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= triggerMode;
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 46


 1078              		.loc 1 1100 0
 1079 000c 1A68     		ldr	r2, [r3]
 1080 000e 8A43     		bics	r2, r1
 1081 0010 1A60     		str	r2, [r3]
1101:Generated_Source\PSoC4/Millis_TMR.c **** 
 1082              		.loc 1 1101 0
 1083 0012 1A68     		ldr	r2, [r3]
 1084 0014 1443     		orrs	r4, r2
 1085              	.LVL64:
 1086 0016 1C60     		str	r4, [r3]
1103:Generated_Source\PSoC4/Millis_TMR.c **** }
 1087              		.loc 1 1103 0
 1088 0018 FFF7FEFF 		bl	CyExitCriticalSection
 1089              	.LVL65:
1104:Generated_Source\PSoC4/Millis_TMR.c **** 
 1090              		.loc 1 1104 0
 1091 001c 10BD     		pop	{r4, pc}
 1092              	.L81:
 1093 001e C046     		.align	2
 1094              	.L80:
 1095 0020 24012040 		.word	1075839268
 1096              		.cfi_endproc
 1097              	.LFE29:
 1098              		.size	Millis_TMR_SetCaptureMode, .-Millis_TMR_SetCaptureMode
 1099              		.section	.text.Millis_TMR_SetReloadMode,"ax",%progbits
 1100              		.align	1
 1101              		.global	Millis_TMR_SetReloadMode
 1102              		.code	16
 1103              		.thumb_func
 1104              		.type	Millis_TMR_SetReloadMode, %function
 1105              	Millis_TMR_SetReloadMode:
 1106              	.LFB30:
1128:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1107              		.loc 1 1128 0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 0
 1110              		@ frame_needed = 0, uses_anonymous_args = 0
 1111              	.LVL66:
 1112 0000 10B5     		push	{r4, lr}
 1113              		.cfi_def_cfa_offset 8
 1114              		.cfi_offset 4, -8
 1115              		.cfi_offset 14, -4
1128:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1116              		.loc 1 1128 0
 1117 0002 0400     		movs	r4, r0
1131:Generated_Source\PSoC4/Millis_TMR.c **** 
 1118              		.loc 1 1131 0
 1119 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1120              	.LVL67:
1133:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_RELOAD_SHIFT));
 1121              		.loc 1 1133 0
 1122 0008 3021     		movs	r1, #48
 1123 000a 054B     		ldr	r3, .L83
1137:Generated_Source\PSoC4/Millis_TMR.c **** 
 1124              		.loc 1 1137 0
 1125              		@ sp needed
1133:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_RELOAD_SHIFT));
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 47


 1126              		.loc 1 1133 0
 1127 000c 1A68     		ldr	r2, [r3]
 1128 000e 8A43     		bics	r2, r1
 1129 0010 1A60     		str	r2, [r3]
1134:Generated_Source\PSoC4/Millis_TMR.c **** 
 1130              		.loc 1 1134 0
 1131 0012 1968     		ldr	r1, [r3]
 1132 0014 2201     		lsls	r2, r4, #4
 1133 0016 0A43     		orrs	r2, r1
 1134 0018 1A60     		str	r2, [r3]
1136:Generated_Source\PSoC4/Millis_TMR.c **** }
 1135              		.loc 1 1136 0
 1136 001a FFF7FEFF 		bl	CyExitCriticalSection
 1137              	.LVL68:
 1138              	.LVL69:
1137:Generated_Source\PSoC4/Millis_TMR.c **** 
 1139              		.loc 1 1137 0
 1140 001e 10BD     		pop	{r4, pc}
 1141              	.L84:
 1142              		.align	2
 1143              	.L83:
 1144 0020 24012040 		.word	1075839268
 1145              		.cfi_endproc
 1146              	.LFE30:
 1147              		.size	Millis_TMR_SetReloadMode, .-Millis_TMR_SetReloadMode
 1148              		.section	.text.Millis_TMR_SetStartMode,"ax",%progbits
 1149              		.align	1
 1150              		.global	Millis_TMR_SetStartMode
 1151              		.code	16
 1152              		.thumb_func
 1153              		.type	Millis_TMR_SetStartMode, %function
 1154              	Millis_TMR_SetStartMode:
 1155              	.LFB31:
1161:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1156              		.loc 1 1161 0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 0
 1159              		@ frame_needed = 0, uses_anonymous_args = 0
 1160              	.LVL70:
 1161 0000 10B5     		push	{r4, lr}
 1162              		.cfi_def_cfa_offset 8
 1163              		.cfi_offset 4, -8
 1164              		.cfi_offset 14, -4
1161:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1165              		.loc 1 1161 0
 1166 0002 0400     		movs	r4, r0
1164:Generated_Source\PSoC4/Millis_TMR.c **** 
 1167              		.loc 1 1164 0
 1168 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1169              	.LVL71:
1166:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_START_SHIFT));
 1170              		.loc 1 1166 0
 1171 0008 054B     		ldr	r3, .L86
 1172 000a 064A     		ldr	r2, .L86+4
 1173 000c 1968     		ldr	r1, [r3]
1170:Generated_Source\PSoC4/Millis_TMR.c **** 
 1174              		.loc 1 1170 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 48


 1175              		@ sp needed
1166:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_START_SHIFT));
 1176              		.loc 1 1166 0
 1177 000e 0A40     		ands	r2, r1
 1178 0010 1A60     		str	r2, [r3]
1167:Generated_Source\PSoC4/Millis_TMR.c **** 
 1179              		.loc 1 1167 0
 1180 0012 1968     		ldr	r1, [r3]
 1181 0014 2202     		lsls	r2, r4, #8
 1182 0016 0A43     		orrs	r2, r1
 1183 0018 1A60     		str	r2, [r3]
1169:Generated_Source\PSoC4/Millis_TMR.c **** }
 1184              		.loc 1 1169 0
 1185 001a FFF7FEFF 		bl	CyExitCriticalSection
 1186              	.LVL72:
 1187              	.LVL73:
1170:Generated_Source\PSoC4/Millis_TMR.c **** 
 1188              		.loc 1 1170 0
 1189 001e 10BD     		pop	{r4, pc}
 1190              	.L87:
 1191              		.align	2
 1192              	.L86:
 1193 0020 24012040 		.word	1075839268
 1194 0024 FFFCFFFF 		.word	-769
 1195              		.cfi_endproc
 1196              	.LFE31:
 1197              		.size	Millis_TMR_SetStartMode, .-Millis_TMR_SetStartMode
 1198              		.section	.text.Millis_TMR_SetStopMode,"ax",%progbits
 1199              		.align	1
 1200              		.global	Millis_TMR_SetStopMode
 1201              		.code	16
 1202              		.thumb_func
 1203              		.type	Millis_TMR_SetStopMode, %function
 1204              	Millis_TMR_SetStopMode:
 1205              	.LFB32:
1193:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1206              		.loc 1 1193 0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 0
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210              	.LVL74:
 1211 0000 10B5     		push	{r4, lr}
 1212              		.cfi_def_cfa_offset 8
 1213              		.cfi_offset 4, -8
 1214              		.cfi_offset 14, -4
1193:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1215              		.loc 1 1193 0
 1216 0002 0400     		movs	r4, r0
1196:Generated_Source\PSoC4/Millis_TMR.c **** 
 1217              		.loc 1 1196 0
 1218 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1219              	.LVL75:
1198:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_STOP_SHIFT));
 1220              		.loc 1 1198 0
 1221 0008 C021     		movs	r1, #192
 1222 000a 054B     		ldr	r3, .L89
1202:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 49


 1223              		.loc 1 1202 0
 1224              		@ sp needed
1198:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_STOP_SHIFT));
 1225              		.loc 1 1198 0
 1226 000c 1A68     		ldr	r2, [r3]
 1227 000e 8A43     		bics	r2, r1
 1228 0010 1A60     		str	r2, [r3]
1199:Generated_Source\PSoC4/Millis_TMR.c **** 
 1229              		.loc 1 1199 0
 1230 0012 1968     		ldr	r1, [r3]
 1231 0014 A201     		lsls	r2, r4, #6
 1232 0016 0A43     		orrs	r2, r1
 1233 0018 1A60     		str	r2, [r3]
1201:Generated_Source\PSoC4/Millis_TMR.c **** }
 1234              		.loc 1 1201 0
 1235 001a FFF7FEFF 		bl	CyExitCriticalSection
 1236              	.LVL76:
 1237              	.LVL77:
1202:Generated_Source\PSoC4/Millis_TMR.c **** 
 1238              		.loc 1 1202 0
 1239 001e 10BD     		pop	{r4, pc}
 1240              	.L90:
 1241              		.align	2
 1242              	.L89:
 1243 0020 24012040 		.word	1075839268
 1244              		.cfi_endproc
 1245              	.LFE32:
 1246              		.size	Millis_TMR_SetStopMode, .-Millis_TMR_SetStopMode
 1247              		.section	.text.Millis_TMR_SetCountMode,"ax",%progbits
 1248              		.align	1
 1249              		.global	Millis_TMR_SetCountMode
 1250              		.code	16
 1251              		.thumb_func
 1252              		.type	Millis_TMR_SetCountMode, %function
 1253              	Millis_TMR_SetCountMode:
 1254              	.LFB33:
1226:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1255              		.loc 1 1226 0
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259              	.LVL78:
 1260 0000 10B5     		push	{r4, lr}
 1261              		.cfi_def_cfa_offset 8
 1262              		.cfi_offset 4, -8
 1263              		.cfi_offset 14, -4
1226:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1264              		.loc 1 1226 0
 1265 0002 0400     		movs	r4, r0
1229:Generated_Source\PSoC4/Millis_TMR.c **** 
 1266              		.loc 1 1229 0
 1267 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1268              	.LVL79:
1231:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_COUNT_SHIFT));
 1269              		.loc 1 1231 0
 1270 0008 0C21     		movs	r1, #12
 1271 000a 054B     		ldr	r3, .L92
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 50


1235:Generated_Source\PSoC4/Millis_TMR.c **** 
 1272              		.loc 1 1235 0
 1273              		@ sp needed
1231:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_COUNT_SHIFT));
 1274              		.loc 1 1231 0
 1275 000c 1A68     		ldr	r2, [r3]
 1276 000e 8A43     		bics	r2, r1
 1277 0010 1A60     		str	r2, [r3]
1232:Generated_Source\PSoC4/Millis_TMR.c **** 
 1278              		.loc 1 1232 0
 1279 0012 1968     		ldr	r1, [r3]
 1280 0014 A200     		lsls	r2, r4, #2
 1281 0016 0A43     		orrs	r2, r1
 1282 0018 1A60     		str	r2, [r3]
1234:Generated_Source\PSoC4/Millis_TMR.c **** }
 1283              		.loc 1 1234 0
 1284 001a FFF7FEFF 		bl	CyExitCriticalSection
 1285              	.LVL80:
 1286              	.LVL81:
1235:Generated_Source\PSoC4/Millis_TMR.c **** 
 1287              		.loc 1 1235 0
 1288 001e 10BD     		pop	{r4, pc}
 1289              	.L93:
 1290              		.align	2
 1291              	.L92:
 1292 0020 24012040 		.word	1075839268
 1293              		.cfi_endproc
 1294              	.LFE33:
 1295              		.size	Millis_TMR_SetCountMode, .-Millis_TMR_SetCountMode
 1296              		.section	.text.Millis_TMR_TriggerCommand,"ax",%progbits
 1297              		.align	1
 1298              		.global	Millis_TMR_TriggerCommand
 1299              		.code	16
 1300              		.thumb_func
 1301              		.type	Millis_TMR_TriggerCommand, %function
 1302              	Millis_TMR_TriggerCommand:
 1303              	.LFB34:
1266:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1304              		.loc 1 1266 0
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 0
 1307              		@ frame_needed = 0, uses_anonymous_args = 0
 1308              	.LVL82:
 1309 0000 70B5     		push	{r4, r5, r6, lr}
 1310              		.cfi_def_cfa_offset 16
 1311              		.cfi_offset 4, -16
 1312              		.cfi_offset 5, -12
 1313              		.cfi_offset 6, -8
 1314              		.cfi_offset 14, -4
1266:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1315              		.loc 1 1266 0
 1316 0002 0D00     		movs	r5, r1
 1317 0004 0400     		movs	r4, r0
1271:Generated_Source\PSoC4/Millis_TMR.c **** 
 1318              		.loc 1 1271 0
 1319 0006 AC40     		lsls	r4, r4, r5
1269:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 51


 1320              		.loc 1 1269 0
 1321 0008 FFF7FEFF 		bl	CyEnterCriticalSection
 1322              	.LVL83:
1271:Generated_Source\PSoC4/Millis_TMR.c **** 
 1323              		.loc 1 1271 0
 1324 000c 024B     		ldr	r3, .L95
1274:Generated_Source\PSoC4/Millis_TMR.c **** 
 1325              		.loc 1 1274 0
 1326              		@ sp needed
1271:Generated_Source\PSoC4/Millis_TMR.c **** 
 1327              		.loc 1 1271 0
 1328 000e 1C60     		str	r4, [r3]
1273:Generated_Source\PSoC4/Millis_TMR.c **** }
 1329              		.loc 1 1273 0
 1330 0010 FFF7FEFF 		bl	CyExitCriticalSection
 1331              	.LVL84:
 1332              	.LVL85:
1274:Generated_Source\PSoC4/Millis_TMR.c **** 
 1333              		.loc 1 1274 0
 1334 0014 70BD     		pop	{r4, r5, r6, pc}
 1335              	.L96:
 1336 0016 C046     		.align	2
 1337              	.L95:
 1338 0018 08002040 		.word	1075838984
 1339              		.cfi_endproc
 1340              	.LFE34:
 1341              		.size	Millis_TMR_TriggerCommand, .-Millis_TMR_TriggerCommand
 1342              		.section	.text.Millis_TMR_Enable,"ax",%progbits
 1343              		.align	1
 1344              		.global	Millis_TMR_Enable
 1345              		.code	16
 1346              		.thumb_func
 1347              		.type	Millis_TMR_Enable, %function
 1348              	Millis_TMR_Enable:
 1349              	.LFB2:
 178:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1350              		.loc 1 178 0
 1351              		.cfi_startproc
 1352              		@ args = 0, pretend = 0, frame = 0
 1353              		@ frame_needed = 0, uses_anonymous_args = 0
 1354 0000 10B5     		push	{r4, lr}
 1355              		.cfi_def_cfa_offset 8
 1356              		.cfi_offset 4, -8
 1357              		.cfi_offset 14, -4
 182:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 1358              		.loc 1 182 0
 1359 0002 0124     		movs	r4, #1
 181:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_BLOCK_CONTROL_REG |= Millis_TMR_MASK;
 1360              		.loc 1 181 0
 1361 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1362              	.LVL86:
 182:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 1363              		.loc 1 182 0
 1364 0008 054A     		ldr	r2, .L98
 203:Generated_Source\PSoC4/Millis_TMR.c **** 
 1365              		.loc 1 203 0
 1366              		@ sp needed
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 52


 182:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 1367              		.loc 1 182 0
 1368 000a 1368     		ldr	r3, [r2]
 1369 000c 2343     		orrs	r3, r4
 1370 000e 1360     		str	r3, [r2]
 183:Generated_Source\PSoC4/Millis_TMR.c **** 
 1371              		.loc 1 183 0
 1372 0010 FFF7FEFF 		bl	CyExitCriticalSection
 1373              	.LVL87:
 194:Generated_Source\PSoC4/Millis_TMR.c ****         #endif /* (0u == Millis_TMR_TC_START_SIGNAL_PRESENT) */
 1374              		.loc 1 194 0
 1375 0014 1821     		movs	r1, #24
 1376 0016 2000     		movs	r0, r4
 1377 0018 FFF7FEFF 		bl	Millis_TMR_TriggerCommand
 1378              	.LVL88:
 203:Generated_Source\PSoC4/Millis_TMR.c **** 
 1379              		.loc 1 203 0
 1380 001c 10BD     		pop	{r4, pc}
 1381              	.L99:
 1382 001e C046     		.align	2
 1383              	.L98:
 1384 0020 00002040 		.word	1075838976
 1385              		.cfi_endproc
 1386              	.LFE2:
 1387              		.size	Millis_TMR_Enable, .-Millis_TMR_Enable
 1388              		.section	.text.Millis_TMR_Start,"ax",%progbits
 1389              		.align	1
 1390              		.global	Millis_TMR_Start
 1391              		.code	16
 1392              		.thumb_func
 1393              		.type	Millis_TMR_Start, %function
 1394              	Millis_TMR_Start:
 1395              	.LFB3:
 231:Generated_Source\PSoC4/Millis_TMR.c ****     if (0u == Millis_TMR_initVar)
 1396              		.loc 1 231 0
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 0
 1399              		@ frame_needed = 0, uses_anonymous_args = 0
 1400 0000 10B5     		push	{r4, lr}
 1401              		.cfi_def_cfa_offset 8
 1402              		.cfi_offset 4, -8
 1403              		.cfi_offset 14, -4
 232:Generated_Source\PSoC4/Millis_TMR.c ****     {
 1404              		.loc 1 232 0
 1405 0002 054C     		ldr	r4, .L103
 1406 0004 2378     		ldrb	r3, [r4]
 1407 0006 002B     		cmp	r3, #0
 1408 0008 03D1     		bne	.L101
 234:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_initVar = 1u;
 1409              		.loc 1 234 0
 1410 000a FFF7FEFF 		bl	Millis_TMR_Init
 1411              	.LVL89:
 235:Generated_Source\PSoC4/Millis_TMR.c ****     }
 1412              		.loc 1 235 0
 1413 000e 0123     		movs	r3, #1
 1414 0010 2370     		strb	r3, [r4]
 1415              	.L101:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 53


 238:Generated_Source\PSoC4/Millis_TMR.c **** }
 1416              		.loc 1 238 0
 1417 0012 FFF7FEFF 		bl	Millis_TMR_Enable
 1418              	.LVL90:
 239:Generated_Source\PSoC4/Millis_TMR.c **** 
 1419              		.loc 1 239 0
 1420              		@ sp needed
 1421 0016 10BD     		pop	{r4, pc}
 1422              	.L104:
 1423              		.align	2
 1424              	.L103:
 1425 0018 00000000 		.word	.LANCHOR0
 1426              		.cfi_endproc
 1427              	.LFE3:
 1428              		.size	Millis_TMR_Start, .-Millis_TMR_Start
 1429              		.section	.text.Millis_TMR_ReadStatus,"ax",%progbits
 1430              		.align	1
 1431              		.global	Millis_TMR_ReadStatus
 1432              		.code	16
 1433              		.thumb_func
 1434              		.type	Millis_TMR_ReadStatus, %function
 1435              	Millis_TMR_ReadStatus:
 1436              	.LFB35:
1295:Generated_Source\PSoC4/Millis_TMR.c ****     return ((Millis_TMR_STATUS_REG >> Millis_TMR_RUNNING_STATUS_SHIFT) |
 1437              		.loc 1 1295 0
 1438              		.cfi_startproc
 1439              		@ args = 0, pretend = 0, frame = 0
 1440              		@ frame_needed = 0, uses_anonymous_args = 0
 1441              		@ link register save eliminated.
1296:Generated_Source\PSoC4/Millis_TMR.c ****             (Millis_TMR_STATUS_REG & Millis_TMR_STATUS_DOWN));
 1442              		.loc 1 1296 0
 1443 0000 034B     		ldr	r3, .L106
1298:Generated_Source\PSoC4/Millis_TMR.c **** 
 1444              		.loc 1 1298 0
 1445              		@ sp needed
1296:Generated_Source\PSoC4/Millis_TMR.c ****             (Millis_TMR_STATUS_REG & Millis_TMR_STATUS_DOWN));
 1446              		.loc 1 1296 0
 1447 0002 1A68     		ldr	r2, [r3]
1297:Generated_Source\PSoC4/Millis_TMR.c **** }
 1448              		.loc 1 1297 0
 1449 0004 1868     		ldr	r0, [r3]
1296:Generated_Source\PSoC4/Millis_TMR.c ****             (Millis_TMR_STATUS_REG & Millis_TMR_STATUS_DOWN));
 1450              		.loc 1 1296 0
 1451 0006 0123     		movs	r3, #1
 1452 0008 920F     		lsrs	r2, r2, #30
 1453 000a 1840     		ands	r0, r3
 1454 000c 1043     		orrs	r0, r2
1298:Generated_Source\PSoC4/Millis_TMR.c **** 
 1455              		.loc 1 1298 0
 1456 000e 7047     		bx	lr
 1457              	.L107:
 1458              		.align	2
 1459              	.L106:
 1460 0010 04012040 		.word	1075839236
 1461              		.cfi_endproc
 1462              	.LFE35:
 1463              		.size	Millis_TMR_ReadStatus, .-Millis_TMR_ReadStatus
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 54


 1464              		.section	.text.Millis_TMR_SetInterruptMode,"ax",%progbits
 1465              		.align	1
 1466              		.global	Millis_TMR_SetInterruptMode
 1467              		.code	16
 1468              		.thumb_func
 1469              		.type	Millis_TMR_SetInterruptMode, %function
 1470              	Millis_TMR_SetInterruptMode:
 1471              	.LFB36:
1320:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_MASK_REG =  interruptMask;
 1472              		.loc 1 1320 0
 1473              		.cfi_startproc
 1474              		@ args = 0, pretend = 0, frame = 0
 1475              		@ frame_needed = 0, uses_anonymous_args = 0
 1476              		@ link register save eliminated.
 1477              	.LVL91:
 1478              		.loc 1 1321 0
 1479 0000 014B     		ldr	r3, .L109
1322:Generated_Source\PSoC4/Millis_TMR.c **** }
 1480              		.loc 1 1322 0
 1481              		@ sp needed
1321:Generated_Source\PSoC4/Millis_TMR.c **** }
 1482              		.loc 1 1321 0
 1483 0002 1860     		str	r0, [r3]
 1484              		.loc 1 1322 0
 1485 0004 7047     		bx	lr
 1486              	.L110:
 1487 0006 C046     		.align	2
 1488              	.L109:
 1489 0008 38012040 		.word	1075839288
 1490              		.cfi_endproc
 1491              	.LFE36:
 1492              		.size	Millis_TMR_SetInterruptMode, .-Millis_TMR_SetInterruptMode
 1493              		.section	.text.Millis_TMR_GetInterruptSourceMasked,"ax",%progbits
 1494              		.align	1
 1495              		.global	Millis_TMR_GetInterruptSourceMasked
 1496              		.code	16
 1497              		.thumb_func
 1498              		.type	Millis_TMR_GetInterruptSourceMasked, %function
 1499              	Millis_TMR_GetInterruptSourceMasked:
 1500              	.LFB37:
1323:Generated_Source\PSoC4/Millis_TMR.c **** 
1324:Generated_Source\PSoC4/Millis_TMR.c **** 
1325:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1326:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_GetInterruptSourceMasked
1327:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1328:Generated_Source\PSoC4/Millis_TMR.c **** *
1329:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1330:Generated_Source\PSoC4/Millis_TMR.c **** *  Gets the interrupt requests masked by the interrupt mask.
1331:Generated_Source\PSoC4/Millis_TMR.c **** *
1332:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1333:Generated_Source\PSoC4/Millis_TMR.c **** *   None
1334:Generated_Source\PSoC4/Millis_TMR.c **** *
1335:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1336:Generated_Source\PSoC4/Millis_TMR.c **** *  Masked interrupt source
1337:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1338:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1339:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 55


1340:Generated_Source\PSoC4/Millis_TMR.c **** *
1341:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1342:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_GetInterruptSourceMasked(void)
1343:Generated_Source\PSoC4/Millis_TMR.c **** {
 1501              		.loc 1 1343 0
 1502              		.cfi_startproc
 1503              		@ args = 0, pretend = 0, frame = 0
 1504              		@ frame_needed = 0, uses_anonymous_args = 0
 1505              		@ link register save eliminated.
1344:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_INTERRUPT_MASKED_REG);
 1506              		.loc 1 1344 0
 1507 0000 014B     		ldr	r3, .L112
1345:Generated_Source\PSoC4/Millis_TMR.c **** }
 1508              		.loc 1 1345 0
 1509              		@ sp needed
1344:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_INTERRUPT_MASKED_REG);
 1510              		.loc 1 1344 0
 1511 0002 1868     		ldr	r0, [r3]
 1512              		.loc 1 1345 0
 1513 0004 7047     		bx	lr
 1514              	.L113:
 1515 0006 C046     		.align	2
 1516              	.L112:
 1517 0008 3C012040 		.word	1075839292
 1518              		.cfi_endproc
 1519              	.LFE37:
 1520              		.size	Millis_TMR_GetInterruptSourceMasked, .-Millis_TMR_GetInterruptSourceMasked
 1521              		.section	.text.Millis_TMR_GetInterruptSource,"ax",%progbits
 1522              		.align	1
 1523              		.global	Millis_TMR_GetInterruptSource
 1524              		.code	16
 1525              		.thumb_func
 1526              		.type	Millis_TMR_GetInterruptSource, %function
 1527              	Millis_TMR_GetInterruptSource:
 1528              	.LFB38:
1346:Generated_Source\PSoC4/Millis_TMR.c **** 
1347:Generated_Source\PSoC4/Millis_TMR.c **** 
1348:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1349:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_GetInterruptSource
1350:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1351:Generated_Source\PSoC4/Millis_TMR.c **** *
1352:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1353:Generated_Source\PSoC4/Millis_TMR.c **** *  Gets the interrupt requests (without masking).
1354:Generated_Source\PSoC4/Millis_TMR.c **** *
1355:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1356:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1357:Generated_Source\PSoC4/Millis_TMR.c **** *
1358:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1359:Generated_Source\PSoC4/Millis_TMR.c **** *  Interrupt request value
1360:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1361:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1362:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
1363:Generated_Source\PSoC4/Millis_TMR.c **** *
1364:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1365:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_GetInterruptSource(void)
1366:Generated_Source\PSoC4/Millis_TMR.c **** {
 1529              		.loc 1 1366 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 56


 1530              		.cfi_startproc
 1531              		@ args = 0, pretend = 0, frame = 0
 1532              		@ frame_needed = 0, uses_anonymous_args = 0
 1533              		@ link register save eliminated.
1367:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_INTERRUPT_REQ_REG);
 1534              		.loc 1 1367 0
 1535 0000 014B     		ldr	r3, .L115
1368:Generated_Source\PSoC4/Millis_TMR.c **** }
 1536              		.loc 1 1368 0
 1537              		@ sp needed
1367:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_INTERRUPT_REQ_REG);
 1538              		.loc 1 1367 0
 1539 0002 1868     		ldr	r0, [r3]
 1540              		.loc 1 1368 0
 1541 0004 7047     		bx	lr
 1542              	.L116:
 1543 0006 C046     		.align	2
 1544              	.L115:
 1545 0008 30012040 		.word	1075839280
 1546              		.cfi_endproc
 1547              	.LFE38:
 1548              		.size	Millis_TMR_GetInterruptSource, .-Millis_TMR_GetInterruptSource
 1549              		.section	.text.Millis_TMR_ClearInterrupt,"ax",%progbits
 1550              		.align	1
 1551              		.global	Millis_TMR_ClearInterrupt
 1552              		.code	16
 1553              		.thumb_func
 1554              		.type	Millis_TMR_ClearInterrupt, %function
 1555              	Millis_TMR_ClearInterrupt:
 1556              	.LFB39:
1369:Generated_Source\PSoC4/Millis_TMR.c **** 
1370:Generated_Source\PSoC4/Millis_TMR.c **** 
1371:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1372:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ClearInterrupt
1373:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1374:Generated_Source\PSoC4/Millis_TMR.c **** *
1375:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1376:Generated_Source\PSoC4/Millis_TMR.c **** *  Clears the interrupt request.
1377:Generated_Source\PSoC4/Millis_TMR.c **** *
1378:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1379:Generated_Source\PSoC4/Millis_TMR.c **** *   interruptMask: Mask of interrupts to clear
1380:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1381:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1382:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
1383:Generated_Source\PSoC4/Millis_TMR.c **** *
1384:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1385:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1386:Generated_Source\PSoC4/Millis_TMR.c **** *
1387:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1388:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_ClearInterrupt(uint32 interruptMask)
1389:Generated_Source\PSoC4/Millis_TMR.c **** {
 1557              		.loc 1 1389 0
 1558              		.cfi_startproc
 1559              		@ args = 0, pretend = 0, frame = 0
 1560              		@ frame_needed = 0, uses_anonymous_args = 0
 1561              		@ link register save eliminated.
 1562              	.LVL92:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 57


1390:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_REQ_REG = interruptMask;
 1563              		.loc 1 1390 0
 1564 0000 014B     		ldr	r3, .L118
1391:Generated_Source\PSoC4/Millis_TMR.c **** }
 1565              		.loc 1 1391 0
 1566              		@ sp needed
1390:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_REQ_REG = interruptMask;
 1567              		.loc 1 1390 0
 1568 0002 1860     		str	r0, [r3]
 1569              		.loc 1 1391 0
 1570 0004 7047     		bx	lr
 1571              	.L119:
 1572 0006 C046     		.align	2
 1573              	.L118:
 1574 0008 30012040 		.word	1075839280
 1575              		.cfi_endproc
 1576              	.LFE39:
 1577              		.size	Millis_TMR_ClearInterrupt, .-Millis_TMR_ClearInterrupt
 1578              		.section	.text.Millis_TMR_SetInterrupt,"ax",%progbits
 1579              		.align	1
 1580              		.global	Millis_TMR_SetInterrupt
 1581              		.code	16
 1582              		.thumb_func
 1583              		.type	Millis_TMR_SetInterrupt, %function
 1584              	Millis_TMR_SetInterrupt:
 1585              	.LFB40:
1392:Generated_Source\PSoC4/Millis_TMR.c **** 
1393:Generated_Source\PSoC4/Millis_TMR.c **** 
1394:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1395:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetInterrupt
1396:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1397:Generated_Source\PSoC4/Millis_TMR.c **** *
1398:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1399:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets a software interrupt request.
1400:Generated_Source\PSoC4/Millis_TMR.c **** *
1401:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1402:Generated_Source\PSoC4/Millis_TMR.c **** *   interruptMask: Mask of interrupts to set
1403:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1404:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1405:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
1406:Generated_Source\PSoC4/Millis_TMR.c **** *
1407:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1408:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1409:Generated_Source\PSoC4/Millis_TMR.c **** *
1410:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1411:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetInterrupt(uint32 interruptMask)
1412:Generated_Source\PSoC4/Millis_TMR.c **** {
 1586              		.loc 1 1412 0
 1587              		.cfi_startproc
 1588              		@ args = 0, pretend = 0, frame = 0
 1589              		@ frame_needed = 0, uses_anonymous_args = 0
 1590              		@ link register save eliminated.
 1591              	.LVL93:
1413:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_SET_REG = interruptMask;
 1592              		.loc 1 1413 0
 1593 0000 014B     		ldr	r3, .L121
1414:Generated_Source\PSoC4/Millis_TMR.c **** }
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 58


 1594              		.loc 1 1414 0
 1595              		@ sp needed
1413:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_SET_REG = interruptMask;
 1596              		.loc 1 1413 0
 1597 0002 1860     		str	r0, [r3]
 1598              		.loc 1 1414 0
 1599 0004 7047     		bx	lr
 1600              	.L122:
 1601 0006 C046     		.align	2
 1602              	.L121:
 1603 0008 34012040 		.word	1075839284
 1604              		.cfi_endproc
 1605              	.LFE40:
 1606              		.size	Millis_TMR_SetInterrupt, .-Millis_TMR_SetInterrupt
 1607              		.global	Millis_TMR_initVar
 1608              		.bss
 1609              		.set	.LANCHOR0,. + 0
 1610              		.type	Millis_TMR_initVar, %object
 1611              		.size	Millis_TMR_initVar, 1
 1612              	Millis_TMR_initVar:
 1613 0000 00       		.space	1
 1614              		.text
 1615              	.Letext0:
 1616              		.file 2 "Generated_Source\\PSoC4\\cytypes.h"
 1617              		.file 3 "Generated_Source\\PSoC4\\CyLib.h"
 1618              		.section	.debug_info,"",%progbits
 1619              	.Ldebug_info0:
 1620 0000 1F090000 		.4byte	0x91f
 1621 0004 0400     		.2byte	0x4
 1622 0006 00000000 		.4byte	.Ldebug_abbrev0
 1623 000a 04       		.byte	0x4
 1624 000b 01       		.uleb128 0x1
 1625 000c 27030000 		.4byte	.LASF77
 1626 0010 0C       		.byte	0xc
 1627 0011 BD020000 		.4byte	.LASF78
 1628 0015 B5030000 		.4byte	.LASF79
 1629 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1630 001d 00000000 		.4byte	0
 1631 0021 00000000 		.4byte	.Ldebug_line0
 1632 0025 02       		.uleb128 0x2
 1633 0026 01       		.byte	0x1
 1634 0027 06       		.byte	0x6
 1635 0028 C1000000 		.4byte	.LASF0
 1636 002c 02       		.uleb128 0x2
 1637 002d 01       		.byte	0x1
 1638 002e 08       		.byte	0x8
 1639 002f 91040000 		.4byte	.LASF1
 1640 0033 02       		.uleb128 0x2
 1641 0034 02       		.byte	0x2
 1642 0035 05       		.byte	0x5
 1643 0036 EE040000 		.4byte	.LASF2
 1644 003a 02       		.uleb128 0x2
 1645 003b 02       		.byte	0x2
 1646 003c 07       		.byte	0x7
 1647 003d 65020000 		.4byte	.LASF3
 1648 0041 02       		.uleb128 0x2
 1649 0042 04       		.byte	0x4
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 59


 1650 0043 05       		.byte	0x5
 1651 0044 12010000 		.4byte	.LASF4
 1652 0048 02       		.uleb128 0x2
 1653 0049 04       		.byte	0x4
 1654 004a 07       		.byte	0x7
 1655 004b 03020000 		.4byte	.LASF5
 1656 004f 02       		.uleb128 0x2
 1657 0050 08       		.byte	0x8
 1658 0051 05       		.byte	0x5
 1659 0052 B3000000 		.4byte	.LASF6
 1660 0056 02       		.uleb128 0x2
 1661 0057 08       		.byte	0x8
 1662 0058 07       		.byte	0x7
 1663 0059 7E000000 		.4byte	.LASF7
 1664 005d 03       		.uleb128 0x3
 1665 005e 04       		.byte	0x4
 1666 005f 05       		.byte	0x5
 1667 0060 696E7400 		.ascii	"int\000"
 1668 0064 02       		.uleb128 0x2
 1669 0065 04       		.byte	0x4
 1670 0066 07       		.byte	0x7
 1671 0067 EE010000 		.4byte	.LASF8
 1672 006b 04       		.uleb128 0x4
 1673 006c 1B010000 		.4byte	.LASF9
 1674 0070 02       		.byte	0x2
 1675 0071 D201     		.2byte	0x1d2
 1676 0073 2C000000 		.4byte	0x2c
 1677 0077 04       		.uleb128 0x4
 1678 0078 63010000 		.4byte	.LASF10
 1679 007c 02       		.byte	0x2
 1680 007d D401     		.2byte	0x1d4
 1681 007f 48000000 		.4byte	0x48
 1682 0083 02       		.uleb128 0x2
 1683 0084 04       		.byte	0x4
 1684 0085 04       		.byte	0x4
 1685 0086 6A040000 		.4byte	.LASF11
 1686 008a 02       		.uleb128 0x2
 1687 008b 08       		.byte	0x8
 1688 008c 04       		.byte	0x4
 1689 008d 21010000 		.4byte	.LASF12
 1690 0091 02       		.uleb128 0x2
 1691 0092 01       		.byte	0x1
 1692 0093 08       		.byte	0x8
 1693 0094 6B050000 		.4byte	.LASF13
 1694 0098 04       		.uleb128 0x4
 1695 0099 B7020000 		.4byte	.LASF14
 1696 009d 02       		.byte	0x2
 1697 009e 7E02     		.2byte	0x27e
 1698 00a0 A4000000 		.4byte	0xa4
 1699 00a4 05       		.uleb128 0x5
 1700 00a5 77000000 		.4byte	0x77
 1701 00a9 02       		.uleb128 0x2
 1702 00aa 08       		.byte	0x8
 1703 00ab 04       		.byte	0x4
 1704 00ac 03030000 		.4byte	.LASF15
 1705 00b0 02       		.uleb128 0x2
 1706 00b1 04       		.byte	0x4
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 60


 1707 00b2 07       		.byte	0x7
 1708 00b3 E1020000 		.4byte	.LASF16
 1709 00b7 06       		.uleb128 0x6
 1710 00b8 0F030000 		.4byte	.LASF17
 1711 00bc 01       		.byte	0x1
 1712 00bd 6702     		.2byte	0x267
 1713 00bf 01       		.byte	0x1
 1714 00c0 D1000000 		.4byte	0xd1
 1715 00c4 07       		.uleb128 0x7
 1716 00c5 1B000000 		.4byte	.LASF19
 1717 00c9 01       		.byte	0x1
 1718 00ca 6702     		.2byte	0x267
 1719 00cc 77000000 		.4byte	0x77
 1720 00d0 00       		.byte	0
 1721 00d1 06       		.uleb128 0x6
 1722 00d2 28010000 		.4byte	.LASF18
 1723 00d6 01       		.byte	0x1
 1724 00d7 B502     		.2byte	0x2b5
 1725 00d9 01       		.byte	0x1
 1726 00da EB000000 		.4byte	0xeb
 1727 00de 07       		.uleb128 0x7
 1728 00df 61000000 		.4byte	.LASF20
 1729 00e3 01       		.byte	0x1
 1730 00e4 B502     		.2byte	0x2b5
 1731 00e6 77000000 		.4byte	0x77
 1732 00ea 00       		.byte	0
 1733 00eb 06       		.uleb128 0x6
 1734 00ec 14060000 		.4byte	.LASF21
 1735 00f0 01       		.byte	0x1
 1736 00f1 2705     		.2byte	0x527
 1737 00f3 01       		.byte	0x1
 1738 00f4 05010000 		.4byte	0x105
 1739 00f8 07       		.uleb128 0x7
 1740 00f9 2E050000 		.4byte	.LASF22
 1741 00fd 01       		.byte	0x1
 1742 00fe 2705     		.2byte	0x527
 1743 0100 77000000 		.4byte	0x77
 1744 0104 00       		.byte	0
 1745 0105 08       		.uleb128 0x8
 1746 0106 37000000 		.4byte	.LASF23
 1747 010a 01       		.byte	0x1
 1748 010b 26       		.byte	0x26
 1749 010c 00000000 		.4byte	.LFB1
 1750 0110 38000000 		.4byte	.LFE1-.LFB1
 1751 0114 01       		.uleb128 0x1
 1752 0115 9C       		.byte	0x9c
 1753 0116 6E010000 		.4byte	0x16e
 1754 011a 09       		.uleb128 0x9
 1755 011b EB000000 		.4byte	0xeb
 1756 011f 0E000000 		.4byte	.LBB8
 1757 0123 06000000 		.4byte	.LBE8-.LBB8
 1758 0127 01       		.byte	0x1
 1759 0128 40       		.byte	0x40
 1760 0129 37010000 		.4byte	0x137
 1761 012d 0A       		.uleb128 0xa
 1762 012e F8000000 		.4byte	0xf8
 1763 0132 00000000 		.4byte	.LLST0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 61


 1764 0136 00       		.byte	0
 1765 0137 09       		.uleb128 0x9
 1766 0138 D1000000 		.4byte	0xd1
 1767 013c 14000000 		.4byte	.LBB10
 1768 0140 08000000 		.4byte	.LBE10-.LBB10
 1769 0144 01       		.byte	0x1
 1770 0145 43       		.byte	0x43
 1771 0146 54010000 		.4byte	0x154
 1772 014a 0A       		.uleb128 0xa
 1773 014b DE000000 		.4byte	0xde
 1774 014f 14000000 		.4byte	.LLST1
 1775 0153 00       		.byte	0
 1776 0154 0B       		.uleb128 0xb
 1777 0155 B7000000 		.4byte	0xb7
 1778 0159 1C000000 		.4byte	.LBB12
 1779 015d 06000000 		.4byte	.LBE12-.LBB12
 1780 0161 01       		.byte	0x1
 1781 0162 54       		.byte	0x54
 1782 0163 0A       		.uleb128 0xa
 1783 0164 C4000000 		.4byte	0xc4
 1784 0168 2A000000 		.4byte	.LLST2
 1785 016c 00       		.byte	0
 1786 016d 00       		.byte	0
 1787 016e 0C       		.uleb128 0xc
 1788 016f DE040000 		.4byte	.LASF24
 1789 0173 01       		.byte	0x1
 1790 0174 0001     		.2byte	0x100
 1791 0176 00000000 		.4byte	.LFB4
 1792 017a 1C000000 		.4byte	.LFE4-.LFB4
 1793 017e 01       		.uleb128 0x1
 1794 017f 9C       		.byte	0x9c
 1795 0180 A7010000 		.4byte	0x1a7
 1796 0184 0D       		.uleb128 0xd
 1797 0185 ED050000 		.4byte	.LASF26
 1798 0189 01       		.byte	0x1
 1799 018a 0201     		.2byte	0x102
 1800 018c 6B000000 		.4byte	0x6b
 1801 0190 3E000000 		.4byte	.LLST3
 1802 0194 0E       		.uleb128 0xe
 1803 0195 06000000 		.4byte	.LVL4
 1804 0199 0C090000 		.4byte	0x90c
 1805 019d 0E       		.uleb128 0xe
 1806 019e 14000000 		.4byte	.LVL5
 1807 01a2 17090000 		.4byte	0x917
 1808 01a6 00       		.byte	0
 1809 01a7 0C       		.uleb128 0xc
 1810 01a8 57040000 		.4byte	.LASF25
 1811 01ac 01       		.byte	0x1
 1812 01ad 2501     		.2byte	0x125
 1813 01af 00000000 		.4byte	.LFB5
 1814 01b3 28000000 		.4byte	.LFE5-.LFB5
 1815 01b7 01       		.uleb128 0x1
 1816 01b8 9C       		.byte	0x9c
 1817 01b9 F0010000 		.4byte	0x1f0
 1818 01bd 0F       		.uleb128 0xf
 1819 01be 70050000 		.4byte	.LASF28
 1820 01c2 01       		.byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 62


 1821 01c3 2501     		.2byte	0x125
 1822 01c5 77000000 		.4byte	0x77
 1823 01c9 51000000 		.4byte	.LLST4
 1824 01cd 0D       		.uleb128 0xd
 1825 01ce ED050000 		.4byte	.LASF26
 1826 01d2 01       		.byte	0x1
 1827 01d3 2701     		.2byte	0x127
 1828 01d5 6B000000 		.4byte	0x6b
 1829 01d9 7D000000 		.4byte	.LLST5
 1830 01dd 0E       		.uleb128 0xe
 1831 01de 08000000 		.4byte	.LVL7
 1832 01e2 0C090000 		.4byte	0x90c
 1833 01e6 0E       		.uleb128 0xe
 1834 01e7 1C000000 		.4byte	.LVL9
 1835 01eb 17090000 		.4byte	0x917
 1836 01ef 00       		.byte	0
 1837 01f0 0C       		.uleb128 0xc
 1838 01f1 75050000 		.4byte	.LASF27
 1839 01f5 01       		.byte	0x1
 1840 01f6 4601     		.2byte	0x146
 1841 01f8 00000000 		.4byte	.LFB6
 1842 01fc 28000000 		.4byte	.LFE6-.LFB6
 1843 0200 01       		.uleb128 0x1
 1844 0201 9C       		.byte	0x9c
 1845 0202 39020000 		.4byte	0x239
 1846 0206 0F       		.uleb128 0xf
 1847 0207 AC000000 		.4byte	.LASF29
 1848 020b 01       		.byte	0x1
 1849 020c 4601     		.2byte	0x146
 1850 020e 77000000 		.4byte	0x77
 1851 0212 90000000 		.4byte	.LLST6
 1852 0216 0D       		.uleb128 0xd
 1853 0217 ED050000 		.4byte	.LASF26
 1854 021b 01       		.byte	0x1
 1855 021c 4801     		.2byte	0x148
 1856 021e 6B000000 		.4byte	0x6b
 1857 0222 BC000000 		.4byte	.LLST7
 1858 0226 0E       		.uleb128 0xe
 1859 0227 08000000 		.4byte	.LVL11
 1860 022b 0C090000 		.4byte	0x90c
 1861 022f 0E       		.uleb128 0xe
 1862 0230 1C000000 		.4byte	.LVL13
 1863 0234 17090000 		.4byte	0x917
 1864 0238 00       		.byte	0
 1865 0239 0C       		.uleb128 0xc
 1866 023a B0050000 		.4byte	.LASF30
 1867 023e 01       		.byte	0x1
 1868 023f 6B01     		.2byte	0x16b
 1869 0241 00000000 		.4byte	.LFB7
 1870 0245 28000000 		.4byte	.LFE7-.LFB7
 1871 0249 01       		.uleb128 0x1
 1872 024a 9C       		.byte	0x9c
 1873 024b 82020000 		.4byte	0x282
 1874 024f 0F       		.uleb128 0xf
 1875 0250 70040000 		.4byte	.LASF31
 1876 0254 01       		.byte	0x1
 1877 0255 6B01     		.2byte	0x16b
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 63


 1878 0257 77000000 		.4byte	0x77
 1879 025b CF000000 		.4byte	.LLST8
 1880 025f 0D       		.uleb128 0xd
 1881 0260 ED050000 		.4byte	.LASF26
 1882 0264 01       		.byte	0x1
 1883 0265 6D01     		.2byte	0x16d
 1884 0267 6B000000 		.4byte	0x6b
 1885 026b FB000000 		.4byte	.LLST9
 1886 026f 0E       		.uleb128 0xe
 1887 0270 08000000 		.4byte	.LVL15
 1888 0274 0C090000 		.4byte	0x90c
 1889 0278 0E       		.uleb128 0xe
 1890 0279 1C000000 		.4byte	.LVL17
 1891 027d 17090000 		.4byte	0x917
 1892 0281 00       		.byte	0
 1893 0282 0C       		.uleb128 0xc
 1894 0283 C8040000 		.4byte	.LASF32
 1895 0287 01       		.byte	0x1
 1896 0288 8B01     		.2byte	0x18b
 1897 028a 00000000 		.4byte	.LFB8
 1898 028e 30000000 		.4byte	.LFE8-.LFB8
 1899 0292 01       		.uleb128 0x1
 1900 0293 9C       		.byte	0x9c
 1901 0294 CB020000 		.4byte	0x2cb
 1902 0298 0F       		.uleb128 0xf
 1903 0299 8F020000 		.4byte	.LASF33
 1904 029d 01       		.byte	0x1
 1905 029e 8B01     		.2byte	0x18b
 1906 02a0 77000000 		.4byte	0x77
 1907 02a4 0E010000 		.4byte	.LLST10
 1908 02a8 0D       		.uleb128 0xd
 1909 02a9 ED050000 		.4byte	.LASF26
 1910 02ad 01       		.byte	0x1
 1911 02ae 8D01     		.2byte	0x18d
 1912 02b0 6B000000 		.4byte	0x6b
 1913 02b4 3A010000 		.4byte	.LLST11
 1914 02b8 0E       		.uleb128 0xe
 1915 02b9 08000000 		.4byte	.LVL19
 1916 02bd 0C090000 		.4byte	0x90c
 1917 02c1 0E       		.uleb128 0xe
 1918 02c2 24000000 		.4byte	.LVL21
 1919 02c6 17090000 		.4byte	0x917
 1920 02ca 00       		.byte	0
 1921 02cb 0C       		.uleb128 0xc
 1922 02cc 68000000 		.4byte	.LASF34
 1923 02d0 01       		.byte	0x1
 1924 02d1 C101     		.2byte	0x1c1
 1925 02d3 00000000 		.4byte	.LFB9
 1926 02d7 10000000 		.4byte	.LFE9-.LFB9
 1927 02db 01       		.uleb128 0x1
 1928 02dc 9C       		.byte	0x9c
 1929 02dd F2020000 		.4byte	0x2f2
 1930 02e1 0F       		.uleb128 0xf
 1931 02e2 15020000 		.4byte	.LASF35
 1932 02e6 01       		.byte	0x1
 1933 02e7 C101     		.2byte	0x1c1
 1934 02e9 77000000 		.4byte	0x77
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 64


 1935 02ed 4D010000 		.4byte	.LLST12
 1936 02f1 00       		.byte	0
 1937 02f2 0C       		.uleb128 0xc
 1938 02f3 CD000000 		.4byte	.LASF36
 1939 02f7 01       		.byte	0x1
 1940 02f8 E501     		.2byte	0x1e5
 1941 02fa 00000000 		.4byte	.LFB10
 1942 02fe 28000000 		.4byte	.LFE10-.LFB10
 1943 0302 01       		.uleb128 0x1
 1944 0303 9C       		.byte	0x9c
 1945 0304 3B030000 		.4byte	0x33b
 1946 0308 0F       		.uleb128 0xf
 1947 0309 30060000 		.4byte	.LASF37
 1948 030d 01       		.byte	0x1
 1949 030e E501     		.2byte	0x1e5
 1950 0310 77000000 		.4byte	0x77
 1951 0314 6E010000 		.4byte	.LLST13
 1952 0318 0D       		.uleb128 0xd
 1953 0319 ED050000 		.4byte	.LASF26
 1954 031d 01       		.byte	0x1
 1955 031e E701     		.2byte	0x1e7
 1956 0320 6B000000 		.4byte	0x6b
 1957 0324 9A010000 		.4byte	.LLST14
 1958 0328 0E       		.uleb128 0xe
 1959 0329 08000000 		.4byte	.LVL25
 1960 032d 0C090000 		.4byte	0x90c
 1961 0331 0E       		.uleb128 0xe
 1962 0332 20000000 		.4byte	.LVL27
 1963 0336 17090000 		.4byte	0x917
 1964 033a 00       		.byte	0
 1965 033b 0C       		.uleb128 0xc
 1966 033c 12050000 		.4byte	.LASF38
 1967 0340 01       		.byte	0x1
 1968 0341 0702     		.2byte	0x207
 1969 0343 00000000 		.4byte	.LFB11
 1970 0347 28000000 		.4byte	.LFE11-.LFB11
 1971 034b 01       		.uleb128 0x1
 1972 034c 9C       		.byte	0x9c
 1973 034d 84030000 		.4byte	0x384
 1974 0351 0F       		.uleb128 0xf
 1975 0352 9F040000 		.4byte	.LASF39
 1976 0356 01       		.byte	0x1
 1977 0357 0702     		.2byte	0x207
 1978 0359 77000000 		.4byte	0x77
 1979 035d AD010000 		.4byte	.LLST15
 1980 0361 0D       		.uleb128 0xd
 1981 0362 ED050000 		.4byte	.LASF26
 1982 0366 01       		.byte	0x1
 1983 0367 0902     		.2byte	0x209
 1984 0369 6B000000 		.4byte	0x6b
 1985 036d D9010000 		.4byte	.LLST16
 1986 0371 0E       		.uleb128 0xe
 1987 0372 08000000 		.4byte	.LVL29
 1988 0376 0C090000 		.4byte	0x90c
 1989 037a 0E       		.uleb128 0xe
 1990 037b 20000000 		.4byte	.LVL31
 1991 037f 17090000 		.4byte	0x917
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 65


 1992 0383 00       		.byte	0
 1993 0384 0C       		.uleb128 0xc
 1994 0385 9D020000 		.4byte	.LASF40
 1995 0389 01       		.byte	0x1
 1996 038a 2802     		.2byte	0x228
 1997 038c 00000000 		.4byte	.LFB12
 1998 0390 2C000000 		.4byte	.LFE12-.LFB12
 1999 0394 01       		.uleb128 0x1
 2000 0395 9C       		.byte	0x9c
 2001 0396 CD030000 		.4byte	0x3cd
 2002 039a 0F       		.uleb128 0xf
 2003 039b C7010000 		.4byte	.LASF41
 2004 039f 01       		.byte	0x1
 2005 03a0 2802     		.2byte	0x228
 2006 03a2 77000000 		.4byte	0x77
 2007 03a6 EC010000 		.4byte	.LLST17
 2008 03aa 0D       		.uleb128 0xd
 2009 03ab ED050000 		.4byte	.LASF26
 2010 03af 01       		.byte	0x1
 2011 03b0 2A02     		.2byte	0x22a
 2012 03b2 6B000000 		.4byte	0x6b
 2013 03b6 18020000 		.4byte	.LLST18
 2014 03ba 0E       		.uleb128 0xe
 2015 03bb 08000000 		.4byte	.LVL33
 2016 03bf 0C090000 		.4byte	0x90c
 2017 03c3 0E       		.uleb128 0xe
 2018 03c4 20000000 		.4byte	.LVL35
 2019 03c8 17090000 		.4byte	0x917
 2020 03cc 00       		.byte	0
 2021 03cd 0C       		.uleb128 0xc
 2022 03ce B0040000 		.4byte	.LASF42
 2023 03d2 01       		.byte	0x1
 2024 03d3 4902     		.2byte	0x249
 2025 03d5 00000000 		.4byte	.LFB13
 2026 03d9 28000000 		.4byte	.LFE13-.LFB13
 2027 03dd 01       		.uleb128 0x1
 2028 03de 9C       		.byte	0x9c
 2029 03df 16040000 		.4byte	0x416
 2030 03e3 0F       		.uleb128 0xf
 2031 03e4 90010000 		.4byte	.LASF43
 2032 03e8 01       		.byte	0x1
 2033 03e9 4902     		.2byte	0x249
 2034 03eb 77000000 		.4byte	0x77
 2035 03ef 2B020000 		.4byte	.LLST19
 2036 03f3 0D       		.uleb128 0xd
 2037 03f4 ED050000 		.4byte	.LASF26
 2038 03f8 01       		.byte	0x1
 2039 03f9 4B02     		.2byte	0x24b
 2040 03fb 6B000000 		.4byte	0x6b
 2041 03ff 57020000 		.4byte	.LLST20
 2042 0403 0E       		.uleb128 0xe
 2043 0404 08000000 		.4byte	.LVL37
 2044 0408 0C090000 		.4byte	0x90c
 2045 040c 0E       		.uleb128 0xe
 2046 040d 1C000000 		.4byte	.LVL39
 2047 0411 17090000 		.4byte	0x917
 2048 0415 00       		.byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 66


 2049 0416 10       		.uleb128 0x10
 2050 0417 B7000000 		.4byte	0xb7
 2051 041b 00000000 		.4byte	.LFB14
 2052 041f 0C000000 		.4byte	.LFE14-.LFB14
 2053 0423 01       		.uleb128 0x1
 2054 0424 9C       		.byte	0x9c
 2055 0425 33040000 		.4byte	0x433
 2056 0429 0A       		.uleb128 0xa
 2057 042a C4000000 		.4byte	0xc4
 2058 042e 6A020000 		.4byte	.LLST21
 2059 0432 00       		.byte	0
 2060 0433 11       		.uleb128 0x11
 2061 0434 7A040000 		.4byte	.LASF46
 2062 0438 01       		.byte	0x1
 2063 0439 7B02     		.2byte	0x27b
 2064 043b 77000000 		.4byte	0x77
 2065 043f 00000000 		.4byte	.LFB15
 2066 0443 0C000000 		.4byte	.LFE15-.LFB15
 2067 0447 01       		.uleb128 0x1
 2068 0448 9C       		.byte	0x9c
 2069 0449 0C       		.uleb128 0xc
 2070 044a 96050000 		.4byte	.LASF44
 2071 044e 01       		.byte	0x1
 2072 044f 9802     		.2byte	0x298
 2073 0451 00000000 		.4byte	.LFB16
 2074 0455 28000000 		.4byte	.LFE16-.LFB16
 2075 0459 01       		.uleb128 0x1
 2076 045a 9C       		.byte	0x9c
 2077 045b 92040000 		.4byte	0x492
 2078 045f 0F       		.uleb128 0xf
 2079 0460 8A050000 		.4byte	.LASF45
 2080 0464 01       		.byte	0x1
 2081 0465 9802     		.2byte	0x298
 2082 0467 77000000 		.4byte	0x77
 2083 046b 8B020000 		.4byte	.LLST22
 2084 046f 0D       		.uleb128 0xd
 2085 0470 ED050000 		.4byte	.LASF26
 2086 0474 01       		.byte	0x1
 2087 0475 9A02     		.2byte	0x29a
 2088 0477 6B000000 		.4byte	0x6b
 2089 047b B7020000 		.4byte	.LLST23
 2090 047f 0E       		.uleb128 0xe
 2091 0480 08000000 		.4byte	.LVL43
 2092 0484 0C090000 		.4byte	0x90c
 2093 0488 0E       		.uleb128 0xe
 2094 0489 1C000000 		.4byte	.LVL45
 2095 048d 17090000 		.4byte	0x917
 2096 0491 00       		.byte	0
 2097 0492 10       		.uleb128 0x10
 2098 0493 D1000000 		.4byte	0xd1
 2099 0497 00000000 		.4byte	.LFB17
 2100 049b 0C000000 		.4byte	.LFE17-.LFB17
 2101 049f 01       		.uleb128 0x1
 2102 04a0 9C       		.byte	0x9c
 2103 04a1 AF040000 		.4byte	0x4af
 2104 04a5 0A       		.uleb128 0xa
 2105 04a6 DE000000 		.4byte	0xde
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 67


 2106 04aa CA020000 		.4byte	.LLST24
 2107 04ae 00       		.byte	0
 2108 04af 11       		.uleb128 0x11
 2109 04b0 FE050000 		.4byte	.LASF47
 2110 04b4 01       		.byte	0x1
 2111 04b5 C902     		.2byte	0x2c9
 2112 04b7 77000000 		.4byte	0x77
 2113 04bb 00000000 		.4byte	.LFB18
 2114 04bf 0C000000 		.4byte	.LFE18-.LFB18
 2115 04c3 01       		.uleb128 0x1
 2116 04c4 9C       		.byte	0x9c
 2117 04c5 0C       		.uleb128 0xc
 2118 04c6 47000000 		.4byte	.LASF48
 2119 04ca 01       		.byte	0x1
 2120 04cb E302     		.2byte	0x2e3
 2121 04cd 00000000 		.4byte	.LFB19
 2122 04d1 24000000 		.4byte	.LFE19-.LFB19
 2123 04d5 01       		.uleb128 0x1
 2124 04d6 9C       		.byte	0x9c
 2125 04d7 0E050000 		.4byte	0x50e
 2126 04db 0F       		.uleb128 0xf
 2127 04dc 3F060000 		.4byte	.LASF49
 2128 04e0 01       		.byte	0x1
 2129 04e1 E302     		.2byte	0x2e3
 2130 04e3 77000000 		.4byte	0x77
 2131 04e7 EB020000 		.4byte	.LLST25
 2132 04eb 0D       		.uleb128 0xd
 2133 04ec ED050000 		.4byte	.LASF26
 2134 04f0 01       		.byte	0x1
 2135 04f1 E502     		.2byte	0x2e5
 2136 04f3 6B000000 		.4byte	0x6b
 2137 04f7 17030000 		.4byte	.LLST26
 2138 04fb 0E       		.uleb128 0xe
 2139 04fc 08000000 		.4byte	.LVL49
 2140 0500 0C090000 		.4byte	0x90c
 2141 0504 0E       		.uleb128 0xe
 2142 0505 1E000000 		.4byte	.LVL50
 2143 0509 17090000 		.4byte	0x917
 2144 050d 00       		.byte	0
 2145 050e 0C       		.uleb128 0xc
 2146 050f 12040000 		.4byte	.LASF50
 2147 0513 01       		.byte	0x1
 2148 0514 FE02     		.2byte	0x2fe
 2149 0516 00000000 		.4byte	.LFB20
 2150 051a 0C000000 		.4byte	.LFE20-.LFB20
 2151 051e 01       		.uleb128 0x1
 2152 051f 9C       		.byte	0x9c
 2153 0520 35050000 		.4byte	0x535
 2154 0524 0F       		.uleb128 0xf
 2155 0525 5B060000 		.4byte	.LASF51
 2156 0529 01       		.byte	0x1
 2157 052a FE02     		.2byte	0x2fe
 2158 052c 77000000 		.4byte	0x77
 2159 0530 2A030000 		.4byte	.LLST27
 2160 0534 00       		.byte	0
 2161 0535 11       		.uleb128 0x11
 2162 0536 EA020000 		.4byte	.LASF52
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 68


 2163 053a 01       		.byte	0x1
 2164 053b 1203     		.2byte	0x312
 2165 053d 77000000 		.4byte	0x77
 2166 0541 00000000 		.4byte	.LFB21
 2167 0545 0C000000 		.4byte	.LFE21-.LFB21
 2168 0549 01       		.uleb128 0x1
 2169 054a 9C       		.byte	0x9c
 2170 054b 0C       		.uleb128 0xc
 2171 054c 2C040000 		.4byte	.LASF53
 2172 0550 01       		.byte	0x1
 2173 0551 2C03     		.2byte	0x32c
 2174 0553 00000000 		.4byte	.LFB22
 2175 0557 28000000 		.4byte	.LFE22-.LFB22
 2176 055b 01       		.uleb128 0x1
 2177 055c 9C       		.byte	0x9c
 2178 055d 94050000 		.4byte	0x594
 2179 0561 0F       		.uleb128 0xf
 2180 0562 3F060000 		.4byte	.LASF49
 2181 0566 01       		.byte	0x1
 2182 0567 2C03     		.2byte	0x32c
 2183 0569 77000000 		.4byte	0x77
 2184 056d 4B030000 		.4byte	.LLST28
 2185 0571 0D       		.uleb128 0xd
 2186 0572 ED050000 		.4byte	.LASF26
 2187 0576 01       		.byte	0x1
 2188 0577 2E03     		.2byte	0x32e
 2189 0579 6B000000 		.4byte	0x6b
 2190 057d 77030000 		.4byte	.LLST29
 2191 0581 0E       		.uleb128 0xe
 2192 0582 08000000 		.4byte	.LVL55
 2193 0586 0C090000 		.4byte	0x90c
 2194 058a 0E       		.uleb128 0xe
 2195 058b 20000000 		.4byte	.LVL57
 2196 058f 17090000 		.4byte	0x917
 2197 0593 00       		.byte	0
 2198 0594 0C       		.uleb128 0xc
 2199 0595 4D020000 		.4byte	.LASF54
 2200 0599 01       		.byte	0x1
 2201 059a 5103     		.2byte	0x351
 2202 059c 00000000 		.4byte	.LFB23
 2203 05a0 0C000000 		.4byte	.LFE23-.LFB23
 2204 05a4 01       		.uleb128 0x1
 2205 05a5 9C       		.byte	0x9c
 2206 05a6 BB050000 		.4byte	0x5bb
 2207 05aa 0F       		.uleb128 0xf
 2208 05ab 0A040000 		.4byte	.LASF55
 2209 05af 01       		.byte	0x1
 2210 05b0 5103     		.2byte	0x351
 2211 05b2 77000000 		.4byte	0x77
 2212 05b6 8A030000 		.4byte	.LLST30
 2213 05ba 00       		.byte	0
 2214 05bb 0C       		.uleb128 0xc
 2215 05bc 00000000 		.4byte	.LASF56
 2216 05c0 01       		.byte	0x1
 2217 05c1 BA03     		.2byte	0x3ba
 2218 05c3 00000000 		.4byte	.LFB25
 2219 05c7 0C000000 		.4byte	.LFE25-.LFB25
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 69


 2220 05cb 01       		.uleb128 0x1
 2221 05cc 9C       		.byte	0x9c
 2222 05cd E2050000 		.4byte	0x5e2
 2223 05d1 0F       		.uleb128 0xf
 2224 05d2 C8050000 		.4byte	.LASF57
 2225 05d6 01       		.byte	0x1
 2226 05d7 BA03     		.2byte	0x3ba
 2227 05d9 77000000 		.4byte	0x77
 2228 05dd AB030000 		.4byte	.LLST31
 2229 05e1 00       		.byte	0
 2230 05e2 12       		.uleb128 0x12
 2231 05e3 78020000 		.4byte	.LASF58
 2232 05e7 01       		.byte	0x1
 2233 05e8 1604     		.2byte	0x416
 2234 05ea 77000000 		.4byte	0x77
 2235 05ee 01       		.byte	0x1
 2236 05ef 13       		.uleb128 0x13
 2237 05f0 E2050000 		.4byte	0x5e2
 2238 05f4 00000000 		.4byte	.LFB27
 2239 05f8 0C000000 		.4byte	.LFE27-.LFB27
 2240 05fc 01       		.uleb128 0x1
 2241 05fd 9C       		.byte	0x9c
 2242 05fe 12       		.uleb128 0x12
 2243 05ff F8040000 		.4byte	.LASF59
 2244 0603 01       		.byte	0x1
 2245 0604 2B04     		.2byte	0x42b
 2246 0606 77000000 		.4byte	0x77
 2247 060a 01       		.byte	0x1
 2248 060b 13       		.uleb128 0x13
 2249 060c FE050000 		.4byte	0x5fe
 2250 0610 00000000 		.4byte	.LFB28
 2251 0614 0C000000 		.4byte	.LFE28-.LFB28
 2252 0618 01       		.uleb128 0x1
 2253 0619 9C       		.byte	0x9c
 2254 061a 0C       		.uleb128 0xc
 2255 061b D3050000 		.4byte	.LASF60
 2256 061f 01       		.byte	0x1
 2257 0620 4604     		.2byte	0x446
 2258 0622 00000000 		.4byte	.LFB29
 2259 0626 24000000 		.4byte	.LFE29-.LFB29
 2260 062a 01       		.uleb128 0x1
 2261 062b 9C       		.byte	0x9c
 2262 062c 63060000 		.4byte	0x663
 2263 0630 0F       		.uleb128 0xf
 2264 0631 6A010000 		.4byte	.LASF61
 2265 0635 01       		.byte	0x1
 2266 0636 4604     		.2byte	0x446
 2267 0638 77000000 		.4byte	0x77
 2268 063c CC030000 		.4byte	.LLST32
 2269 0640 0D       		.uleb128 0xd
 2270 0641 ED050000 		.4byte	.LASF26
 2271 0645 01       		.byte	0x1
 2272 0646 4804     		.2byte	0x448
 2273 0648 6B000000 		.4byte	0x6b
 2274 064c F8030000 		.4byte	.LLST33
 2275 0650 0E       		.uleb128 0xe
 2276 0651 08000000 		.4byte	.LVL63
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 70


 2277 0655 0C090000 		.4byte	0x90c
 2278 0659 0E       		.uleb128 0xe
 2279 065a 1C000000 		.4byte	.LVL65
 2280 065e 17090000 		.4byte	0x917
 2281 0662 00       		.byte	0
 2282 0663 0C       		.uleb128 0xc
 2283 0664 52050000 		.4byte	.LASF62
 2284 0668 01       		.byte	0x1
 2285 0669 6704     		.2byte	0x467
 2286 066b 00000000 		.4byte	.LFB30
 2287 066f 24000000 		.4byte	.LFE30-.LFB30
 2288 0673 01       		.uleb128 0x1
 2289 0674 9C       		.byte	0x9c
 2290 0675 AC060000 		.4byte	0x6ac
 2291 0679 0F       		.uleb128 0xf
 2292 067a 6A010000 		.4byte	.LASF61
 2293 067e 01       		.byte	0x1
 2294 067f 6704     		.2byte	0x467
 2295 0681 77000000 		.4byte	0x77
 2296 0685 0B040000 		.4byte	.LLST34
 2297 0689 0D       		.uleb128 0xd
 2298 068a ED050000 		.4byte	.LASF26
 2299 068e 01       		.byte	0x1
 2300 068f 6904     		.2byte	0x469
 2301 0691 6B000000 		.4byte	0x6b
 2302 0695 37040000 		.4byte	.LLST35
 2303 0699 0E       		.uleb128 0xe
 2304 069a 08000000 		.4byte	.LVL67
 2305 069e 0C090000 		.4byte	0x90c
 2306 06a2 0E       		.uleb128 0xe
 2307 06a3 1E000000 		.4byte	.LVL68
 2308 06a7 17090000 		.4byte	0x917
 2309 06ab 00       		.byte	0
 2310 06ac 0C       		.uleb128 0xc
 2311 06ad 1E020000 		.4byte	.LASF63
 2312 06b1 01       		.byte	0x1
 2313 06b2 8804     		.2byte	0x488
 2314 06b4 00000000 		.4byte	.LFB31
 2315 06b8 28000000 		.4byte	.LFE31-.LFB31
 2316 06bc 01       		.uleb128 0x1
 2317 06bd 9C       		.byte	0x9c
 2318 06be F5060000 		.4byte	0x6f5
 2319 06c2 0F       		.uleb128 0xf
 2320 06c3 6A010000 		.4byte	.LASF61
 2321 06c7 01       		.byte	0x1
 2322 06c8 8804     		.2byte	0x488
 2323 06ca 77000000 		.4byte	0x77
 2324 06ce 4A040000 		.4byte	.LLST36
 2325 06d2 0D       		.uleb128 0xd
 2326 06d3 ED050000 		.4byte	.LASF26
 2327 06d7 01       		.byte	0x1
 2328 06d8 8A04     		.2byte	0x48a
 2329 06da 6B000000 		.4byte	0x6b
 2330 06de 76040000 		.4byte	.LLST37
 2331 06e2 0E       		.uleb128 0xe
 2332 06e3 08000000 		.4byte	.LVL71
 2333 06e7 0C090000 		.4byte	0x90c
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 71


 2334 06eb 0E       		.uleb128 0xe
 2335 06ec 1E000000 		.4byte	.LVL72
 2336 06f0 17090000 		.4byte	0x917
 2337 06f4 00       		.byte	0
 2338 06f5 0C       		.uleb128 0xc
 2339 06f6 95000000 		.4byte	.LASF64
 2340 06fa 01       		.byte	0x1
 2341 06fb A804     		.2byte	0x4a8
 2342 06fd 00000000 		.4byte	.LFB32
 2343 0701 24000000 		.4byte	.LFE32-.LFB32
 2344 0705 01       		.uleb128 0x1
 2345 0706 9C       		.byte	0x9c
 2346 0707 3E070000 		.4byte	0x73e
 2347 070b 0F       		.uleb128 0xf
 2348 070c 6A010000 		.4byte	.LASF61
 2349 0710 01       		.byte	0x1
 2350 0711 A804     		.2byte	0x4a8
 2351 0713 77000000 		.4byte	0x77
 2352 0717 89040000 		.4byte	.LLST38
 2353 071b 0D       		.uleb128 0xd
 2354 071c ED050000 		.4byte	.LASF26
 2355 0720 01       		.byte	0x1
 2356 0721 AA04     		.2byte	0x4aa
 2357 0723 6B000000 		.4byte	0x6b
 2358 0727 B5040000 		.4byte	.LLST39
 2359 072b 0E       		.uleb128 0xe
 2360 072c 08000000 		.4byte	.LVL75
 2361 0730 0C090000 		.4byte	0x90c
 2362 0734 0E       		.uleb128 0xe
 2363 0735 1E000000 		.4byte	.LVL76
 2364 0739 17090000 		.4byte	0x917
 2365 073d 00       		.byte	0
 2366 073e 0C       		.uleb128 0xc
 2367 073f AF010000 		.4byte	.LASF65
 2368 0743 01       		.byte	0x1
 2369 0744 C904     		.2byte	0x4c9
 2370 0746 00000000 		.4byte	.LFB33
 2371 074a 24000000 		.4byte	.LFE33-.LFB33
 2372 074e 01       		.uleb128 0x1
 2373 074f 9C       		.byte	0x9c
 2374 0750 87070000 		.4byte	0x787
 2375 0754 0F       		.uleb128 0xf
 2376 0755 6A010000 		.4byte	.LASF61
 2377 0759 01       		.byte	0x1
 2378 075a C904     		.2byte	0x4c9
 2379 075c 77000000 		.4byte	0x77
 2380 0760 C8040000 		.4byte	.LLST40
 2381 0764 0D       		.uleb128 0xd
 2382 0765 ED050000 		.4byte	.LASF26
 2383 0769 01       		.byte	0x1
 2384 076a CB04     		.2byte	0x4cb
 2385 076c 6B000000 		.4byte	0x6b
 2386 0770 F4040000 		.4byte	.LLST41
 2387 0774 0E       		.uleb128 0xe
 2388 0775 08000000 		.4byte	.LVL79
 2389 0779 0C090000 		.4byte	0x90c
 2390 077d 0E       		.uleb128 0xe
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 72


 2391 077e 1E000000 		.4byte	.LVL80
 2392 0782 17090000 		.4byte	0x917
 2393 0786 00       		.byte	0
 2394 0787 0C       		.uleb128 0xc
 2395 0788 76010000 		.4byte	.LASF66
 2396 078c 01       		.byte	0x1
 2397 078d F104     		.2byte	0x4f1
 2398 078f 00000000 		.4byte	.LFB34
 2399 0793 1C000000 		.4byte	.LFE34-.LFB34
 2400 0797 01       		.uleb128 0x1
 2401 0798 9C       		.byte	0x9c
 2402 0799 E0070000 		.4byte	0x7e0
 2403 079d 0F       		.uleb128 0xf
 2404 079e 90010000 		.4byte	.LASF43
 2405 07a2 01       		.byte	0x1
 2406 07a3 F104     		.2byte	0x4f1
 2407 07a5 77000000 		.4byte	0x77
 2408 07a9 07050000 		.4byte	.LLST42
 2409 07ad 0F       		.uleb128 0xf
 2410 07ae FB010000 		.4byte	.LASF67
 2411 07b2 01       		.byte	0x1
 2412 07b3 F104     		.2byte	0x4f1
 2413 07b5 77000000 		.4byte	0x77
 2414 07b9 28050000 		.4byte	.LLST43
 2415 07bd 0D       		.uleb128 0xd
 2416 07be ED050000 		.4byte	.LASF26
 2417 07c2 01       		.byte	0x1
 2418 07c3 F304     		.2byte	0x4f3
 2419 07c5 6B000000 		.4byte	0x6b
 2420 07c9 54050000 		.4byte	.LLST44
 2421 07cd 0E       		.uleb128 0xe
 2422 07ce 0C000000 		.4byte	.LVL83
 2423 07d2 0C090000 		.4byte	0x90c
 2424 07d6 0E       		.uleb128 0xe
 2425 07d7 14000000 		.4byte	.LVL84
 2426 07db 17090000 		.4byte	0x917
 2427 07df 00       		.byte	0
 2428 07e0 08       		.uleb128 0x8
 2429 07e1 45040000 		.4byte	.LASF68
 2430 07e5 01       		.byte	0x1
 2431 07e6 B1       		.byte	0xb1
 2432 07e7 00000000 		.4byte	.LFB2
 2433 07eb 24000000 		.4byte	.LFE2-.LFB2
 2434 07ef 01       		.uleb128 0x1
 2435 07f0 9C       		.byte	0x9c
 2436 07f1 2C080000 		.4byte	0x82c
 2437 07f5 14       		.uleb128 0x14
 2438 07f6 ED050000 		.4byte	.LASF26
 2439 07fa 01       		.byte	0x1
 2440 07fb B3       		.byte	0xb3
 2441 07fc 6B000000 		.4byte	0x6b
 2442 0800 67050000 		.4byte	.LLST45
 2443 0804 0E       		.uleb128 0xe
 2444 0805 08000000 		.4byte	.LVL86
 2445 0809 0C090000 		.4byte	0x90c
 2446 080d 0E       		.uleb128 0xe
 2447 080e 14000000 		.4byte	.LVL87
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 73


 2448 0812 17090000 		.4byte	0x917
 2449 0816 15       		.uleb128 0x15
 2450 0817 1C000000 		.4byte	.LVL88
 2451 081b 87070000 		.4byte	0x787
 2452 081f 16       		.uleb128 0x16
 2453 0820 01       		.uleb128 0x1
 2454 0821 50       		.byte	0x50
 2455 0822 02       		.uleb128 0x2
 2456 0823 74       		.byte	0x74
 2457 0824 00       		.sleb128 0
 2458 0825 16       		.uleb128 0x16
 2459 0826 01       		.uleb128 0x1
 2460 0827 51       		.byte	0x51
 2461 0828 01       		.uleb128 0x1
 2462 0829 48       		.byte	0x48
 2463 082a 00       		.byte	0
 2464 082b 00       		.byte	0
 2465 082c 08       		.uleb128 0x8
 2466 082d 4A060000 		.4byte	.LASF69
 2467 0831 01       		.byte	0x1
 2468 0832 E6       		.byte	0xe6
 2469 0833 00000000 		.4byte	.LFB3
 2470 0837 1C000000 		.4byte	.LFE3-.LFB3
 2471 083b 01       		.uleb128 0x1
 2472 083c 9C       		.byte	0x9c
 2473 083d 54080000 		.4byte	0x854
 2474 0841 0E       		.uleb128 0xe
 2475 0842 0E000000 		.4byte	.LVL89
 2476 0846 05010000 		.4byte	0x105
 2477 084a 0E       		.uleb128 0xe
 2478 084b 16000000 		.4byte	.LVL90
 2479 084f E0070000 		.4byte	0x7e0
 2480 0853 00       		.byte	0
 2481 0854 11       		.uleb128 0x11
 2482 0855 3C050000 		.4byte	.LASF70
 2483 0859 01       		.byte	0x1
 2484 085a 0E05     		.2byte	0x50e
 2485 085c 77000000 		.4byte	0x77
 2486 0860 00000000 		.4byte	.LFB35
 2487 0864 14000000 		.4byte	.LFE35-.LFB35
 2488 0868 01       		.uleb128 0x1
 2489 0869 9C       		.byte	0x9c
 2490 086a 10       		.uleb128 0x10
 2491 086b EB000000 		.4byte	0xeb
 2492 086f 00000000 		.4byte	.LFB36
 2493 0873 0C000000 		.4byte	.LFE36-.LFB36
 2494 0877 01       		.uleb128 0x1
 2495 0878 9C       		.byte	0x9c
 2496 0879 85080000 		.4byte	0x885
 2497 087d 17       		.uleb128 0x17
 2498 087e F8000000 		.4byte	0xf8
 2499 0882 01       		.uleb128 0x1
 2500 0883 50       		.byte	0x50
 2501 0884 00       		.byte	0
 2502 0885 11       		.uleb128 0x11
 2503 0886 3F010000 		.4byte	.LASF71
 2504 088a 01       		.byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 74


 2505 088b 3E05     		.2byte	0x53e
 2506 088d 77000000 		.4byte	0x77
 2507 0891 00000000 		.4byte	.LFB37
 2508 0895 0C000000 		.4byte	.LFE37-.LFB37
 2509 0899 01       		.uleb128 0x1
 2510 089a 9C       		.byte	0x9c
 2511 089b 11       		.uleb128 0x11
 2512 089c D0010000 		.4byte	.LASF72
 2513 08a0 01       		.byte	0x1
 2514 08a1 5505     		.2byte	0x555
 2515 08a3 77000000 		.4byte	0x77
 2516 08a7 00000000 		.4byte	.LFB38
 2517 08ab 0C000000 		.4byte	.LFE38-.LFB38
 2518 08af 01       		.uleb128 0x1
 2519 08b0 9C       		.byte	0x9c
 2520 08b1 0C       		.uleb128 0xc
 2521 08b2 95010000 		.4byte	.LASF73
 2522 08b6 01       		.byte	0x1
 2523 08b7 6C05     		.2byte	0x56c
 2524 08b9 00000000 		.4byte	.LFB39
 2525 08bd 0C000000 		.4byte	.LFE39-.LFB39
 2526 08c1 01       		.uleb128 0x1
 2527 08c2 9C       		.byte	0x9c
 2528 08c3 D6080000 		.4byte	0x8d6
 2529 08c7 18       		.uleb128 0x18
 2530 08c8 2E050000 		.4byte	.LASF22
 2531 08cc 01       		.byte	0x1
 2532 08cd 6C05     		.2byte	0x56c
 2533 08cf 77000000 		.4byte	0x77
 2534 08d3 01       		.uleb128 0x1
 2535 08d4 50       		.byte	0x50
 2536 08d5 00       		.byte	0
 2537 08d6 0C       		.uleb128 0xc
 2538 08d7 FA000000 		.4byte	.LASF74
 2539 08db 01       		.byte	0x1
 2540 08dc 8305     		.2byte	0x583
 2541 08de 00000000 		.4byte	.LFB40
 2542 08e2 0C000000 		.4byte	.LFE40-.LFB40
 2543 08e6 01       		.uleb128 0x1
 2544 08e7 9C       		.byte	0x9c
 2545 08e8 FB080000 		.4byte	0x8fb
 2546 08ec 18       		.uleb128 0x18
 2547 08ed 2E050000 		.4byte	.LASF22
 2548 08f1 01       		.byte	0x1
 2549 08f2 8305     		.2byte	0x583
 2550 08f4 77000000 		.4byte	0x77
 2551 08f8 01       		.uleb128 0x1
 2552 08f9 50       		.byte	0x50
 2553 08fa 00       		.byte	0
 2554 08fb 19       		.uleb128 0x19
 2555 08fc E7000000 		.4byte	.LASF80
 2556 0900 01       		.byte	0x1
 2557 0901 15       		.byte	0x15
 2558 0902 6B000000 		.4byte	0x6b
 2559 0906 05       		.uleb128 0x5
 2560 0907 03       		.byte	0x3
 2561 0908 00000000 		.4byte	Millis_TMR_initVar
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 75


 2562 090c 1A       		.uleb128 0x1a
 2563 090d 36020000 		.4byte	.LASF75
 2564 0911 36020000 		.4byte	.LASF75
 2565 0915 03       		.byte	0x3
 2566 0916 E5       		.byte	0xe5
 2567 0917 1A       		.uleb128 0x1a
 2568 0918 21000000 		.4byte	.LASF76
 2569 091c 21000000 		.4byte	.LASF76
 2570 0920 03       		.byte	0x3
 2571 0921 E6       		.byte	0xe6
 2572 0922 00       		.byte	0
 2573              		.section	.debug_abbrev,"",%progbits
 2574              	.Ldebug_abbrev0:
 2575 0000 01       		.uleb128 0x1
 2576 0001 11       		.uleb128 0x11
 2577 0002 01       		.byte	0x1
 2578 0003 25       		.uleb128 0x25
 2579 0004 0E       		.uleb128 0xe
 2580 0005 13       		.uleb128 0x13
 2581 0006 0B       		.uleb128 0xb
 2582 0007 03       		.uleb128 0x3
 2583 0008 0E       		.uleb128 0xe
 2584 0009 1B       		.uleb128 0x1b
 2585 000a 0E       		.uleb128 0xe
 2586 000b 55       		.uleb128 0x55
 2587 000c 17       		.uleb128 0x17
 2588 000d 11       		.uleb128 0x11
 2589 000e 01       		.uleb128 0x1
 2590 000f 10       		.uleb128 0x10
 2591 0010 17       		.uleb128 0x17
 2592 0011 00       		.byte	0
 2593 0012 00       		.byte	0
 2594 0013 02       		.uleb128 0x2
 2595 0014 24       		.uleb128 0x24
 2596 0015 00       		.byte	0
 2597 0016 0B       		.uleb128 0xb
 2598 0017 0B       		.uleb128 0xb
 2599 0018 3E       		.uleb128 0x3e
 2600 0019 0B       		.uleb128 0xb
 2601 001a 03       		.uleb128 0x3
 2602 001b 0E       		.uleb128 0xe
 2603 001c 00       		.byte	0
 2604 001d 00       		.byte	0
 2605 001e 03       		.uleb128 0x3
 2606 001f 24       		.uleb128 0x24
 2607 0020 00       		.byte	0
 2608 0021 0B       		.uleb128 0xb
 2609 0022 0B       		.uleb128 0xb
 2610 0023 3E       		.uleb128 0x3e
 2611 0024 0B       		.uleb128 0xb
 2612 0025 03       		.uleb128 0x3
 2613 0026 08       		.uleb128 0x8
 2614 0027 00       		.byte	0
 2615 0028 00       		.byte	0
 2616 0029 04       		.uleb128 0x4
 2617 002a 16       		.uleb128 0x16
 2618 002b 00       		.byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 76


 2619 002c 03       		.uleb128 0x3
 2620 002d 0E       		.uleb128 0xe
 2621 002e 3A       		.uleb128 0x3a
 2622 002f 0B       		.uleb128 0xb
 2623 0030 3B       		.uleb128 0x3b
 2624 0031 05       		.uleb128 0x5
 2625 0032 49       		.uleb128 0x49
 2626 0033 13       		.uleb128 0x13
 2627 0034 00       		.byte	0
 2628 0035 00       		.byte	0
 2629 0036 05       		.uleb128 0x5
 2630 0037 35       		.uleb128 0x35
 2631 0038 00       		.byte	0
 2632 0039 49       		.uleb128 0x49
 2633 003a 13       		.uleb128 0x13
 2634 003b 00       		.byte	0
 2635 003c 00       		.byte	0
 2636 003d 06       		.uleb128 0x6
 2637 003e 2E       		.uleb128 0x2e
 2638 003f 01       		.byte	0x1
 2639 0040 3F       		.uleb128 0x3f
 2640 0041 19       		.uleb128 0x19
 2641 0042 03       		.uleb128 0x3
 2642 0043 0E       		.uleb128 0xe
 2643 0044 3A       		.uleb128 0x3a
 2644 0045 0B       		.uleb128 0xb
 2645 0046 3B       		.uleb128 0x3b
 2646 0047 05       		.uleb128 0x5
 2647 0048 27       		.uleb128 0x27
 2648 0049 19       		.uleb128 0x19
 2649 004a 20       		.uleb128 0x20
 2650 004b 0B       		.uleb128 0xb
 2651 004c 01       		.uleb128 0x1
 2652 004d 13       		.uleb128 0x13
 2653 004e 00       		.byte	0
 2654 004f 00       		.byte	0
 2655 0050 07       		.uleb128 0x7
 2656 0051 05       		.uleb128 0x5
 2657 0052 00       		.byte	0
 2658 0053 03       		.uleb128 0x3
 2659 0054 0E       		.uleb128 0xe
 2660 0055 3A       		.uleb128 0x3a
 2661 0056 0B       		.uleb128 0xb
 2662 0057 3B       		.uleb128 0x3b
 2663 0058 05       		.uleb128 0x5
 2664 0059 49       		.uleb128 0x49
 2665 005a 13       		.uleb128 0x13
 2666 005b 00       		.byte	0
 2667 005c 00       		.byte	0
 2668 005d 08       		.uleb128 0x8
 2669 005e 2E       		.uleb128 0x2e
 2670 005f 01       		.byte	0x1
 2671 0060 3F       		.uleb128 0x3f
 2672 0061 19       		.uleb128 0x19
 2673 0062 03       		.uleb128 0x3
 2674 0063 0E       		.uleb128 0xe
 2675 0064 3A       		.uleb128 0x3a
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 77


 2676 0065 0B       		.uleb128 0xb
 2677 0066 3B       		.uleb128 0x3b
 2678 0067 0B       		.uleb128 0xb
 2679 0068 27       		.uleb128 0x27
 2680 0069 19       		.uleb128 0x19
 2681 006a 11       		.uleb128 0x11
 2682 006b 01       		.uleb128 0x1
 2683 006c 12       		.uleb128 0x12
 2684 006d 06       		.uleb128 0x6
 2685 006e 40       		.uleb128 0x40
 2686 006f 18       		.uleb128 0x18
 2687 0070 9742     		.uleb128 0x2117
 2688 0072 19       		.uleb128 0x19
 2689 0073 01       		.uleb128 0x1
 2690 0074 13       		.uleb128 0x13
 2691 0075 00       		.byte	0
 2692 0076 00       		.byte	0
 2693 0077 09       		.uleb128 0x9
 2694 0078 1D       		.uleb128 0x1d
 2695 0079 01       		.byte	0x1
 2696 007a 31       		.uleb128 0x31
 2697 007b 13       		.uleb128 0x13
 2698 007c 11       		.uleb128 0x11
 2699 007d 01       		.uleb128 0x1
 2700 007e 12       		.uleb128 0x12
 2701 007f 06       		.uleb128 0x6
 2702 0080 58       		.uleb128 0x58
 2703 0081 0B       		.uleb128 0xb
 2704 0082 59       		.uleb128 0x59
 2705 0083 0B       		.uleb128 0xb
 2706 0084 01       		.uleb128 0x1
 2707 0085 13       		.uleb128 0x13
 2708 0086 00       		.byte	0
 2709 0087 00       		.byte	0
 2710 0088 0A       		.uleb128 0xa
 2711 0089 05       		.uleb128 0x5
 2712 008a 00       		.byte	0
 2713 008b 31       		.uleb128 0x31
 2714 008c 13       		.uleb128 0x13
 2715 008d 02       		.uleb128 0x2
 2716 008e 17       		.uleb128 0x17
 2717 008f 00       		.byte	0
 2718 0090 00       		.byte	0
 2719 0091 0B       		.uleb128 0xb
 2720 0092 1D       		.uleb128 0x1d
 2721 0093 01       		.byte	0x1
 2722 0094 31       		.uleb128 0x31
 2723 0095 13       		.uleb128 0x13
 2724 0096 11       		.uleb128 0x11
 2725 0097 01       		.uleb128 0x1
 2726 0098 12       		.uleb128 0x12
 2727 0099 06       		.uleb128 0x6
 2728 009a 58       		.uleb128 0x58
 2729 009b 0B       		.uleb128 0xb
 2730 009c 59       		.uleb128 0x59
 2731 009d 0B       		.uleb128 0xb
 2732 009e 00       		.byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 78


 2733 009f 00       		.byte	0
 2734 00a0 0C       		.uleb128 0xc
 2735 00a1 2E       		.uleb128 0x2e
 2736 00a2 01       		.byte	0x1
 2737 00a3 3F       		.uleb128 0x3f
 2738 00a4 19       		.uleb128 0x19
 2739 00a5 03       		.uleb128 0x3
 2740 00a6 0E       		.uleb128 0xe
 2741 00a7 3A       		.uleb128 0x3a
 2742 00a8 0B       		.uleb128 0xb
 2743 00a9 3B       		.uleb128 0x3b
 2744 00aa 05       		.uleb128 0x5
 2745 00ab 27       		.uleb128 0x27
 2746 00ac 19       		.uleb128 0x19
 2747 00ad 11       		.uleb128 0x11
 2748 00ae 01       		.uleb128 0x1
 2749 00af 12       		.uleb128 0x12
 2750 00b0 06       		.uleb128 0x6
 2751 00b1 40       		.uleb128 0x40
 2752 00b2 18       		.uleb128 0x18
 2753 00b3 9742     		.uleb128 0x2117
 2754 00b5 19       		.uleb128 0x19
 2755 00b6 01       		.uleb128 0x1
 2756 00b7 13       		.uleb128 0x13
 2757 00b8 00       		.byte	0
 2758 00b9 00       		.byte	0
 2759 00ba 0D       		.uleb128 0xd
 2760 00bb 34       		.uleb128 0x34
 2761 00bc 00       		.byte	0
 2762 00bd 03       		.uleb128 0x3
 2763 00be 0E       		.uleb128 0xe
 2764 00bf 3A       		.uleb128 0x3a
 2765 00c0 0B       		.uleb128 0xb
 2766 00c1 3B       		.uleb128 0x3b
 2767 00c2 05       		.uleb128 0x5
 2768 00c3 49       		.uleb128 0x49
 2769 00c4 13       		.uleb128 0x13
 2770 00c5 02       		.uleb128 0x2
 2771 00c6 17       		.uleb128 0x17
 2772 00c7 00       		.byte	0
 2773 00c8 00       		.byte	0
 2774 00c9 0E       		.uleb128 0xe
 2775 00ca 898201   		.uleb128 0x4109
 2776 00cd 00       		.byte	0
 2777 00ce 11       		.uleb128 0x11
 2778 00cf 01       		.uleb128 0x1
 2779 00d0 31       		.uleb128 0x31
 2780 00d1 13       		.uleb128 0x13
 2781 00d2 00       		.byte	0
 2782 00d3 00       		.byte	0
 2783 00d4 0F       		.uleb128 0xf
 2784 00d5 05       		.uleb128 0x5
 2785 00d6 00       		.byte	0
 2786 00d7 03       		.uleb128 0x3
 2787 00d8 0E       		.uleb128 0xe
 2788 00d9 3A       		.uleb128 0x3a
 2789 00da 0B       		.uleb128 0xb
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 79


 2790 00db 3B       		.uleb128 0x3b
 2791 00dc 05       		.uleb128 0x5
 2792 00dd 49       		.uleb128 0x49
 2793 00de 13       		.uleb128 0x13
 2794 00df 02       		.uleb128 0x2
 2795 00e0 17       		.uleb128 0x17
 2796 00e1 00       		.byte	0
 2797 00e2 00       		.byte	0
 2798 00e3 10       		.uleb128 0x10
 2799 00e4 2E       		.uleb128 0x2e
 2800 00e5 01       		.byte	0x1
 2801 00e6 31       		.uleb128 0x31
 2802 00e7 13       		.uleb128 0x13
 2803 00e8 11       		.uleb128 0x11
 2804 00e9 01       		.uleb128 0x1
 2805 00ea 12       		.uleb128 0x12
 2806 00eb 06       		.uleb128 0x6
 2807 00ec 40       		.uleb128 0x40
 2808 00ed 18       		.uleb128 0x18
 2809 00ee 9742     		.uleb128 0x2117
 2810 00f0 19       		.uleb128 0x19
 2811 00f1 01       		.uleb128 0x1
 2812 00f2 13       		.uleb128 0x13
 2813 00f3 00       		.byte	0
 2814 00f4 00       		.byte	0
 2815 00f5 11       		.uleb128 0x11
 2816 00f6 2E       		.uleb128 0x2e
 2817 00f7 00       		.byte	0
 2818 00f8 3F       		.uleb128 0x3f
 2819 00f9 19       		.uleb128 0x19
 2820 00fa 03       		.uleb128 0x3
 2821 00fb 0E       		.uleb128 0xe
 2822 00fc 3A       		.uleb128 0x3a
 2823 00fd 0B       		.uleb128 0xb
 2824 00fe 3B       		.uleb128 0x3b
 2825 00ff 05       		.uleb128 0x5
 2826 0100 27       		.uleb128 0x27
 2827 0101 19       		.uleb128 0x19
 2828 0102 49       		.uleb128 0x49
 2829 0103 13       		.uleb128 0x13
 2830 0104 11       		.uleb128 0x11
 2831 0105 01       		.uleb128 0x1
 2832 0106 12       		.uleb128 0x12
 2833 0107 06       		.uleb128 0x6
 2834 0108 40       		.uleb128 0x40
 2835 0109 18       		.uleb128 0x18
 2836 010a 9742     		.uleb128 0x2117
 2837 010c 19       		.uleb128 0x19
 2838 010d 00       		.byte	0
 2839 010e 00       		.byte	0
 2840 010f 12       		.uleb128 0x12
 2841 0110 2E       		.uleb128 0x2e
 2842 0111 00       		.byte	0
 2843 0112 3F       		.uleb128 0x3f
 2844 0113 19       		.uleb128 0x19
 2845 0114 03       		.uleb128 0x3
 2846 0115 0E       		.uleb128 0xe
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 80


 2847 0116 3A       		.uleb128 0x3a
 2848 0117 0B       		.uleb128 0xb
 2849 0118 3B       		.uleb128 0x3b
 2850 0119 05       		.uleb128 0x5
 2851 011a 27       		.uleb128 0x27
 2852 011b 19       		.uleb128 0x19
 2853 011c 49       		.uleb128 0x49
 2854 011d 13       		.uleb128 0x13
 2855 011e 20       		.uleb128 0x20
 2856 011f 0B       		.uleb128 0xb
 2857 0120 00       		.byte	0
 2858 0121 00       		.byte	0
 2859 0122 13       		.uleb128 0x13
 2860 0123 2E       		.uleb128 0x2e
 2861 0124 00       		.byte	0
 2862 0125 31       		.uleb128 0x31
 2863 0126 13       		.uleb128 0x13
 2864 0127 11       		.uleb128 0x11
 2865 0128 01       		.uleb128 0x1
 2866 0129 12       		.uleb128 0x12
 2867 012a 06       		.uleb128 0x6
 2868 012b 40       		.uleb128 0x40
 2869 012c 18       		.uleb128 0x18
 2870 012d 9742     		.uleb128 0x2117
 2871 012f 19       		.uleb128 0x19
 2872 0130 00       		.byte	0
 2873 0131 00       		.byte	0
 2874 0132 14       		.uleb128 0x14
 2875 0133 34       		.uleb128 0x34
 2876 0134 00       		.byte	0
 2877 0135 03       		.uleb128 0x3
 2878 0136 0E       		.uleb128 0xe
 2879 0137 3A       		.uleb128 0x3a
 2880 0138 0B       		.uleb128 0xb
 2881 0139 3B       		.uleb128 0x3b
 2882 013a 0B       		.uleb128 0xb
 2883 013b 49       		.uleb128 0x49
 2884 013c 13       		.uleb128 0x13
 2885 013d 02       		.uleb128 0x2
 2886 013e 17       		.uleb128 0x17
 2887 013f 00       		.byte	0
 2888 0140 00       		.byte	0
 2889 0141 15       		.uleb128 0x15
 2890 0142 898201   		.uleb128 0x4109
 2891 0145 01       		.byte	0x1
 2892 0146 11       		.uleb128 0x11
 2893 0147 01       		.uleb128 0x1
 2894 0148 31       		.uleb128 0x31
 2895 0149 13       		.uleb128 0x13
 2896 014a 00       		.byte	0
 2897 014b 00       		.byte	0
 2898 014c 16       		.uleb128 0x16
 2899 014d 8A8201   		.uleb128 0x410a
 2900 0150 00       		.byte	0
 2901 0151 02       		.uleb128 0x2
 2902 0152 18       		.uleb128 0x18
 2903 0153 9142     		.uleb128 0x2111
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 81


 2904 0155 18       		.uleb128 0x18
 2905 0156 00       		.byte	0
 2906 0157 00       		.byte	0
 2907 0158 17       		.uleb128 0x17
 2908 0159 05       		.uleb128 0x5
 2909 015a 00       		.byte	0
 2910 015b 31       		.uleb128 0x31
 2911 015c 13       		.uleb128 0x13
 2912 015d 02       		.uleb128 0x2
 2913 015e 18       		.uleb128 0x18
 2914 015f 00       		.byte	0
 2915 0160 00       		.byte	0
 2916 0161 18       		.uleb128 0x18
 2917 0162 05       		.uleb128 0x5
 2918 0163 00       		.byte	0
 2919 0164 03       		.uleb128 0x3
 2920 0165 0E       		.uleb128 0xe
 2921 0166 3A       		.uleb128 0x3a
 2922 0167 0B       		.uleb128 0xb
 2923 0168 3B       		.uleb128 0x3b
 2924 0169 05       		.uleb128 0x5
 2925 016a 49       		.uleb128 0x49
 2926 016b 13       		.uleb128 0x13
 2927 016c 02       		.uleb128 0x2
 2928 016d 18       		.uleb128 0x18
 2929 016e 00       		.byte	0
 2930 016f 00       		.byte	0
 2931 0170 19       		.uleb128 0x19
 2932 0171 34       		.uleb128 0x34
 2933 0172 00       		.byte	0
 2934 0173 03       		.uleb128 0x3
 2935 0174 0E       		.uleb128 0xe
 2936 0175 3A       		.uleb128 0x3a
 2937 0176 0B       		.uleb128 0xb
 2938 0177 3B       		.uleb128 0x3b
 2939 0178 0B       		.uleb128 0xb
 2940 0179 49       		.uleb128 0x49
 2941 017a 13       		.uleb128 0x13
 2942 017b 3F       		.uleb128 0x3f
 2943 017c 19       		.uleb128 0x19
 2944 017d 02       		.uleb128 0x2
 2945 017e 18       		.uleb128 0x18
 2946 017f 00       		.byte	0
 2947 0180 00       		.byte	0
 2948 0181 1A       		.uleb128 0x1a
 2949 0182 2E       		.uleb128 0x2e
 2950 0183 00       		.byte	0
 2951 0184 3F       		.uleb128 0x3f
 2952 0185 19       		.uleb128 0x19
 2953 0186 3C       		.uleb128 0x3c
 2954 0187 19       		.uleb128 0x19
 2955 0188 6E       		.uleb128 0x6e
 2956 0189 0E       		.uleb128 0xe
 2957 018a 03       		.uleb128 0x3
 2958 018b 0E       		.uleb128 0xe
 2959 018c 3A       		.uleb128 0x3a
 2960 018d 0B       		.uleb128 0xb
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 82


 2961 018e 3B       		.uleb128 0x3b
 2962 018f 0B       		.uleb128 0xb
 2963 0190 00       		.byte	0
 2964 0191 00       		.byte	0
 2965 0192 00       		.byte	0
 2966              		.section	.debug_loc,"",%progbits
 2967              	.Ldebug_loc0:
 2968              	.LLST0:
 2969 0000 0E000000 		.4byte	.LVL0
 2970 0004 14000000 		.4byte	.LVL1
 2971 0008 0200     		.2byte	0x2
 2972 000a 31       		.byte	0x31
 2973 000b 9F       		.byte	0x9f
 2974 000c 00000000 		.4byte	0
 2975 0010 00000000 		.4byte	0
 2976              	.LLST1:
 2977 0014 14000000 		.4byte	.LVL1
 2978 0018 1C000000 		.4byte	.LVL2
 2979 001c 0400     		.2byte	0x4
 2980 001e 0A       		.byte	0xa
 2981 001f E803     		.2byte	0x3e8
 2982 0021 9F       		.byte	0x9f
 2983 0022 00000000 		.4byte	0
 2984 0026 00000000 		.4byte	0
 2985              	.LLST2:
 2986 002a 1C000000 		.4byte	.LVL2
 2987 002e 22000000 		.4byte	.LVL3
 2988 0032 0200     		.2byte	0x2
 2989 0034 30       		.byte	0x30
 2990 0035 9F       		.byte	0x9f
 2991 0036 00000000 		.4byte	0
 2992 003a 00000000 		.4byte	0
 2993              	.LLST3:
 2994 003e 06000000 		.4byte	.LVL4
 2995 0042 13000000 		.4byte	.LVL5-1
 2996 0046 0100     		.2byte	0x1
 2997 0048 50       		.byte	0x50
 2998 0049 00000000 		.4byte	0
 2999 004d 00000000 		.4byte	0
 3000              	.LLST4:
 3001 0051 00000000 		.4byte	.LVL6
 3002 0055 07000000 		.4byte	.LVL7-1
 3003 0059 0100     		.2byte	0x1
 3004 005b 50       		.byte	0x50
 3005 005c 07000000 		.4byte	.LVL7-1
 3006 0060 16000000 		.4byte	.LVL8
 3007 0064 0100     		.2byte	0x1
 3008 0066 54       		.byte	0x54
 3009 0067 16000000 		.4byte	.LVL8
 3010 006b 28000000 		.4byte	.LFE5
 3011 006f 0400     		.2byte	0x4
 3012 0071 F3       		.byte	0xf3
 3013 0072 01       		.uleb128 0x1
 3014 0073 50       		.byte	0x50
 3015 0074 9F       		.byte	0x9f
 3016 0075 00000000 		.4byte	0
 3017 0079 00000000 		.4byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 83


 3018              	.LLST5:
 3019 007d 08000000 		.4byte	.LVL7
 3020 0081 1B000000 		.4byte	.LVL9-1
 3021 0085 0100     		.2byte	0x1
 3022 0087 50       		.byte	0x50
 3023 0088 00000000 		.4byte	0
 3024 008c 00000000 		.4byte	0
 3025              	.LLST6:
 3026 0090 00000000 		.4byte	.LVL10
 3027 0094 07000000 		.4byte	.LVL11-1
 3028 0098 0100     		.2byte	0x1
 3029 009a 50       		.byte	0x50
 3030 009b 07000000 		.4byte	.LVL11-1
 3031 009f 16000000 		.4byte	.LVL12
 3032 00a3 0100     		.2byte	0x1
 3033 00a5 54       		.byte	0x54
 3034 00a6 16000000 		.4byte	.LVL12
 3035 00aa 28000000 		.4byte	.LFE6
 3036 00ae 0400     		.2byte	0x4
 3037 00b0 F3       		.byte	0xf3
 3038 00b1 01       		.uleb128 0x1
 3039 00b2 50       		.byte	0x50
 3040 00b3 9F       		.byte	0x9f
 3041 00b4 00000000 		.4byte	0
 3042 00b8 00000000 		.4byte	0
 3043              	.LLST7:
 3044 00bc 08000000 		.4byte	.LVL11
 3045 00c0 1B000000 		.4byte	.LVL13-1
 3046 00c4 0100     		.2byte	0x1
 3047 00c6 50       		.byte	0x50
 3048 00c7 00000000 		.4byte	0
 3049 00cb 00000000 		.4byte	0
 3050              	.LLST8:
 3051 00cf 00000000 		.4byte	.LVL14
 3052 00d3 07000000 		.4byte	.LVL15-1
 3053 00d7 0100     		.2byte	0x1
 3054 00d9 50       		.byte	0x50
 3055 00da 07000000 		.4byte	.LVL15-1
 3056 00de 16000000 		.4byte	.LVL16
 3057 00e2 0100     		.2byte	0x1
 3058 00e4 54       		.byte	0x54
 3059 00e5 16000000 		.4byte	.LVL16
 3060 00e9 28000000 		.4byte	.LFE7
 3061 00ed 0400     		.2byte	0x4
 3062 00ef F3       		.byte	0xf3
 3063 00f0 01       		.uleb128 0x1
 3064 00f1 50       		.byte	0x50
 3065 00f2 9F       		.byte	0x9f
 3066 00f3 00000000 		.4byte	0
 3067 00f7 00000000 		.4byte	0
 3068              	.LLST9:
 3069 00fb 08000000 		.4byte	.LVL15
 3070 00ff 1B000000 		.4byte	.LVL17-1
 3071 0103 0100     		.2byte	0x1
 3072 0105 50       		.byte	0x50
 3073 0106 00000000 		.4byte	0
 3074 010a 00000000 		.4byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 84


 3075              	.LLST10:
 3076 010e 00000000 		.4byte	.LVL18
 3077 0112 07000000 		.4byte	.LVL19-1
 3078 0116 0100     		.2byte	0x1
 3079 0118 50       		.byte	0x50
 3080 0119 07000000 		.4byte	.LVL19-1
 3081 011d 16000000 		.4byte	.LVL20
 3082 0121 0100     		.2byte	0x1
 3083 0123 54       		.byte	0x54
 3084 0124 16000000 		.4byte	.LVL20
 3085 0128 30000000 		.4byte	.LFE8
 3086 012c 0400     		.2byte	0x4
 3087 012e F3       		.byte	0xf3
 3088 012f 01       		.uleb128 0x1
 3089 0130 50       		.byte	0x50
 3090 0131 9F       		.byte	0x9f
 3091 0132 00000000 		.4byte	0
 3092 0136 00000000 		.4byte	0
 3093              	.LLST11:
 3094 013a 08000000 		.4byte	.LVL19
 3095 013e 23000000 		.4byte	.LVL21-1
 3096 0142 0100     		.2byte	0x1
 3097 0144 50       		.byte	0x50
 3098 0145 00000000 		.4byte	0
 3099 0149 00000000 		.4byte	0
 3100              	.LLST12:
 3101 014d 00000000 		.4byte	.LVL22
 3102 0151 04000000 		.4byte	.LVL23
 3103 0155 0100     		.2byte	0x1
 3104 0157 50       		.byte	0x50
 3105 0158 04000000 		.4byte	.LVL23
 3106 015c 10000000 		.4byte	.LFE9
 3107 0160 0400     		.2byte	0x4
 3108 0162 F3       		.byte	0xf3
 3109 0163 01       		.uleb128 0x1
 3110 0164 50       		.byte	0x50
 3111 0165 9F       		.byte	0x9f
 3112 0166 00000000 		.4byte	0
 3113 016a 00000000 		.4byte	0
 3114              	.LLST13:
 3115 016e 00000000 		.4byte	.LVL24
 3116 0172 07000000 		.4byte	.LVL25-1
 3117 0176 0100     		.2byte	0x1
 3118 0178 50       		.byte	0x50
 3119 0179 07000000 		.4byte	.LVL25-1
 3120 017d 0E000000 		.4byte	.LVL26
 3121 0181 0100     		.2byte	0x1
 3122 0183 54       		.byte	0x54
 3123 0184 0E000000 		.4byte	.LVL26
 3124 0188 28000000 		.4byte	.LFE10
 3125 018c 0400     		.2byte	0x4
 3126 018e F3       		.byte	0xf3
 3127 018f 01       		.uleb128 0x1
 3128 0190 50       		.byte	0x50
 3129 0191 9F       		.byte	0x9f
 3130 0192 00000000 		.4byte	0
 3131 0196 00000000 		.4byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 85


 3132              	.LLST14:
 3133 019a 08000000 		.4byte	.LVL25
 3134 019e 1F000000 		.4byte	.LVL27-1
 3135 01a2 0100     		.2byte	0x1
 3136 01a4 50       		.byte	0x50
 3137 01a5 00000000 		.4byte	0
 3138 01a9 00000000 		.4byte	0
 3139              	.LLST15:
 3140 01ad 00000000 		.4byte	.LVL28
 3141 01b1 07000000 		.4byte	.LVL29-1
 3142 01b5 0100     		.2byte	0x1
 3143 01b7 50       		.byte	0x50
 3144 01b8 07000000 		.4byte	.LVL29-1
 3145 01bc 0E000000 		.4byte	.LVL30
 3146 01c0 0100     		.2byte	0x1
 3147 01c2 54       		.byte	0x54
 3148 01c3 0E000000 		.4byte	.LVL30
 3149 01c7 28000000 		.4byte	.LFE11
 3150 01cb 0400     		.2byte	0x4
 3151 01cd F3       		.byte	0xf3
 3152 01ce 01       		.uleb128 0x1
 3153 01cf 50       		.byte	0x50
 3154 01d0 9F       		.byte	0x9f
 3155 01d1 00000000 		.4byte	0
 3156 01d5 00000000 		.4byte	0
 3157              	.LLST16:
 3158 01d9 08000000 		.4byte	.LVL29
 3159 01dd 1F000000 		.4byte	.LVL31-1
 3160 01e1 0100     		.2byte	0x1
 3161 01e3 50       		.byte	0x50
 3162 01e4 00000000 		.4byte	0
 3163 01e8 00000000 		.4byte	0
 3164              	.LLST17:
 3165 01ec 00000000 		.4byte	.LVL32
 3166 01f0 07000000 		.4byte	.LVL33-1
 3167 01f4 0100     		.2byte	0x1
 3168 01f6 50       		.byte	0x50
 3169 01f7 07000000 		.4byte	.LVL33-1
 3170 01fb 10000000 		.4byte	.LVL34
 3171 01ff 0100     		.2byte	0x1
 3172 0201 54       		.byte	0x54
 3173 0202 10000000 		.4byte	.LVL34
 3174 0206 2C000000 		.4byte	.LFE12
 3175 020a 0400     		.2byte	0x4
 3176 020c F3       		.byte	0xf3
 3177 020d 01       		.uleb128 0x1
 3178 020e 50       		.byte	0x50
 3179 020f 9F       		.byte	0x9f
 3180 0210 00000000 		.4byte	0
 3181 0214 00000000 		.4byte	0
 3182              	.LLST18:
 3183 0218 08000000 		.4byte	.LVL33
 3184 021c 1F000000 		.4byte	.LVL35-1
 3185 0220 0100     		.2byte	0x1
 3186 0222 50       		.byte	0x50
 3187 0223 00000000 		.4byte	0
 3188 0227 00000000 		.4byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 86


 3189              	.LLST19:
 3190 022b 00000000 		.4byte	.LVL36
 3191 022f 07000000 		.4byte	.LVL37-1
 3192 0233 0100     		.2byte	0x1
 3193 0235 50       		.byte	0x50
 3194 0236 07000000 		.4byte	.LVL37-1
 3195 023a 16000000 		.4byte	.LVL38
 3196 023e 0100     		.2byte	0x1
 3197 0240 54       		.byte	0x54
 3198 0241 16000000 		.4byte	.LVL38
 3199 0245 28000000 		.4byte	.LFE13
 3200 0249 0400     		.2byte	0x4
 3201 024b F3       		.byte	0xf3
 3202 024c 01       		.uleb128 0x1
 3203 024d 50       		.byte	0x50
 3204 024e 9F       		.byte	0x9f
 3205 024f 00000000 		.4byte	0
 3206 0253 00000000 		.4byte	0
 3207              	.LLST20:
 3208 0257 08000000 		.4byte	.LVL37
 3209 025b 1B000000 		.4byte	.LVL39-1
 3210 025f 0100     		.2byte	0x1
 3211 0261 50       		.byte	0x50
 3212 0262 00000000 		.4byte	0
 3213 0266 00000000 		.4byte	0
 3214              	.LLST21:
 3215 026a 00000000 		.4byte	.LVL40
 3216 026e 04000000 		.4byte	.LVL41
 3217 0272 0100     		.2byte	0x1
 3218 0274 50       		.byte	0x50
 3219 0275 04000000 		.4byte	.LVL41
 3220 0279 0C000000 		.4byte	.LFE14
 3221 027d 0400     		.2byte	0x4
 3222 027f F3       		.byte	0xf3
 3223 0280 01       		.uleb128 0x1
 3224 0281 50       		.byte	0x50
 3225 0282 9F       		.byte	0x9f
 3226 0283 00000000 		.4byte	0
 3227 0287 00000000 		.4byte	0
 3228              	.LLST22:
 3229 028b 00000000 		.4byte	.LVL42
 3230 028f 07000000 		.4byte	.LVL43-1
 3231 0293 0100     		.2byte	0x1
 3232 0295 50       		.byte	0x50
 3233 0296 07000000 		.4byte	.LVL43-1
 3234 029a 16000000 		.4byte	.LVL44
 3235 029e 0100     		.2byte	0x1
 3236 02a0 54       		.byte	0x54
 3237 02a1 16000000 		.4byte	.LVL44
 3238 02a5 28000000 		.4byte	.LFE16
 3239 02a9 0400     		.2byte	0x4
 3240 02ab F3       		.byte	0xf3
 3241 02ac 01       		.uleb128 0x1
 3242 02ad 50       		.byte	0x50
 3243 02ae 9F       		.byte	0x9f
 3244 02af 00000000 		.4byte	0
 3245 02b3 00000000 		.4byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 87


 3246              	.LLST23:
 3247 02b7 08000000 		.4byte	.LVL43
 3248 02bb 1B000000 		.4byte	.LVL45-1
 3249 02bf 0100     		.2byte	0x1
 3250 02c1 50       		.byte	0x50
 3251 02c2 00000000 		.4byte	0
 3252 02c6 00000000 		.4byte	0
 3253              	.LLST24:
 3254 02ca 00000000 		.4byte	.LVL46
 3255 02ce 04000000 		.4byte	.LVL47
 3256 02d2 0100     		.2byte	0x1
 3257 02d4 50       		.byte	0x50
 3258 02d5 04000000 		.4byte	.LVL47
 3259 02d9 0C000000 		.4byte	.LFE17
 3260 02dd 0400     		.2byte	0x4
 3261 02df F3       		.byte	0xf3
 3262 02e0 01       		.uleb128 0x1
 3263 02e1 50       		.byte	0x50
 3264 02e2 9F       		.byte	0x9f
 3265 02e3 00000000 		.4byte	0
 3266 02e7 00000000 		.4byte	0
 3267              	.LLST25:
 3268 02eb 00000000 		.4byte	.LVL48
 3269 02ef 07000000 		.4byte	.LVL49-1
 3270 02f3 0100     		.2byte	0x1
 3271 02f5 50       		.byte	0x50
 3272 02f6 07000000 		.4byte	.LVL49-1
 3273 02fa 1E000000 		.4byte	.LVL51
 3274 02fe 0100     		.2byte	0x1
 3275 0300 54       		.byte	0x54
 3276 0301 1E000000 		.4byte	.LVL51
 3277 0305 24000000 		.4byte	.LFE19
 3278 0309 0400     		.2byte	0x4
 3279 030b F3       		.byte	0xf3
 3280 030c 01       		.uleb128 0x1
 3281 030d 50       		.byte	0x50
 3282 030e 9F       		.byte	0x9f
 3283 030f 00000000 		.4byte	0
 3284 0313 00000000 		.4byte	0
 3285              	.LLST26:
 3286 0317 08000000 		.4byte	.LVL49
 3287 031b 1D000000 		.4byte	.LVL50-1
 3288 031f 0100     		.2byte	0x1
 3289 0321 50       		.byte	0x50
 3290 0322 00000000 		.4byte	0
 3291 0326 00000000 		.4byte	0
 3292              	.LLST27:
 3293 032a 00000000 		.4byte	.LVL52
 3294 032e 04000000 		.4byte	.LVL53
 3295 0332 0100     		.2byte	0x1
 3296 0334 50       		.byte	0x50
 3297 0335 04000000 		.4byte	.LVL53
 3298 0339 0C000000 		.4byte	.LFE20
 3299 033d 0400     		.2byte	0x4
 3300 033f F3       		.byte	0xf3
 3301 0340 01       		.uleb128 0x1
 3302 0341 50       		.byte	0x50
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 88


 3303 0342 9F       		.byte	0x9f
 3304 0343 00000000 		.4byte	0
 3305 0347 00000000 		.4byte	0
 3306              	.LLST28:
 3307 034b 00000000 		.4byte	.LVL54
 3308 034f 07000000 		.4byte	.LVL55-1
 3309 0353 0100     		.2byte	0x1
 3310 0355 50       		.byte	0x50
 3311 0356 07000000 		.4byte	.LVL55-1
 3312 035a 0E000000 		.4byte	.LVL56
 3313 035e 0100     		.2byte	0x1
 3314 0360 54       		.byte	0x54
 3315 0361 0E000000 		.4byte	.LVL56
 3316 0365 28000000 		.4byte	.LFE22
 3317 0369 0400     		.2byte	0x4
 3318 036b F3       		.byte	0xf3
 3319 036c 01       		.uleb128 0x1
 3320 036d 50       		.byte	0x50
 3321 036e 9F       		.byte	0x9f
 3322 036f 00000000 		.4byte	0
 3323 0373 00000000 		.4byte	0
 3324              	.LLST29:
 3325 0377 08000000 		.4byte	.LVL55
 3326 037b 1F000000 		.4byte	.LVL57-1
 3327 037f 0100     		.2byte	0x1
 3328 0381 50       		.byte	0x50
 3329 0382 00000000 		.4byte	0
 3330 0386 00000000 		.4byte	0
 3331              	.LLST30:
 3332 038a 00000000 		.4byte	.LVL58
 3333 038e 04000000 		.4byte	.LVL59
 3334 0392 0100     		.2byte	0x1
 3335 0394 50       		.byte	0x50
 3336 0395 04000000 		.4byte	.LVL59
 3337 0399 0C000000 		.4byte	.LFE23
 3338 039d 0400     		.2byte	0x4
 3339 039f F3       		.byte	0xf3
 3340 03a0 01       		.uleb128 0x1
 3341 03a1 50       		.byte	0x50
 3342 03a2 9F       		.byte	0x9f
 3343 03a3 00000000 		.4byte	0
 3344 03a7 00000000 		.4byte	0
 3345              	.LLST31:
 3346 03ab 00000000 		.4byte	.LVL60
 3347 03af 04000000 		.4byte	.LVL61
 3348 03b3 0100     		.2byte	0x1
 3349 03b5 50       		.byte	0x50
 3350 03b6 04000000 		.4byte	.LVL61
 3351 03ba 0C000000 		.4byte	.LFE25
 3352 03be 0400     		.2byte	0x4
 3353 03c0 F3       		.byte	0xf3
 3354 03c1 01       		.uleb128 0x1
 3355 03c2 50       		.byte	0x50
 3356 03c3 9F       		.byte	0x9f
 3357 03c4 00000000 		.4byte	0
 3358 03c8 00000000 		.4byte	0
 3359              	.LLST32:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 89


 3360 03cc 00000000 		.4byte	.LVL62
 3361 03d0 07000000 		.4byte	.LVL63-1
 3362 03d4 0100     		.2byte	0x1
 3363 03d6 50       		.byte	0x50
 3364 03d7 07000000 		.4byte	.LVL63-1
 3365 03db 16000000 		.4byte	.LVL64
 3366 03df 0100     		.2byte	0x1
 3367 03e1 54       		.byte	0x54
 3368 03e2 16000000 		.4byte	.LVL64
 3369 03e6 24000000 		.4byte	.LFE29
 3370 03ea 0400     		.2byte	0x4
 3371 03ec F3       		.byte	0xf3
 3372 03ed 01       		.uleb128 0x1
 3373 03ee 50       		.byte	0x50
 3374 03ef 9F       		.byte	0x9f
 3375 03f0 00000000 		.4byte	0
 3376 03f4 00000000 		.4byte	0
 3377              	.LLST33:
 3378 03f8 08000000 		.4byte	.LVL63
 3379 03fc 1B000000 		.4byte	.LVL65-1
 3380 0400 0100     		.2byte	0x1
 3381 0402 50       		.byte	0x50
 3382 0403 00000000 		.4byte	0
 3383 0407 00000000 		.4byte	0
 3384              	.LLST34:
 3385 040b 00000000 		.4byte	.LVL66
 3386 040f 07000000 		.4byte	.LVL67-1
 3387 0413 0100     		.2byte	0x1
 3388 0415 50       		.byte	0x50
 3389 0416 07000000 		.4byte	.LVL67-1
 3390 041a 1E000000 		.4byte	.LVL69
 3391 041e 0100     		.2byte	0x1
 3392 0420 54       		.byte	0x54
 3393 0421 1E000000 		.4byte	.LVL69
 3394 0425 24000000 		.4byte	.LFE30
 3395 0429 0400     		.2byte	0x4
 3396 042b F3       		.byte	0xf3
 3397 042c 01       		.uleb128 0x1
 3398 042d 50       		.byte	0x50
 3399 042e 9F       		.byte	0x9f
 3400 042f 00000000 		.4byte	0
 3401 0433 00000000 		.4byte	0
 3402              	.LLST35:
 3403 0437 08000000 		.4byte	.LVL67
 3404 043b 1D000000 		.4byte	.LVL68-1
 3405 043f 0100     		.2byte	0x1
 3406 0441 50       		.byte	0x50
 3407 0442 00000000 		.4byte	0
 3408 0446 00000000 		.4byte	0
 3409              	.LLST36:
 3410 044a 00000000 		.4byte	.LVL70
 3411 044e 07000000 		.4byte	.LVL71-1
 3412 0452 0100     		.2byte	0x1
 3413 0454 50       		.byte	0x50
 3414 0455 07000000 		.4byte	.LVL71-1
 3415 0459 1E000000 		.4byte	.LVL73
 3416 045d 0100     		.2byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 90


 3417 045f 54       		.byte	0x54
 3418 0460 1E000000 		.4byte	.LVL73
 3419 0464 28000000 		.4byte	.LFE31
 3420 0468 0400     		.2byte	0x4
 3421 046a F3       		.byte	0xf3
 3422 046b 01       		.uleb128 0x1
 3423 046c 50       		.byte	0x50
 3424 046d 9F       		.byte	0x9f
 3425 046e 00000000 		.4byte	0
 3426 0472 00000000 		.4byte	0
 3427              	.LLST37:
 3428 0476 08000000 		.4byte	.LVL71
 3429 047a 1D000000 		.4byte	.LVL72-1
 3430 047e 0100     		.2byte	0x1
 3431 0480 50       		.byte	0x50
 3432 0481 00000000 		.4byte	0
 3433 0485 00000000 		.4byte	0
 3434              	.LLST38:
 3435 0489 00000000 		.4byte	.LVL74
 3436 048d 07000000 		.4byte	.LVL75-1
 3437 0491 0100     		.2byte	0x1
 3438 0493 50       		.byte	0x50
 3439 0494 07000000 		.4byte	.LVL75-1
 3440 0498 1E000000 		.4byte	.LVL77
 3441 049c 0100     		.2byte	0x1
 3442 049e 54       		.byte	0x54
 3443 049f 1E000000 		.4byte	.LVL77
 3444 04a3 24000000 		.4byte	.LFE32
 3445 04a7 0400     		.2byte	0x4
 3446 04a9 F3       		.byte	0xf3
 3447 04aa 01       		.uleb128 0x1
 3448 04ab 50       		.byte	0x50
 3449 04ac 9F       		.byte	0x9f
 3450 04ad 00000000 		.4byte	0
 3451 04b1 00000000 		.4byte	0
 3452              	.LLST39:
 3453 04b5 08000000 		.4byte	.LVL75
 3454 04b9 1D000000 		.4byte	.LVL76-1
 3455 04bd 0100     		.2byte	0x1
 3456 04bf 50       		.byte	0x50
 3457 04c0 00000000 		.4byte	0
 3458 04c4 00000000 		.4byte	0
 3459              	.LLST40:
 3460 04c8 00000000 		.4byte	.LVL78
 3461 04cc 07000000 		.4byte	.LVL79-1
 3462 04d0 0100     		.2byte	0x1
 3463 04d2 50       		.byte	0x50
 3464 04d3 07000000 		.4byte	.LVL79-1
 3465 04d7 1E000000 		.4byte	.LVL81
 3466 04db 0100     		.2byte	0x1
 3467 04dd 54       		.byte	0x54
 3468 04de 1E000000 		.4byte	.LVL81
 3469 04e2 24000000 		.4byte	.LFE33
 3470 04e6 0400     		.2byte	0x4
 3471 04e8 F3       		.byte	0xf3
 3472 04e9 01       		.uleb128 0x1
 3473 04ea 50       		.byte	0x50
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 91


 3474 04eb 9F       		.byte	0x9f
 3475 04ec 00000000 		.4byte	0
 3476 04f0 00000000 		.4byte	0
 3477              	.LLST41:
 3478 04f4 08000000 		.4byte	.LVL79
 3479 04f8 1D000000 		.4byte	.LVL80-1
 3480 04fc 0100     		.2byte	0x1
 3481 04fe 50       		.byte	0x50
 3482 04ff 00000000 		.4byte	0
 3483 0503 00000000 		.4byte	0
 3484              	.LLST42:
 3485 0507 00000000 		.4byte	.LVL82
 3486 050b 0B000000 		.4byte	.LVL83-1
 3487 050f 0100     		.2byte	0x1
 3488 0511 50       		.byte	0x50
 3489 0512 0B000000 		.4byte	.LVL83-1
 3490 0516 1C000000 		.4byte	.LFE34
 3491 051a 0400     		.2byte	0x4
 3492 051c F3       		.byte	0xf3
 3493 051d 01       		.uleb128 0x1
 3494 051e 50       		.byte	0x50
 3495 051f 9F       		.byte	0x9f
 3496 0520 00000000 		.4byte	0
 3497 0524 00000000 		.4byte	0
 3498              	.LLST43:
 3499 0528 00000000 		.4byte	.LVL82
 3500 052c 0B000000 		.4byte	.LVL83-1
 3501 0530 0100     		.2byte	0x1
 3502 0532 51       		.byte	0x51
 3503 0533 0B000000 		.4byte	.LVL83-1
 3504 0537 14000000 		.4byte	.LVL85
 3505 053b 0100     		.2byte	0x1
 3506 053d 55       		.byte	0x55
 3507 053e 14000000 		.4byte	.LVL85
 3508 0542 1C000000 		.4byte	.LFE34
 3509 0546 0400     		.2byte	0x4
 3510 0548 F3       		.byte	0xf3
 3511 0549 01       		.uleb128 0x1
 3512 054a 51       		.byte	0x51
 3513 054b 9F       		.byte	0x9f
 3514 054c 00000000 		.4byte	0
 3515 0550 00000000 		.4byte	0
 3516              	.LLST44:
 3517 0554 0C000000 		.4byte	.LVL83
 3518 0558 13000000 		.4byte	.LVL84-1
 3519 055c 0100     		.2byte	0x1
 3520 055e 50       		.byte	0x50
 3521 055f 00000000 		.4byte	0
 3522 0563 00000000 		.4byte	0
 3523              	.LLST45:
 3524 0567 08000000 		.4byte	.LVL86
 3525 056b 13000000 		.4byte	.LVL87-1
 3526 056f 0100     		.2byte	0x1
 3527 0571 50       		.byte	0x50
 3528 0572 00000000 		.4byte	0
 3529 0576 00000000 		.4byte	0
 3530              		.section	.debug_aranges,"",%progbits
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 92


 3531 0000 44010000 		.4byte	0x144
 3532 0004 0200     		.2byte	0x2
 3533 0006 00000000 		.4byte	.Ldebug_info0
 3534 000a 04       		.byte	0x4
 3535 000b 00       		.byte	0
 3536 000c 0000     		.2byte	0
 3537 000e 0000     		.2byte	0
 3538 0010 00000000 		.4byte	.LFB1
 3539 0014 38000000 		.4byte	.LFE1-.LFB1
 3540 0018 00000000 		.4byte	.LFB4
 3541 001c 1C000000 		.4byte	.LFE4-.LFB4
 3542 0020 00000000 		.4byte	.LFB5
 3543 0024 28000000 		.4byte	.LFE5-.LFB5
 3544 0028 00000000 		.4byte	.LFB6
 3545 002c 28000000 		.4byte	.LFE6-.LFB6
 3546 0030 00000000 		.4byte	.LFB7
 3547 0034 28000000 		.4byte	.LFE7-.LFB7
 3548 0038 00000000 		.4byte	.LFB8
 3549 003c 30000000 		.4byte	.LFE8-.LFB8
 3550 0040 00000000 		.4byte	.LFB9
 3551 0044 10000000 		.4byte	.LFE9-.LFB9
 3552 0048 00000000 		.4byte	.LFB10
 3553 004c 28000000 		.4byte	.LFE10-.LFB10
 3554 0050 00000000 		.4byte	.LFB11
 3555 0054 28000000 		.4byte	.LFE11-.LFB11
 3556 0058 00000000 		.4byte	.LFB12
 3557 005c 2C000000 		.4byte	.LFE12-.LFB12
 3558 0060 00000000 		.4byte	.LFB13
 3559 0064 28000000 		.4byte	.LFE13-.LFB13
 3560 0068 00000000 		.4byte	.LFB14
 3561 006c 0C000000 		.4byte	.LFE14-.LFB14
 3562 0070 00000000 		.4byte	.LFB15
 3563 0074 0C000000 		.4byte	.LFE15-.LFB15
 3564 0078 00000000 		.4byte	.LFB16
 3565 007c 28000000 		.4byte	.LFE16-.LFB16
 3566 0080 00000000 		.4byte	.LFB17
 3567 0084 0C000000 		.4byte	.LFE17-.LFB17
 3568 0088 00000000 		.4byte	.LFB18
 3569 008c 0C000000 		.4byte	.LFE18-.LFB18
 3570 0090 00000000 		.4byte	.LFB19
 3571 0094 24000000 		.4byte	.LFE19-.LFB19
 3572 0098 00000000 		.4byte	.LFB20
 3573 009c 0C000000 		.4byte	.LFE20-.LFB20
 3574 00a0 00000000 		.4byte	.LFB21
 3575 00a4 0C000000 		.4byte	.LFE21-.LFB21
 3576 00a8 00000000 		.4byte	.LFB22
 3577 00ac 28000000 		.4byte	.LFE22-.LFB22
 3578 00b0 00000000 		.4byte	.LFB23
 3579 00b4 0C000000 		.4byte	.LFE23-.LFB23
 3580 00b8 00000000 		.4byte	.LFB25
 3581 00bc 0C000000 		.4byte	.LFE25-.LFB25
 3582 00c0 00000000 		.4byte	.LFB27
 3583 00c4 0C000000 		.4byte	.LFE27-.LFB27
 3584 00c8 00000000 		.4byte	.LFB28
 3585 00cc 0C000000 		.4byte	.LFE28-.LFB28
 3586 00d0 00000000 		.4byte	.LFB29
 3587 00d4 24000000 		.4byte	.LFE29-.LFB29
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 93


 3588 00d8 00000000 		.4byte	.LFB30
 3589 00dc 24000000 		.4byte	.LFE30-.LFB30
 3590 00e0 00000000 		.4byte	.LFB31
 3591 00e4 28000000 		.4byte	.LFE31-.LFB31
 3592 00e8 00000000 		.4byte	.LFB32
 3593 00ec 24000000 		.4byte	.LFE32-.LFB32
 3594 00f0 00000000 		.4byte	.LFB33
 3595 00f4 24000000 		.4byte	.LFE33-.LFB33
 3596 00f8 00000000 		.4byte	.LFB34
 3597 00fc 1C000000 		.4byte	.LFE34-.LFB34
 3598 0100 00000000 		.4byte	.LFB2
 3599 0104 24000000 		.4byte	.LFE2-.LFB2
 3600 0108 00000000 		.4byte	.LFB3
 3601 010c 1C000000 		.4byte	.LFE3-.LFB3
 3602 0110 00000000 		.4byte	.LFB35
 3603 0114 14000000 		.4byte	.LFE35-.LFB35
 3604 0118 00000000 		.4byte	.LFB36
 3605 011c 0C000000 		.4byte	.LFE36-.LFB36
 3606 0120 00000000 		.4byte	.LFB37
 3607 0124 0C000000 		.4byte	.LFE37-.LFB37
 3608 0128 00000000 		.4byte	.LFB38
 3609 012c 0C000000 		.4byte	.LFE38-.LFB38
 3610 0130 00000000 		.4byte	.LFB39
 3611 0134 0C000000 		.4byte	.LFE39-.LFB39
 3612 0138 00000000 		.4byte	.LFB40
 3613 013c 0C000000 		.4byte	.LFE40-.LFB40
 3614 0140 00000000 		.4byte	0
 3615 0144 00000000 		.4byte	0
 3616              		.section	.debug_ranges,"",%progbits
 3617              	.Ldebug_ranges0:
 3618 0000 00000000 		.4byte	.LFB1
 3619 0004 38000000 		.4byte	.LFE1
 3620 0008 00000000 		.4byte	.LFB4
 3621 000c 1C000000 		.4byte	.LFE4
 3622 0010 00000000 		.4byte	.LFB5
 3623 0014 28000000 		.4byte	.LFE5
 3624 0018 00000000 		.4byte	.LFB6
 3625 001c 28000000 		.4byte	.LFE6
 3626 0020 00000000 		.4byte	.LFB7
 3627 0024 28000000 		.4byte	.LFE7
 3628 0028 00000000 		.4byte	.LFB8
 3629 002c 30000000 		.4byte	.LFE8
 3630 0030 00000000 		.4byte	.LFB9
 3631 0034 10000000 		.4byte	.LFE9
 3632 0038 00000000 		.4byte	.LFB10
 3633 003c 28000000 		.4byte	.LFE10
 3634 0040 00000000 		.4byte	.LFB11
 3635 0044 28000000 		.4byte	.LFE11
 3636 0048 00000000 		.4byte	.LFB12
 3637 004c 2C000000 		.4byte	.LFE12
 3638 0050 00000000 		.4byte	.LFB13
 3639 0054 28000000 		.4byte	.LFE13
 3640 0058 00000000 		.4byte	.LFB14
 3641 005c 0C000000 		.4byte	.LFE14
 3642 0060 00000000 		.4byte	.LFB15
 3643 0064 0C000000 		.4byte	.LFE15
 3644 0068 00000000 		.4byte	.LFB16
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 94


 3645 006c 28000000 		.4byte	.LFE16
 3646 0070 00000000 		.4byte	.LFB17
 3647 0074 0C000000 		.4byte	.LFE17
 3648 0078 00000000 		.4byte	.LFB18
 3649 007c 0C000000 		.4byte	.LFE18
 3650 0080 00000000 		.4byte	.LFB19
 3651 0084 24000000 		.4byte	.LFE19
 3652 0088 00000000 		.4byte	.LFB20
 3653 008c 0C000000 		.4byte	.LFE20
 3654 0090 00000000 		.4byte	.LFB21
 3655 0094 0C000000 		.4byte	.LFE21
 3656 0098 00000000 		.4byte	.LFB22
 3657 009c 28000000 		.4byte	.LFE22
 3658 00a0 00000000 		.4byte	.LFB23
 3659 00a4 0C000000 		.4byte	.LFE23
 3660 00a8 00000000 		.4byte	.LFB25
 3661 00ac 0C000000 		.4byte	.LFE25
 3662 00b0 00000000 		.4byte	.LFB27
 3663 00b4 0C000000 		.4byte	.LFE27
 3664 00b8 00000000 		.4byte	.LFB28
 3665 00bc 0C000000 		.4byte	.LFE28
 3666 00c0 00000000 		.4byte	.LFB29
 3667 00c4 24000000 		.4byte	.LFE29
 3668 00c8 00000000 		.4byte	.LFB30
 3669 00cc 24000000 		.4byte	.LFE30
 3670 00d0 00000000 		.4byte	.LFB31
 3671 00d4 28000000 		.4byte	.LFE31
 3672 00d8 00000000 		.4byte	.LFB32
 3673 00dc 24000000 		.4byte	.LFE32
 3674 00e0 00000000 		.4byte	.LFB33
 3675 00e4 24000000 		.4byte	.LFE33
 3676 00e8 00000000 		.4byte	.LFB34
 3677 00ec 1C000000 		.4byte	.LFE34
 3678 00f0 00000000 		.4byte	.LFB2
 3679 00f4 24000000 		.4byte	.LFE2
 3680 00f8 00000000 		.4byte	.LFB3
 3681 00fc 1C000000 		.4byte	.LFE3
 3682 0100 00000000 		.4byte	.LFB35
 3683 0104 14000000 		.4byte	.LFE35
 3684 0108 00000000 		.4byte	.LFB36
 3685 010c 0C000000 		.4byte	.LFE36
 3686 0110 00000000 		.4byte	.LFB37
 3687 0114 0C000000 		.4byte	.LFE37
 3688 0118 00000000 		.4byte	.LFB38
 3689 011c 0C000000 		.4byte	.LFE38
 3690 0120 00000000 		.4byte	.LFB39
 3691 0124 0C000000 		.4byte	.LFE39
 3692 0128 00000000 		.4byte	.LFB40
 3693 012c 0C000000 		.4byte	.LFE40
 3694 0130 00000000 		.4byte	0
 3695 0134 00000000 		.4byte	0
 3696              		.section	.debug_line,"",%progbits
 3697              	.Ldebug_line0:
 3698 0000 BC030000 		.section	.debug_str,"MS",%progbits,1
 3698      02005200 
 3698      00000201 
 3698      FB0E0D00 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 95


 3698      01010101 
 3699              	.LASF56:
 3700 0000 4D696C6C 		.ascii	"Millis_TMR_WriteCompareBuf\000"
 3700      69735F54 
 3700      4D525F57 
 3700      72697465 
 3700      436F6D70 
 3701              	.LASF19:
 3702 001b 636F756E 		.ascii	"count\000"
 3702      7400
 3703              	.LASF76:
 3704 0021 43794578 		.ascii	"CyExitCriticalSection\000"
 3704      69744372 
 3704      69746963 
 3704      616C5365 
 3704      6374696F 
 3705              	.LASF23:
 3706 0037 4D696C6C 		.ascii	"Millis_TMR_Init\000"
 3706      69735F54 
 3706      4D525F49 
 3706      6E697400 
 3707              	.LASF48:
 3708 0047 4D696C6C 		.ascii	"Millis_TMR_SetCompareSwap\000"
 3708      69735F54 
 3708      4D525F53 
 3708      6574436F 
 3708      6D706172 
 3709              	.LASF20:
 3710 0061 70657269 		.ascii	"period\000"
 3710      6F6400
 3711              	.LASF34:
 3712 0068 4D696C6C 		.ascii	"Millis_TMR_SetPWMMode\000"
 3712      69735F54 
 3712      4D525F53 
 3712      65745057 
 3712      4D4D6F64 
 3713              	.LASF7:
 3714 007e 6C6F6E67 		.ascii	"long long unsigned int\000"
 3714      206C6F6E 
 3714      6720756E 
 3714      7369676E 
 3714      65642069 
 3715              	.LASF64:
 3716 0095 4D696C6C 		.ascii	"Millis_TMR_SetStopMode\000"
 3716      69735F54 
 3716      4D525F53 
 3716      65745374 
 3716      6F704D6F 
 3717              	.LASF29:
 3718 00ac 71644D6F 		.ascii	"qdMode\000"
 3718      646500
 3719              	.LASF6:
 3720 00b3 6C6F6E67 		.ascii	"long long int\000"
 3720      206C6F6E 
 3720      6720696E 
 3720      7400
 3721              	.LASF0:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 96


 3722 00c1 7369676E 		.ascii	"signed char\000"
 3722      65642063 
 3722      68617200 
 3723              	.LASF36:
 3724 00cd 4D696C6C 		.ascii	"Millis_TMR_SetPWMSyncKill\000"
 3724      69735F54 
 3724      4D525F53 
 3724      65745057 
 3724      4D53796E 
 3725              	.LASF80:
 3726 00e7 4D696C6C 		.ascii	"Millis_TMR_initVar\000"
 3726      69735F54 
 3726      4D525F69 
 3726      6E697456 
 3726      617200
 3727              	.LASF74:
 3728 00fa 4D696C6C 		.ascii	"Millis_TMR_SetInterrupt\000"
 3728      69735F54 
 3728      4D525F53 
 3728      6574496E 
 3728      74657272 
 3729              	.LASF4:
 3730 0112 6C6F6E67 		.ascii	"long int\000"
 3730      20696E74 
 3730      00
 3731              	.LASF9:
 3732 011b 75696E74 		.ascii	"uint8\000"
 3732      3800
 3733              	.LASF12:
 3734 0121 646F7562 		.ascii	"double\000"
 3734      6C6500
 3735              	.LASF18:
 3736 0128 4D696C6C 		.ascii	"Millis_TMR_WritePeriod\000"
 3736      69735F54 
 3736      4D525F57 
 3736      72697465 
 3736      50657269 
 3737              	.LASF71:
 3738 013f 4D696C6C 		.ascii	"Millis_TMR_GetInterruptSourceMasked\000"
 3738      69735F54 
 3738      4D525F47 
 3738      6574496E 
 3738      74657272 
 3739              	.LASF10:
 3740 0163 75696E74 		.ascii	"uint32\000"
 3740      333200
 3741              	.LASF61:
 3742 016a 74726967 		.ascii	"triggerMode\000"
 3742      6765724D 
 3742      6F646500 
 3743              	.LASF66:
 3744 0176 4D696C6C 		.ascii	"Millis_TMR_TriggerCommand\000"
 3744      69735F54 
 3744      4D525F54 
 3744      72696767 
 3744      6572436F 
 3745              	.LASF43:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 97


 3746 0190 6D61736B 		.ascii	"mask\000"
 3746      00
 3747              	.LASF73:
 3748 0195 4D696C6C 		.ascii	"Millis_TMR_ClearInterrupt\000"
 3748      69735F54 
 3748      4D525F43 
 3748      6C656172 
 3748      496E7465 
 3749              	.LASF65:
 3750 01af 4D696C6C 		.ascii	"Millis_TMR_SetCountMode\000"
 3750      69735F54 
 3750      4D525F53 
 3750      6574436F 
 3750      756E744D 
 3751              	.LASF41:
 3752 01c7 64656164 		.ascii	"deadTime\000"
 3752      54696D65 
 3752      00
 3753              	.LASF72:
 3754 01d0 4D696C6C 		.ascii	"Millis_TMR_GetInterruptSource\000"
 3754      69735F54 
 3754      4D525F47 
 3754      6574496E 
 3754      74657272 
 3755              	.LASF8:
 3756 01ee 756E7369 		.ascii	"unsigned int\000"
 3756      676E6564 
 3756      20696E74 
 3756      00
 3757              	.LASF67:
 3758 01fb 636F6D6D 		.ascii	"command\000"
 3758      616E6400 
 3759              	.LASF5:
 3760 0203 6C6F6E67 		.ascii	"long unsigned int\000"
 3760      20756E73 
 3760      69676E65 
 3760      6420696E 
 3760      7400
 3761              	.LASF35:
 3762 0215 6D6F6465 		.ascii	"modeMask\000"
 3762      4D61736B 
 3762      00
 3763              	.LASF63:
 3764 021e 4D696C6C 		.ascii	"Millis_TMR_SetStartMode\000"
 3764      69735F54 
 3764      4D525F53 
 3764      65745374 
 3764      6172744D 
 3765              	.LASF75:
 3766 0236 4379456E 		.ascii	"CyEnterCriticalSection\000"
 3766      74657243 
 3766      72697469 
 3766      63616C53 
 3766      65637469 
 3767              	.LASF54:
 3768 024d 4D696C6C 		.ascii	"Millis_TMR_WriteCompare\000"
 3768      69735F54 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 98


 3768      4D525F57 
 3768      72697465 
 3768      436F6D70 
 3769              	.LASF3:
 3770 0265 73686F72 		.ascii	"short unsigned int\000"
 3770      7420756E 
 3770      7369676E 
 3770      65642069 
 3770      6E7400
 3771              	.LASF58:
 3772 0278 4D696C6C 		.ascii	"Millis_TMR_ReadCapture\000"
 3772      69735F54 
 3772      4D525F52 
 3772      65616443 
 3772      61707475 
 3773              	.LASF33:
 3774 028f 6F6E6553 		.ascii	"oneShotEnable\000"
 3774      686F7445 
 3774      6E61626C 
 3774      6500
 3775              	.LASF40:
 3776 029d 4D696C6C 		.ascii	"Millis_TMR_SetPWMDeadTime\000"
 3776      69735F54 
 3776      4D525F53 
 3776      65745057 
 3776      4D446561 
 3777              	.LASF14:
 3778 02b7 72656733 		.ascii	"reg32\000"
 3778      3200
 3779              	.LASF78:
 3780 02bd 47656E65 		.ascii	"Generated_Source\\PSoC4\\Millis_TMR.c\000"
 3780      72617465 
 3780      645F536F 
 3780      75726365 
 3780      5C50536F 
 3781              	.LASF16:
 3782 02e1 73697A65 		.ascii	"sizetype\000"
 3782      74797065 
 3782      00
 3783              	.LASF52:
 3784 02ea 4D696C6C 		.ascii	"Millis_TMR_ReadPeriodBuf\000"
 3784      69735F54 
 3784      4D525F52 
 3784      65616450 
 3784      6572696F 
 3785              	.LASF15:
 3786 0303 6C6F6E67 		.ascii	"long double\000"
 3786      20646F75 
 3786      626C6500 
 3787              	.LASF17:
 3788 030f 4D696C6C 		.ascii	"Millis_TMR_WriteCounter\000"
 3788      69735F54 
 3788      4D525F57 
 3788      72697465 
 3788      436F756E 
 3789              	.LASF77:
 3790 0327 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 99


 3790      43313120 
 3790      352E342E 
 3790      31203230 
 3790      31363036 
 3791 035a 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 3791      20726576 
 3791      6973696F 
 3791      6E203233 
 3791      37373135 
 3792 038d 73202D66 		.ascii	"s -ffunction-sections -ffat-lto-objects\000"
 3792      66756E63 
 3792      74696F6E 
 3792      2D736563 
 3792      74696F6E 
 3793              	.LASF79:
 3794 03b5 433A5C55 		.ascii	"C:\\Users\\AfdhalAtiffTan\\Documents\\PSoC Creator\\"
 3794      73657273 
 3794      5C416664 
 3794      68616C41 
 3794      74696666 
 3795 03e4 55415254 		.ascii	"UART_over_nFR24\\UART_over_nFR24.cydsn\000"
 3795      5F6F7665 
 3795      725F6E46 
 3795      5232345C 
 3795      55415254 
 3796              	.LASF55:
 3797 040a 636F6D70 		.ascii	"compare\000"
 3797      61726500 
 3798              	.LASF50:
 3799 0412 4D696C6C 		.ascii	"Millis_TMR_WritePeriodBuf\000"
 3799      69735F54 
 3799      4D525F57 
 3799      72697465 
 3799      50657269 
 3800              	.LASF53:
 3801 042c 4D696C6C 		.ascii	"Millis_TMR_SetPeriodSwap\000"
 3801      69735F54 
 3801      4D525F53 
 3801      65745065 
 3801      72696F64 
 3802              	.LASF68:
 3803 0445 4D696C6C 		.ascii	"Millis_TMR_Enable\000"
 3803      69735F54 
 3803      4D525F45 
 3803      6E61626C 
 3803      6500
 3804              	.LASF25:
 3805 0457 4D696C6C 		.ascii	"Millis_TMR_SetMode\000"
 3805      69735F54 
 3805      4D525F53 
 3805      65744D6F 
 3805      646500
 3806              	.LASF11:
 3807 046a 666C6F61 		.ascii	"float\000"
 3807      7400
 3808              	.LASF31:
 3809 0470 70726573 		.ascii	"prescaler\000"
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 100


 3809      63616C65 
 3809      7200
 3810              	.LASF46:
 3811 047a 4D696C6C 		.ascii	"Millis_TMR_ReadCounter\000"
 3811      69735F54 
 3811      4D525F52 
 3811      65616443 
 3811      6F756E74 
 3812              	.LASF1:
 3813 0491 756E7369 		.ascii	"unsigned char\000"
 3813      676E6564 
 3813      20636861 
 3813      7200
 3814              	.LASF39:
 3815 049f 73746F70 		.ascii	"stopOnKillEnable\000"
 3815      4F6E4B69 
 3815      6C6C456E 
 3815      61626C65 
 3815      00
 3816              	.LASF42:
 3817 04b0 4D696C6C 		.ascii	"Millis_TMR_SetPWMInvert\000"
 3817      69735F54 
 3817      4D525F53 
 3817      65745057 
 3817      4D496E76 
 3818              	.LASF32:
 3819 04c8 4D696C6C 		.ascii	"Millis_TMR_SetOneShot\000"
 3819      69735F54 
 3819      4D525F53 
 3819      65744F6E 
 3819      6553686F 
 3820              	.LASF24:
 3821 04de 4D696C6C 		.ascii	"Millis_TMR_Stop\000"
 3821      69735F54 
 3821      4D525F53 
 3821      746F7000 
 3822              	.LASF2:
 3823 04ee 73686F72 		.ascii	"short int\000"
 3823      7420696E 
 3823      7400
 3824              	.LASF59:
 3825 04f8 4D696C6C 		.ascii	"Millis_TMR_ReadCaptureBuf\000"
 3825      69735F54 
 3825      4D525F52 
 3825      65616443 
 3825      61707475 
 3826              	.LASF38:
 3827 0512 4D696C6C 		.ascii	"Millis_TMR_SetPWMStopOnKill\000"
 3827      69735F54 
 3827      4D525F53 
 3827      65745057 
 3827      4D53746F 
 3828              	.LASF22:
 3829 052e 696E7465 		.ascii	"interruptMask\000"
 3829      72727570 
 3829      744D6173 
 3829      6B00
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 101


 3830              	.LASF70:
 3831 053c 4D696C6C 		.ascii	"Millis_TMR_ReadStatus\000"
 3831      69735F54 
 3831      4D525F52 
 3831      65616453 
 3831      74617475 
 3832              	.LASF62:
 3833 0552 4D696C6C 		.ascii	"Millis_TMR_SetReloadMode\000"
 3833      69735F54 
 3833      4D525F53 
 3833      65745265 
 3833      6C6F6164 
 3834              	.LASF13:
 3835 056b 63686172 		.ascii	"char\000"
 3835      00
 3836              	.LASF28:
 3837 0570 6D6F6465 		.ascii	"mode\000"
 3837      00
 3838              	.LASF27:
 3839 0575 4D696C6C 		.ascii	"Millis_TMR_SetQDMode\000"
 3839      69735F54 
 3839      4D525F53 
 3839      65745144 
 3839      4D6F6465 
 3840              	.LASF45:
 3841 058a 636F756E 		.ascii	"counterMode\000"
 3841      7465724D 
 3841      6F646500 
 3842              	.LASF44:
 3843 0596 4D696C6C 		.ascii	"Millis_TMR_SetCounterMode\000"
 3843      69735F54 
 3843      4D525F53 
 3843      6574436F 
 3843      756E7465 
 3844              	.LASF30:
 3845 05b0 4D696C6C 		.ascii	"Millis_TMR_SetPrescaler\000"
 3845      69735F54 
 3845      4D525F53 
 3845      65745072 
 3845      65736361 
 3846              	.LASF57:
 3847 05c8 636F6D70 		.ascii	"compareBuf\000"
 3847      61726542 
 3847      756600
 3848              	.LASF60:
 3849 05d3 4D696C6C 		.ascii	"Millis_TMR_SetCaptureMode\000"
 3849      69735F54 
 3849      4D525F53 
 3849      65744361 
 3849      70747572 
 3850              	.LASF26:
 3851 05ed 656E6162 		.ascii	"enableInterrupts\000"
 3851      6C65496E 
 3851      74657272 
 3851      75707473 
 3851      00
 3852              	.LASF47:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccqEllce.s 			page 102


 3853 05fe 4D696C6C 		.ascii	"Millis_TMR_ReadPeriod\000"
 3853      69735F54 
 3853      4D525F52 
 3853      65616450 
 3853      6572696F 
 3854              	.LASF21:
 3855 0614 4D696C6C 		.ascii	"Millis_TMR_SetInterruptMode\000"
 3855      69735F54 
 3855      4D525F53 
 3855      6574496E 
 3855      74657272 
 3856              	.LASF37:
 3857 0630 73796E63 		.ascii	"syncKillEnable\000"
 3857      4B696C6C 
 3857      456E6162 
 3857      6C6500
 3858              	.LASF49:
 3859 063f 73776170 		.ascii	"swapEnable\000"
 3859      456E6162 
 3859      6C6500
 3860              	.LASF69:
 3861 064a 4D696C6C 		.ascii	"Millis_TMR_Start\000"
 3861      69735F54 
 3861      4D525F53 
 3861      74617274 
 3861      00
 3862              	.LASF51:
 3863 065b 70657269 		.ascii	"periodBuf\000"
 3863      6F644275 
 3863      6600
 3864              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
