{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454624149122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454624149125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 04 16:15:48 2016 " "Processing started: Thu Feb 04 16:15:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454624149125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454624149125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuadratureEncoderTop -c QuadratureEncoderTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuadratureEncoderTop -c QuadratureEncoderTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454624149126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1454624149631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file updowncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDownCounter " "Found entity 1: UpDownCounter" {  } { { "UpDownCounter.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/UpDownCounter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454624149706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454624149706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDecoder " "Found entity 1: EncoderDecoder" {  } { { "EncoderDecoder.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/EncoderDecoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454624149720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454624149720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdigitalfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderdigitalfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDigitalFilter " "Found entity 1: EncoderDigitalFilter" {  } { { "EncoderDigitalFilter.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/EncoderDigitalFilter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454624149732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454624149732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadratureencodertop.v 1 1 " "Found 1 design units, including 1 entities, in source file quadratureencodertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadratureEncoderTop " "Found entity 1: QuadratureEncoderTop" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454624149751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454624149751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QuadratureEncoderTop " "Elaborating entity \"QuadratureEncoderTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1454624149798 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[0\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[0\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[1\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[1\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[2\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[2\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[3\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[3\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[4\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[4\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[5\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[5\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[6\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[6\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[7\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[7\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[8\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[8\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[9\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[9\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[10\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[10\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[11\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[11\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[12\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[12\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[13\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[13\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[14\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[14\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[15\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[15\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[16\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[16\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[17\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[17\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[18\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[18\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[19\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[19\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[20\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[20\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[21\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[21\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[22\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[22\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[23\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[23\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[24\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[24\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[25\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[25\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[26\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[26\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[27\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[27\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[28\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[28\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[29\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[29\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[30\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[30\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[31\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[31\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[32\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[32\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[33\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[33\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[34\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[34\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[35\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[35\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[36\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[36\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[37\] QuadratureEncoderTop.v(29) " "Inferred latch for \"Bck\[37\]\" at QuadratureEncoderTop.v(29)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[0\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[0\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[1\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[1\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[2\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[2\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[3\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[3\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[4\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[4\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[5\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[5\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[6\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[6\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[7\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[7\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[8\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[8\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[9\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[9\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[10\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[10\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[11\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[11\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[12\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[12\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[13\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[13\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[14\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[14\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[15\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[15\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[16\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[16\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[17\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[17\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[18\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[18\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[19\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[19\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[20\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[20\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[21\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[21\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[22\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[22\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[23\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[23\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[24\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[24\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[25\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[25\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[26\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[26\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[27\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[27\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[28\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[28\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[29\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[29\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[30\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[30\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[31\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[31\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[32\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[32\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[33\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[33\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[34\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[34\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[35\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[35\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[36\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[36\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[37\] QuadratureEncoderTop.v(28) " "Inferred latch for \"MP\[37\]\" at QuadratureEncoderTop.v(28)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[0\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[0\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[1\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[1\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[2\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[2\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[3\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[3\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[4\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[4\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[5\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[5\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[6\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[6\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[7\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[7\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[8\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[8\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[9\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[9\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[10\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[10\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[11\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[11\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[12\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[12\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[13\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[13\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[14\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[14\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[15\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[15\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[16\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[16\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[17\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[17\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[18\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[18\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[19\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[19\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[20\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[20\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[21\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[21\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[22\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[22\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[23\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[23\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[24\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[24\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[25\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[25\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[26\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[26\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[27\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[27\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[28\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[28\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[29\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[29\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[30\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[30\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[31\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[31\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[32\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[32\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[33\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[33\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[34\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[34\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[35\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[35\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[36\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[36\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[37\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Fwd\[37\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454624149802 "|QuadratureEncoderTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderDigitalFilter EncoderDigitalFilter:InputAFilter " "Elaborating entity \"EncoderDigitalFilter\" for hierarchy \"EncoderDigitalFilter:InputAFilter\"" {  } { { "QuadratureEncoderTop.v" "InputAFilter" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454624149833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderDecoder EncoderDecoder:QuadratureEncoder " "Elaborating entity \"EncoderDecoder\" for hierarchy \"EncoderDecoder:QuadratureEncoder\"" {  } { { "QuadratureEncoderTop.v" "QuadratureEncoder" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454624149853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDownCounter UpDownCounter:QuadPulseCounter " "Elaborating entity \"UpDownCounter\" for hierarchy \"UpDownCounter:QuadPulseCounter\"" {  } { { "QuadratureEncoderTop.v" "QuadPulseCounter" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454624149853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[2\] " "Latch Fwd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150485 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[3\] " "Latch Fwd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150485 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[4\] " "Latch Fwd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150485 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[5\] " "Latch Fwd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150485 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[6\] " "Latch Fwd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[7\] " "Latch Fwd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[8\] " "Latch Fwd\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[9\] " "Latch Fwd\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[10\] " "Latch Fwd\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[11\] " "Latch Fwd\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[12\] " "Latch Fwd\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[13\] " "Latch Fwd\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[14\] " "Latch Fwd\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[15\] " "Latch Fwd\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[16\] " "Latch Fwd\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[17\] " "Latch Fwd\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[18\] " "Latch Fwd\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[19\] " "Latch Fwd\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[20\] " "Latch Fwd\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[21\] " "Latch Fwd\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[22\] " "Latch Fwd\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[23\] " "Latch Fwd\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[24\] " "Latch Fwd\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[25\] " "Latch Fwd\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[26\] " "Latch Fwd\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[27\] " "Latch Fwd\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[28\] " "Latch Fwd\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[29\] " "Latch Fwd\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[30\] " "Latch Fwd\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[31\] " "Latch Fwd\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[32\] " "Latch Fwd\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[33\] " "Latch Fwd\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[34\] " "Latch Fwd\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[35\] " "Latch Fwd\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[36\] " "Latch Fwd\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Fwd\[37\] " "Latch Fwd\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[2\] " "Latch Bck\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[3\] " "Latch Bck\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[4\] " "Latch Bck\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[5\] " "Latch Bck\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[6\] " "Latch Bck\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[7\] " "Latch Bck\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[8\] " "Latch Bck\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[9\] " "Latch Bck\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[10\] " "Latch Bck\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[11\] " "Latch Bck\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[12\] " "Latch Bck\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[13\] " "Latch Bck\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[14\] " "Latch Bck\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[15\] " "Latch Bck\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[16\] " "Latch Bck\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[17\] " "Latch Bck\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[18\] " "Latch Bck\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[19\] " "Latch Bck\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[20\] " "Latch Bck\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[21\] " "Latch Bck\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[22\] " "Latch Bck\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[23\] " "Latch Bck\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[24\] " "Latch Bck\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[25\] " "Latch Bck\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[26\] " "Latch Bck\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[27\] " "Latch Bck\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[28\] " "Latch Bck\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[29\] " "Latch Bck\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[30\] " "Latch Bck\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150500 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[31\] " "Latch Bck\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[32\] " "Latch Bck\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[33\] " "Latch Bck\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[34\] " "Latch Bck\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[35\] " "Latch Bck\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[36\] " "Latch Bck\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bck\[37\] " "Latch Bck\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[0\] " "Latch MP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[1\] " "Latch MP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[2\] " "Latch MP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[3\] " "Latch MP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[4\] " "Latch MP\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[5\] " "Latch MP\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[6\] " "Latch MP\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[7\] " "Latch MP\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[8\] " "Latch MP\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[9\] " "Latch MP\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[10\] " "Latch MP\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[11\] " "Latch MP\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[12\] " "Latch MP\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[13\] " "Latch MP\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[14\] " "Latch MP\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[15\] " "Latch MP\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[16\] " "Latch MP\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[17\] " "Latch MP\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[18\] " "Latch MP\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[19\] " "Latch MP\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[20\] " "Latch MP\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[21\] " "Latch MP\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[22\] " "Latch MP\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[23\] " "Latch MP\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[24\] " "Latch MP\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[25\] " "Latch MP\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[26\] " "Latch MP\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[27\] " "Latch MP\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[28\] " "Latch MP\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[29\] " "Latch MP\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[30\] " "Latch MP\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[31\] " "Latch MP\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[32\] " "Latch MP\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[33\] " "Latch MP\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[34\] " "Latch MP\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[35\] " "Latch MP\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[36\] " "Latch MP\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MP\[37\] " "Latch MP\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MvFwd " "Ports D and ENA on the latch are fed by the same signal MvFwd" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454624150516 ""}  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454624150516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1454624150740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1454624151180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454624151180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "519 " "Implemented 519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1454624151296 ""} { "Info" "ICUT_CUT_TM_OPINS" "142 " "Implemented 142 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1454624151296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "373 " "Implemented 373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1454624151296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1454624151296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454624151343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 04 16:15:51 2016 " "Processing ended: Thu Feb 04 16:15:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454624151343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454624151343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454624151343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454624151343 ""}
