// Seed: 630529933
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  assign id_1 = 1;
  logic id_2;
  assign id_1 = id_1;
  type_11(
      id_1, id_0, 1'h0
  );
  reg   id_3;
  logic id_4;
  initial begin
    id_3 <= id_3;
  end
  assign id_2 = !id_2;
  logic id_5;
  assign id_5 = 1;
  logic id_6;
  assign id_5 = ~(id_0) - id_6;
  type_0 id_7 (
      .sum (id_3),
      .id_0(1),
      .id_1(1'b0)
  );
  assign id_6 = 1;
  logic id_8 = !id_1;
endmodule
