################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2023/11/18 20:21:03)
# requested at line 3 in C:\USC\EE577B\Project\Phase1\Phase1DVT\.dvt\default.build


################ Verilog Auto-config Directives ################
+dvt_init

design/NIC.v
design/cardinal_cmp.v
design/cardinal_cpu.v
design/channel_buffer.v
design/input_control.v
design/mesh_archi.v
design/mesh_router.v
design/output_arbiter.v
design/priority_decider.v
design/register_file.v
design/request_generator.v
design/swapbits.v
include/gscl45nm.v
tb/nic_router_tb.v
tb/nictb.v
tb/tb_router_router_check.v
tb/tb_top.v
tb/tbcheck.v

