// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel2_HH_
#define _kernel2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel2_urem_10nsbkb.h"
#include "kernel2_urem_11nscud.h"
#include "kernel2_mul_mul_1dEe.h"
#include "kernel2_mul_mul_1eOg.h"

namespace ap_rtl {

struct kernel2 : public sc_module {
    // Port declarations 30
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > array_0_address0;
    sc_out< sc_logic > array_0_ce0;
    sc_out< sc_logic > array_0_we0;
    sc_out< sc_lv<32> > array_0_d0;
    sc_in< sc_lv<32> > array_0_q0;
    sc_out< sc_lv<9> > array_0_address1;
    sc_out< sc_logic > array_0_ce1;
    sc_in< sc_lv<32> > array_0_q1;
    sc_out< sc_lv<9> > array_1_address0;
    sc_out< sc_logic > array_1_ce0;
    sc_out< sc_logic > array_1_we0;
    sc_out< sc_lv<32> > array_1_d0;
    sc_in< sc_lv<32> > array_1_q0;
    sc_out< sc_lv<9> > array_1_address1;
    sc_out< sc_logic > array_1_ce1;
    sc_in< sc_lv<32> > array_1_q1;
    sc_out< sc_lv<9> > array_2_address0;
    sc_out< sc_logic > array_2_ce0;
    sc_out< sc_logic > array_2_we0;
    sc_out< sc_lv<32> > array_2_d0;
    sc_in< sc_lv<32> > array_2_q0;
    sc_out< sc_lv<9> > array_2_address1;
    sc_out< sc_logic > array_2_ce1;
    sc_in< sc_lv<32> > array_2_q1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    kernel2(sc_module_name name);
    SC_HAS_PROCESS(kernel2);

    ~kernel2();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    kernel2_urem_10nsbkb<1,14,10,3,3>* kernel2_urem_10nsbkb_U1;
    kernel2_urem_10nsbkb<1,14,10,3,3>* kernel2_urem_10nsbkb_U2;
    kernel2_urem_10nsbkb<1,14,10,3,3>* kernel2_urem_10nsbkb_U3;
    kernel2_urem_11nscud<1,15,11,3,3>* kernel2_urem_11nscud_U4;
    kernel2_mul_mul_1dEe<1,1,12,10,22>* kernel2_mul_mul_1dEe_U5;
    kernel2_mul_mul_1dEe<1,1,12,10,22>* kernel2_mul_mul_1dEe_U6;
    kernel2_mul_mul_1dEe<1,1,12,10,22>* kernel2_mul_mul_1dEe_U7;
    kernel2_mul_mul_1eOg<1,1,13,11,24>* kernel2_mul_mul_1eOg_U8;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > i_0_reg_193;
    sc_signal< sc_lv<11> > i_0_reg_193_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<11> > i_0_reg_193_pp0_iter2_reg;
    sc_signal< sc_lv<11> > i_0_reg_193_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln6_fu_238_p2;
    sc_signal< sc_lv<1> > icmp_ln6_reg_425;
    sc_signal< sc_lv<1> > icmp_ln6_reg_425_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln6_reg_425_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln6_reg_425_pp0_iter3_reg;
    sc_signal< sc_lv<10> > trunc_ln7_fu_244_p1;
    sc_signal< sc_lv<10> > trunc_ln7_reg_429;
    sc_signal< sc_lv<10> > add_ln7_1_fu_248_p2;
    sc_signal< sc_lv<10> > add_ln7_1_reg_435;
    sc_signal< sc_lv<10> > add_ln7_1_reg_435_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln7_1_reg_435_pp0_iter2_reg;
    sc_signal< sc_lv<10> > add_ln7_2_fu_260_p2;
    sc_signal< sc_lv<10> > add_ln7_2_reg_441;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<10> > add_ln7_2_reg_441_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln7_2_reg_441_pp0_iter2_reg;
    sc_signal< sc_lv<10> > add_ln7_fu_271_p2;
    sc_signal< sc_lv<10> > add_ln7_reg_447;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<10> > add_ln7_reg_447_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln7_reg_447_pp0_iter2_reg;
    sc_signal< sc_lv<11> > i_fu_288_p2;
    sc_signal< sc_lv<11> > i_reg_453;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<10> > udiv_ln7_1_reg_458;
    sc_signal< sc_lv<3> > trunc_ln7_2_fu_306_p1;
    sc_signal< sc_lv<3> > trunc_ln7_2_reg_463;
    sc_signal< sc_lv<10> > udiv_ln7_2_reg_467;
    sc_signal< sc_lv<10> > udiv_ln7_reg_472;
    sc_signal< sc_lv<3> > trunc_ln7_3_fu_340_p1;
    sc_signal< sc_lv<3> > trunc_ln7_3_reg_492;
    sc_signal< sc_lv<3> > trunc_ln7_1_fu_350_p1;
    sc_signal< sc_lv<3> > trunc_ln7_1_reg_511;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<11> > udiv_ln7_3_reg_560;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > mul_ln7_fu_373_p2;
    sc_signal< sc_lv<32> > mul_ln7_reg_580;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<11> > ap_phi_mux_i_0_phi_fu_197_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_phi_ln7_1_reg_205;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln7_1_reg_205;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_phi_ln7_1_reg_205;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_phi_ln7_1_reg_205;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_phi_ln7_1_reg_205;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_phi_ln7_2_reg_216;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln7_2_reg_216;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_phi_ln7_2_reg_216;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_phi_ln7_2_reg_216;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_phi_ln7_2_reg_216;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_phi_ln7_reg_227;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln7_reg_227;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_phi_ln7_reg_227;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_phi_ln7_reg_227;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_phi_ln7_reg_227;
    sc_signal< sc_lv<64> > zext_ln7_1_fu_334_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln7_2_fu_344_p1;
    sc_signal< sc_lv<64> > zext_ln7_fu_354_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln7_3_fu_391_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<3> > trunc_ln7_4_fu_387_p1;
    sc_signal< sc_lv<32> > add_ln7_3_fu_379_p2;
    sc_signal< sc_lv<10> > grp_fu_254_p0;
    sc_signal< sc_lv<3> > grp_fu_254_p1;
    sc_signal< sc_lv<10> > grp_fu_265_p0;
    sc_signal< sc_lv<3> > grp_fu_265_p1;
    sc_signal< sc_lv<10> > grp_fu_276_p0;
    sc_signal< sc_lv<3> > grp_fu_276_p1;
    sc_signal< sc_lv<3> > grp_fu_282_p1;
    sc_signal< sc_lv<22> > mul_ln7_2_fu_397_p2;
    sc_signal< sc_lv<3> > grp_fu_254_p2;
    sc_signal< sc_lv<22> > mul_ln7_3_fu_404_p2;
    sc_signal< sc_lv<22> > mul_ln7_1_fu_411_p2;
    sc_signal< sc_lv<3> > grp_fu_265_p2;
    sc_signal< sc_lv<3> > grp_fu_276_p2;
    sc_signal< sc_lv<24> > mul_ln7_4_fu_418_p2;
    sc_signal< sc_lv<3> > grp_fu_282_p2;
    sc_signal< sc_lv<12> > mul_ln7_2_fu_397_p0;
    sc_signal< sc_lv<10> > mul_ln7_2_fu_397_p1;
    sc_signal< sc_lv<12> > mul_ln7_3_fu_404_p0;
    sc_signal< sc_lv<10> > mul_ln7_3_fu_404_p1;
    sc_signal< sc_lv<12> > mul_ln7_1_fu_411_p0;
    sc_signal< sc_lv<10> > mul_ln7_1_fu_411_p1;
    sc_signal< sc_lv<13> > mul_ln7_4_fu_418_p0;
    sc_signal< sc_lv<11> > mul_ln7_4_fu_418_p1;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<22> > mul_ln7_1_fu_411_p10;
    sc_signal< sc_lv<22> > mul_ln7_2_fu_397_p10;
    sc_signal< sc_lv<22> > mul_ln7_3_fu_404_p10;
    sc_signal< sc_lv<24> > mul_ln7_4_fu_418_p10;
    sc_signal< bool > ap_condition_220;
    sc_signal< bool > ap_condition_206;
    sc_signal< bool > ap_condition_234;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_3;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<10> ap_const_lv10_3FE;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<10> ap_const_lv10_3FD;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<22> ap_const_lv22_556;
    static const sc_lv<24> ap_const_lv24_AAB;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln7_1_fu_248_p2();
    void thread_add_ln7_2_fu_260_p2();
    void thread_add_ln7_3_fu_379_p2();
    void thread_add_ln7_fu_271_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state20();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state17_pp0_stage3_iter3();
    void thread_ap_block_state18_pp0_stage0_iter4();
    void thread_ap_block_state19_pp0_stage1_iter4();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_206();
    void thread_ap_condition_220();
    void thread_ap_condition_234();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_197_p4();
    void thread_ap_phi_reg_pp0_iter0_phi_ln7_1_reg_205();
    void thread_ap_phi_reg_pp0_iter0_phi_ln7_2_reg_216();
    void thread_ap_phi_reg_pp0_iter0_phi_ln7_reg_227();
    void thread_ap_ready();
    void thread_array_0_address0();
    void thread_array_0_address1();
    void thread_array_0_ce0();
    void thread_array_0_ce1();
    void thread_array_0_d0();
    void thread_array_0_we0();
    void thread_array_1_address0();
    void thread_array_1_address1();
    void thread_array_1_ce0();
    void thread_array_1_ce1();
    void thread_array_1_d0();
    void thread_array_1_we0();
    void thread_array_2_address0();
    void thread_array_2_address1();
    void thread_array_2_ce0();
    void thread_array_2_ce1();
    void thread_array_2_d0();
    void thread_array_2_we0();
    void thread_grp_fu_254_p0();
    void thread_grp_fu_254_p1();
    void thread_grp_fu_265_p0();
    void thread_grp_fu_265_p1();
    void thread_grp_fu_276_p0();
    void thread_grp_fu_276_p1();
    void thread_grp_fu_282_p1();
    void thread_i_fu_288_p2();
    void thread_icmp_ln6_fu_238_p2();
    void thread_mul_ln7_1_fu_411_p0();
    void thread_mul_ln7_1_fu_411_p1();
    void thread_mul_ln7_1_fu_411_p10();
    void thread_mul_ln7_2_fu_397_p0();
    void thread_mul_ln7_2_fu_397_p1();
    void thread_mul_ln7_2_fu_397_p10();
    void thread_mul_ln7_3_fu_404_p0();
    void thread_mul_ln7_3_fu_404_p1();
    void thread_mul_ln7_3_fu_404_p10();
    void thread_mul_ln7_4_fu_418_p0();
    void thread_mul_ln7_4_fu_418_p1();
    void thread_mul_ln7_4_fu_418_p10();
    void thread_mul_ln7_fu_373_p2();
    void thread_trunc_ln7_1_fu_350_p1();
    void thread_trunc_ln7_2_fu_306_p1();
    void thread_trunc_ln7_3_fu_340_p1();
    void thread_trunc_ln7_4_fu_387_p1();
    void thread_trunc_ln7_fu_244_p1();
    void thread_zext_ln7_1_fu_334_p1();
    void thread_zext_ln7_2_fu_344_p1();
    void thread_zext_ln7_3_fu_391_p1();
    void thread_zext_ln7_fu_354_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
