// Seed: 2444865122
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 (
    input wire id_0
);
  supply0 id_2;
  assign id_2 = id_0;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6 = id_6;
  id_7 :
  assert property (@(posedge 1) 1)
  else;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6,
      id_4,
      id_6,
      id_5
  );
  wire id_8;
  wire id_9;
endmodule
