<stg><name>load_vec.2</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="14" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="14" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:1 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %vec, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:2 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem0, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_51, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vec

]]></Node>
<StgValue><ssdm name="vec_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:6 %store_ln13 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln13 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:0 %i_6 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_15_2:1 %icmp_ln13 = icmp_ult  i10 %i_6, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_2:2 %br_ln13 = br i1 %icmp_ln13, void %for.end9, void %VITIS_LOOP_15_2.split

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:0 %specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:1 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:2 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_81

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:3 %br_ln15 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.end9:0 %ret_ln20 = ret

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc:1 %add5_in = phi i10 %i_6, void %VITIS_LOOP_15_2.split, i10 %add_ln15_3, void %for.inc

]]></Node>
<StgValue><ssdm name="add5_in"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc:4 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add5_in, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="12">
<![CDATA[
for.inc:5 %zext_ln17 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:6 %add_ln17 = add i64 %zext_ln17, i64 %vec_read

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:7 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="62">
<![CDATA[
for.inc:8 %sext_ln17 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc:9 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln17

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32">
<![CDATA[
for.inc:10 %muxLogicAXIMAddr_to_gmem0_load_req = muxlogic i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem0_load_req"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64">
<![CDATA[
for.inc:11 %muxLogicAXIMBurst_to_gmem0_load_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem0_load_req"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="44" st_id="7" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="46" st_id="9" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="47" st_id="10" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="48" st_id="11" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="49" st_id="12" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="50" st_id="13" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="51" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc:0 %j = phi i4 0, void %VITIS_LOOP_15_2.split, i4 %trunc_ln15, void %for.inc

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="52" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="4">
<![CDATA[
for.inc:2 %zext_ln15 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="53" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc:3 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32">
<![CDATA[
for.inc:13 %muxLogicAXIMCE_to_gmem0_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem0_addr_read"/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:14 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32">
<![CDATA[
for.inc:15 %muxLogicFIFOData_to_write_ln17 = muxlogic i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln17"/></StgValue>
</operation>

<operation id="57" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc:16 %write_ln17 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vec_stream, i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="58" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:17 %add_ln15 = add i5 %zext_ln15, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="5">
<![CDATA[
for.inc:18 %trunc_ln15 = trunc i5 %add_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="5">
<![CDATA[
for.inc:19 %zext_ln15_4 = zext i5 %add_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:20 %add_ln15_3 = add i10 %i_6, i10 %zext_ln15_4

]]></Node>
<StgValue><ssdm name="add_ln15_3"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:21 %icmp_ln15 = icmp_eq  i5 %add_ln15, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:22 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:23 %br_ln15 = br i1 %icmp_ln15, void %for.inc, void %for.inc7

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc7:0 %add_ln13 = add i10 %i_6, i10 16

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7:1 %store_ln13 = store i10 %add_ln13, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
for.inc7:2 %br_ln13 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="83" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="vec" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="vec"/></StgValue>
</port>
<port id="85" name="vec_stream" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="vec_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="StgValue_86" to="i" fromId="86" toId="15">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="88" toId="16">
</dataflow>
<dataflow id="90" from="vec" to="specstablecontent_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specstablecontent_ln0" fromId="91" toId="16">
</dataflow>
<dataflow id="94" from="p_str" to="specstablecontent_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="96" from="gmem0" to="specstablecontent_ln0" fromId="83" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_91" to="specstablecontent_ln0" fromId="91" toId="17">
</dataflow>
<dataflow id="98" from="p_str" to="specstablecontent_ln0" fromId="93" toId="17">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="99" toId="18">
</dataflow>
<dataflow id="101" from="vec_stream" to="specinterface_ln0" fromId="85" toId="18">
</dataflow>
<dataflow id="103" from="empty_73" to="specinterface_ln0" fromId="102" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="108" from="empty_99" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="109" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="110" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="111" from="empty_99" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="112" from="empty_99" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="113" from="empty_99" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="118" from="empty_99" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="119" from="empty_99" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="122" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="99" toId="19">
</dataflow>
<dataflow id="125" from="gmem0" to="specinterface_ln0" fromId="83" toId="19">
</dataflow>
<dataflow id="127" from="empty_50" to="specinterface_ln0" fromId="126" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="130" from="empty_99" to="specinterface_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="132" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="134" from="empty_51" to="specinterface_ln0" fromId="133" toId="19">
</dataflow>
<dataflow id="136" from="empty_52" to="specinterface_ln0" fromId="135" toId="19">
</dataflow>
<dataflow id="137" from="empty_99" to="specinterface_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="19">
</dataflow>
<dataflow id="140" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="19">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="19">
</dataflow>
<dataflow id="143" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="19">
</dataflow>
<dataflow id="144" from="empty_99" to="specinterface_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="145" from="empty_99" to="specinterface_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="146" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="19">
</dataflow>
<dataflow id="147" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="148" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="150" from="_ssdm_op_Read.ap_auto.i64" to="vec_read" fromId="149" toId="20">
</dataflow>
<dataflow id="151" from="vec" to="vec_read" fromId="84" toId="20">
</dataflow>
<dataflow id="153" from="StgValue_152" to="store_ln13" fromId="152" toId="21">
</dataflow>
<dataflow id="154" from="i" to="store_ln13" fromId="15" toId="21">
</dataflow>
<dataflow id="155" from="i" to="i_6" fromId="15" toId="23">
</dataflow>
<dataflow id="156" from="i_6" to="icmp_ln13" fromId="23" toId="24">
</dataflow>
<dataflow id="158" from="StgValue_157" to="icmp_ln13" fromId="157" toId="24">
</dataflow>
<dataflow id="159" from="icmp_ln13" to="br_ln13" fromId="24" toId="25">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecPipeline" to="specpipeline_ln14" fromId="160" toId="26">
</dataflow>
<dataflow id="162" from="StgValue_86" to="specpipeline_ln14" fromId="86" toId="26">
</dataflow>
<dataflow id="163" from="StgValue_104" to="specpipeline_ln14" fromId="104" toId="26">
</dataflow>
<dataflow id="164" from="StgValue_104" to="specpipeline_ln14" fromId="104" toId="26">
</dataflow>
<dataflow id="165" from="StgValue_104" to="specpipeline_ln14" fromId="104" toId="26">
</dataflow>
<dataflow id="166" from="empty_99" to="specpipeline_ln14" fromId="107" toId="26">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="167" toId="27">
</dataflow>
<dataflow id="170" from="StgValue_169" to="speclooptripcount_ln13" fromId="169" toId="27">
</dataflow>
<dataflow id="171" from="StgValue_169" to="speclooptripcount_ln13" fromId="169" toId="27">
</dataflow>
<dataflow id="172" from="StgValue_169" to="speclooptripcount_ln13" fromId="169" toId="27">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecLoopName" to="specloopname_ln13" fromId="173" toId="28">
</dataflow>
<dataflow id="176" from="empty_81" to="specloopname_ln13" fromId="175" toId="28">
</dataflow>
<dataflow id="177" from="i_6" to="add5_in" fromId="23" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln15" to="add5_in" fromId="29" toId="31">
</dataflow>
<dataflow id="179" from="add_ln15_3" to="add5_in" fromId="61" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="br_ln15" to="add5_in" fromId="64" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="182" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="shl_ln" fromId="181" toId="32">
</dataflow>
<dataflow id="183" from="add5_in" to="shl_ln" fromId="31" toId="32">
</dataflow>
<dataflow id="185" from="StgValue_184" to="shl_ln" fromId="184" toId="32">
</dataflow>
<dataflow id="186" from="shl_ln" to="zext_ln17" fromId="32" toId="33">
</dataflow>
<dataflow id="187" from="zext_ln17" to="add_ln17" fromId="33" toId="34">
</dataflow>
<dataflow id="188" from="vec_read" to="add_ln17" fromId="20" toId="34">
</dataflow>
<dataflow id="190" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="189" toId="35">
</dataflow>
<dataflow id="191" from="add_ln17" to="trunc_ln" fromId="34" toId="35">
</dataflow>
<dataflow id="193" from="StgValue_192" to="trunc_ln" fromId="192" toId="35">
</dataflow>
<dataflow id="195" from="StgValue_194" to="trunc_ln" fromId="194" toId="35">
</dataflow>
<dataflow id="196" from="trunc_ln" to="sext_ln17" fromId="35" toId="36">
</dataflow>
<dataflow id="197" from="gmem0" to="gmem0_addr" fromId="83" toId="37">
</dataflow>
<dataflow id="198" from="sext_ln17" to="gmem0_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="199" from="gmem0_addr" to="muxLogicAXIMAddr_to_gmem0_load_req" fromId="37" toId="38">
</dataflow>
<dataflow id="201" from="StgValue_200" to="muxLogicAXIMBurst_to_gmem0_load_req" fromId="200" toId="39">
</dataflow>
<dataflow id="203" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="40">
</dataflow>
<dataflow id="204" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="40">
</dataflow>
<dataflow id="205" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="40">
</dataflow>
<dataflow id="206" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="41">
</dataflow>
<dataflow id="207" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="41">
</dataflow>
<dataflow id="208" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="41">
</dataflow>
<dataflow id="209" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="42">
</dataflow>
<dataflow id="210" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="42">
</dataflow>
<dataflow id="211" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="42">
</dataflow>
<dataflow id="212" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="43">
</dataflow>
<dataflow id="213" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="43">
</dataflow>
<dataflow id="214" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="43">
</dataflow>
<dataflow id="215" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="44">
</dataflow>
<dataflow id="216" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="44">
</dataflow>
<dataflow id="217" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="44">
</dataflow>
<dataflow id="218" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="45">
</dataflow>
<dataflow id="219" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="45">
</dataflow>
<dataflow id="220" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="45">
</dataflow>
<dataflow id="221" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="46">
</dataflow>
<dataflow id="222" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="46">
</dataflow>
<dataflow id="223" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="46">
</dataflow>
<dataflow id="224" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="47">
</dataflow>
<dataflow id="225" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="47">
</dataflow>
<dataflow id="226" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="47">
</dataflow>
<dataflow id="227" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="48">
</dataflow>
<dataflow id="228" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="48">
</dataflow>
<dataflow id="229" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="48">
</dataflow>
<dataflow id="230" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="49">
</dataflow>
<dataflow id="231" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="49">
</dataflow>
<dataflow id="232" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="49">
</dataflow>
<dataflow id="233" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="202" toId="50">
</dataflow>
<dataflow id="234" from="gmem0_addr" to="gmem0_load_req" fromId="37" toId="50">
</dataflow>
<dataflow id="235" from="StgValue_200" to="gmem0_load_req" fromId="200" toId="50">
</dataflow>
<dataflow id="237" from="StgValue_236" to="j" fromId="236" toId="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="br_ln15" to="j" fromId="29" toId="51">
</dataflow>
<dataflow id="239" from="trunc_ln15" to="j" fromId="59" toId="51">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="br_ln15" to="j" fromId="64" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="241" from="j" to="zext_ln15" fromId="51" toId="52">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="173" toId="53">
</dataflow>
<dataflow id="244" from="empty_80" to="specloopname_ln15" fromId="243" toId="53">
</dataflow>
<dataflow id="246" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem0_addr_read" fromId="245" toId="55">
</dataflow>
<dataflow id="247" from="gmem0_addr" to="gmem0_addr_read" fromId="37" toId="55">
</dataflow>
<dataflow id="248" from="gmem0_addr_read" to="muxLogicFIFOData_to_write_ln17" fromId="55" toId="56">
</dataflow>
<dataflow id="250" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln17" fromId="249" toId="57">
</dataflow>
<dataflow id="251" from="vec_stream" to="write_ln17" fromId="85" toId="57">
</dataflow>
<dataflow id="252" from="gmem0_addr_read" to="write_ln17" fromId="55" toId="57">
</dataflow>
<dataflow id="253" from="zext_ln15" to="add_ln15" fromId="52" toId="58">
</dataflow>
<dataflow id="255" from="StgValue_254" to="add_ln15" fromId="254" toId="58">
</dataflow>
<dataflow id="256" from="add_ln15" to="trunc_ln15" fromId="58" toId="59">
</dataflow>
<dataflow id="257" from="add_ln15" to="zext_ln15_4" fromId="58" toId="60">
</dataflow>
<dataflow id="258" from="i_6" to="add_ln15_3" fromId="23" toId="61">
</dataflow>
<dataflow id="259" from="zext_ln15_4" to="add_ln15_3" fromId="60" toId="61">
</dataflow>
<dataflow id="260" from="add_ln15" to="icmp_ln15" fromId="58" toId="62">
</dataflow>
<dataflow id="262" from="StgValue_261" to="icmp_ln15" fromId="261" toId="62">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="167" toId="63">
</dataflow>
<dataflow id="265" from="StgValue_264" to="speclooptripcount_ln0" fromId="264" toId="63">
</dataflow>
<dataflow id="266" from="StgValue_264" to="speclooptripcount_ln0" fromId="264" toId="63">
</dataflow>
<dataflow id="267" from="StgValue_264" to="speclooptripcount_ln0" fromId="264" toId="63">
</dataflow>
<dataflow id="268" from="icmp_ln15" to="br_ln15" fromId="62" toId="64">
</dataflow>
<dataflow id="269" from="i_6" to="add_ln13" fromId="23" toId="65">
</dataflow>
<dataflow id="271" from="StgValue_270" to="add_ln13" fromId="270" toId="65">
</dataflow>
<dataflow id="272" from="add_ln13" to="store_ln13" fromId="65" toId="66">
</dataflow>
<dataflow id="273" from="i" to="store_ln13" fromId="15" toId="66">
</dataflow>
<dataflow id="274" from="icmp_ln13" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="275" from="icmp_ln15" to="StgValue_14" fromId="62" toId="14">
</dataflow>
</dataflows>


</stg>
