m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/questasim64_2021.1/examples
T_opt
!s110 1745970970
V?=Lg3K72=DS@F@WVVUZGh0
Z2 04 17 4 work TB_SB_RDI_ENCODER fast 0
=30-8c1d968c3c64-6811671a-257-904
Z3 !s124 OEM100
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2021.1;73
R1
T_opt1
!s110 1746184617
VIAJgacBZ^MZb;gZ7kLLz12
R2
=30-8c1d968c3c64-6814a9a8-312-7b78
R3
R4
R5
n@_opt1
R6
vcredit_counter
Z7 !s110 1746179153
!i10b 1
!s100 2QWKHASWfmo1=]CHOc5Qb3
IFVBf6nSRQgk^TZKl<MlgE2
Z8 dC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX
w1746127588
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_counter.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_counter.v
!i122 118
L0 1 38
Z9 VDg1SIo80bB@j0V0VzS_@n1
Z10 OL;L;2021.1;73
r1
!s85 0
31
Z11 !s108 1746179153.000000
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_counter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_counter.v|
!i113 0
Z12 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vcredit_loop_controller
R7
!i10b 1
!s100 DkV?W1W2=fMeLcZ72]Pzf0
IgD`dNa]<:z3;_[bbo8@?_2
R8
w1746179094
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_loop_controller.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_loop_controller.v
!i122 119
L0 1 44
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_loop_controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_loop_controller.v|
!i113 0
R12
R5
vcredit_notifier
Z13 !s110 1746184614
!i10b 1
!s100 fc7:zZF6VGLARK6B:lcLe2
IIz7h]zB_Yk0DceJf>P>Bl1
R8
w1746184606
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_notifier.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_notifier.v
!i122 132
L0 1 80
R9
R10
r1
!s85 0
31
Z14 !s108 1746184614.000000
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_notifier.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_notifier.v|
!i113 0
R12
R5
vSB_CLOCK_CONTROLLER
Z15 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R7
!i10b 1
!s100 <9cF>ERe_f2Jhz5dnN[CB1
IU1NRISfbkfM`e5U?;EmMi2
S1
R8
Z16 w1745346221
8C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_CLK_CONTROLLER.sv
FC:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_CLK_CONTROLLER.sv
!i122 116
L0 1 83
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_CLK_CONTROLLER.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_CLK_CONTROLLER.sv|
!i113 0
Z17 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
n@s@b_@c@l@o@c@k_@c@o@n@t@r@o@l@l@e@r
vSB_RDI_ENCODER
!s110 1746183462
!i10b 1
!s100 dG0D0GkXHZY_e3@WmWTaI2
IV:SfE`L^3^>^=@kQQJ^V_3
R8
w1746183459
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/SB_RDI_ENCODER.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/SB_RDI_ENCODER.v
!i122 128
L0 1 319
R9
R10
r1
!s85 0
31
!s108 1746183462.000000
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/SB_RDI_ENCODER.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/SB_RDI_ENCODER.v|
!i113 0
R12
R5
n@s@b_@r@d@i_@e@n@c@o@d@e@r
vSB_TX_FIFO
R15
R13
!i10b 1
!s100 EQzXIe2h3hGTM>9>bNhk01
IK_D[dNI`K[]X2eg[20<;g0
S1
R8
w1746184309
8C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FIFO.sv
FC:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FIFO.sv
!i122 131
L0 1 82
R9
R10
r1
!s85 0
31
R14
!s107 C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FIFO.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FIFO.sv|
!i113 0
R17
R5
n@s@b_@t@x_@f@i@f@o
vSB_TX_FSM_Modelling
R15
R7
!i10b 1
!s100 c7m[MF=Xn3V_o6QggEaNh1
IN_NEm?3g?CfXV9;[A2BoP2
S1
R8
w1746132173
8C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FSM_Modelling.sv
FC:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FSM_Modelling.sv
!i122 117
L0 1 102
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FSM_Modelling.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FSM_Modelling.sv|
!i113 0
R17
R5
n@s@b_@t@x_@f@s@m_@modelling
vSB_TX_SERIALIZER
R15
R7
!i10b 1
!s100 PV`oI6m9U6HJj6^B7mG^k1
I15WeYWX`fCXWVT;Nh?MAN3
S1
R8
R16
8C:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_TX_SERIALIZER.sv
FC:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_TX_SERIALIZER.sv
!i122 115
L0 1 86
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_TX_SERIALIZER.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_TX_SERIALIZER.sv|
!i113 0
R17
R5
n@s@b_@t@x_@s@e@r@i@a@l@i@z@e@r
vTB_SB_RDI_ENCODER
R15
!s110 1746180402
!i10b 1
!s100 __eHKnoE`U6PRlBka6>YN1
Ia6:g3RTPOKm[>]CWj4fj61
S1
R8
w1746180397
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/TB_SB_RDI_ENCODER.sv
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/TB_SB_RDI_ENCODER.sv
!i122 127
L0 3 335
R9
R10
r1
!s85 0
31
!s108 1746180402.000000
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/TB_SB_RDI_ENCODER.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/TB_SB_RDI_ENCODER.sv|
!i113 0
R17
R5
n@t@b_@s@b_@r@d@i_@e@n@c@o@d@e@r
