// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top,hls_ip_2013_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=41,HLS_SYN_DSP=81,HLS_SYN_FF=18724,HLS_SYN_LUT=31065}" *)

module top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r,
        output_r,
        output_r_ap_vld
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] input_r;
output  [15:0] output_r;
output   output_r_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_r_ap_vld;
reg   [3:0] ap_CS_fsm = 4'b0000;
reg   [31:0] input_buffer_pointer = 32'b00000000000000000000000000000000;
reg   [31:0] initialize = 32'b00000000000000000000000000000000;
reg   [9:0] input_array_V_address0;
reg    input_array_V_ce0;
reg    input_array_V_we0;
wire   [31:0] input_array_V_d0;
wire   [31:0] input_array_V_q0;
reg   [9:0] output_array_V_address0;
reg    output_array_V_ce0;
reg    output_array_V_we0;
wire   [31:0] output_array_V_d0;
wire   [31:0] output_array_V_q0;
reg   [8:0] transfer_array_V_address0;
reg    transfer_array_V_ce0;
reg    transfer_array_V_we0;
wire   [31:0] transfer_array_V_d0;
wire   [31:0] transfer_array_V_q0;
wire   [8:0] transfer_array_V_address1;
reg    transfer_array_V_ce1;
wire   [31:0] transfer_array_V_q1;
reg   [8:0] index_input_V_address0;
reg    index_input_V_ce0;
reg    index_input_V_we0;
wire   [31:0] index_input_V_d0;
wire   [31:0] index_input_V_q0;
wire   [8:0] index_input_V_address1;
reg    index_input_V_ce1;
wire   [31:0] index_input_V_q1;
reg   [7:0] index_output_V_address0;
reg    index_output_V_ce0;
reg    index_output_V_we0;
wire   [31:0] index_output_V_d0;
wire   [31:0] index_output_V_q0;
reg   [7:0] output_realtime_V_address0;
reg    output_realtime_V_ce0;
reg    output_realtime_V_we0;
wire   [31:0] output_realtime_V_d0;
wire   [31:0] output_realtime_V_q0;
reg   [31:0] output_count = 32'b00000000000000000000000000000000;
reg   [8:0] jj_reg_197;
reg   [16:0] phi_mul_reg_209;
wire   [21:0] input0_V_fu_276_p3;
reg   [21:0] input0_V_reg_569;
wire   [0:0] tmp_s_fu_285_p2;
reg   [0:0] tmp_s_reg_574;
wire   [0:0] tmp_36_fu_291_p2;
reg   [0:0] tmp_36_reg_578;
wire   [0:0] tmp_37_fu_297_p2;
reg   [0:0] tmp_37_reg_582;
wire   [0:0] tmp_39_fu_359_p2;
reg   [0:0] tmp_39_reg_586;
wire   [8:0] ii_fu_371_p2;
wire   [0:0] exitcond8_fu_395_p2;
reg   [0:0] exitcond8_reg_598;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
wire   [8:0] jj_2_fu_401_p2;
reg   [8:0] jj_2_reg_602;
wire   [16:0] next_mul_fu_407_p2;
reg   [8:0] tmp_44_reg_612;
wire   [0:0] exitcond_fu_365_p2;
wire    grp_combine_fu_221_ap_start;
wire    grp_combine_fu_221_ap_done;
wire    grp_combine_fu_221_ap_idle;
wire    grp_combine_fu_221_ap_ready;
wire   [9:0] grp_combine_fu_221_input_array_V_address0;
wire    grp_combine_fu_221_input_array_V_ce0;
wire   [31:0] grp_combine_fu_221_input_array_V_q0;
wire   [9:0] grp_combine_fu_221_output_array_V_address0;
wire    grp_combine_fu_221_output_array_V_ce0;
wire    grp_combine_fu_221_output_array_V_we0;
wire   [31:0] grp_combine_fu_221_output_array_V_d0;
wire    grp_input_transfer_fu_237_ap_start;
wire    grp_input_transfer_fu_237_ap_done;
wire    grp_input_transfer_fu_237_ap_idle;
wire    grp_input_transfer_fu_237_ap_ready;
wire   [21:0] grp_input_transfer_fu_237_input_V;
wire   [31:0] grp_input_transfer_fu_237_input_buffer_pointer_i;
wire   [31:0] grp_input_transfer_fu_237_input_buffer_pointer_o;
wire    grp_input_transfer_fu_237_input_buffer_pointer_o_ap_vld;
wire   [31:0] grp_input_transfer_fu_237_initialize_i;
wire   [31:0] grp_input_transfer_fu_237_initialize_o;
wire    grp_input_transfer_fu_237_initialize_o_ap_vld;
wire   [9:0] grp_input_transfer_fu_237_input_array_V_address0;
wire    grp_input_transfer_fu_237_input_array_V_ce0;
wire    grp_input_transfer_fu_237_input_array_V_we0;
wire   [31:0] grp_input_transfer_fu_237_input_array_V_d0;
wire    grp_interp1_fu_252_ap_start;
wire    grp_interp1_fu_252_ap_done;
wire    grp_interp1_fu_252_ap_idle;
wire    grp_interp1_fu_252_ap_ready;
wire   [8:0] grp_interp1_fu_252_index_input_V_address0;
wire    grp_interp1_fu_252_index_input_V_ce0;
wire   [31:0] grp_interp1_fu_252_index_input_V_q0;
wire   [8:0] grp_interp1_fu_252_index_input_V_address1;
wire    grp_interp1_fu_252_index_input_V_ce1;
wire   [31:0] grp_interp1_fu_252_index_input_V_q1;
wire   [8:0] grp_interp1_fu_252_transfer_array_V_address0;
wire    grp_interp1_fu_252_transfer_array_V_ce0;
wire   [31:0] grp_interp1_fu_252_transfer_array_V_q0;
wire   [8:0] grp_interp1_fu_252_transfer_array_V_address1;
wire    grp_interp1_fu_252_transfer_array_V_ce1;
wire   [31:0] grp_interp1_fu_252_transfer_array_V_q1;
wire   [7:0] grp_interp1_fu_252_index_output_V_address0;
wire    grp_interp1_fu_252_index_output_V_ce0;
wire   [31:0] grp_interp1_fu_252_index_output_V_q0;
wire   [7:0] grp_interp1_fu_252_output_realtime_V_address0;
wire    grp_interp1_fu_252_output_realtime_V_ce0;
wire    grp_interp1_fu_252_output_realtime_V_we0;
wire   [31:0] grp_interp1_fu_252_output_realtime_V_d0;
wire    grp_output_transfer_fu_264_ap_start;
wire    grp_output_transfer_fu_264_ap_done;
wire    grp_output_transfer_fu_264_ap_idle;
wire    grp_output_transfer_fu_264_ap_ready;
wire   [9:0] grp_output_transfer_fu_264_output_array_V_address0;
wire    grp_output_transfer_fu_264_output_array_V_ce0;
wire   [31:0] grp_output_transfer_fu_264_output_array_V_q0;
wire   [8:0] grp_output_transfer_fu_264_transfer_array_V_address0;
wire    grp_output_transfer_fu_264_transfer_array_V_ce0;
wire    grp_output_transfer_fu_264_transfer_array_V_we0;
wire   [31:0] grp_output_transfer_fu_264_transfer_array_V_d0;
reg   [8:0] ii_2_reg_186;
reg   [8:0] jj_phi_fu_201_p4;
reg    grp_combine_fu_221_ap_start_ap_start_reg = 1'b0;
reg    grp_input_transfer_fu_237_ap_start_ap_start_reg = 1'b0;
reg    grp_interp1_fu_252_ap_start_ap_start_reg = 1'b0;
reg    grp_output_transfer_fu_264_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_42_fu_390_p1;
wire   [63:0] tmp_46_fu_445_p1;
wire   [63:0] tmp_47_fu_450_p1;
wire   [31:0] tmp_50_fu_505_p3;
wire   [7:0] tmp_102_fu_311_p1;
wire   [31:0] p_neg_fu_323_p2;
wire   [7:0] tmp_103_fu_329_p1;
wire   [31:0] p_and_t_fu_333_p3;
wire   [0:0] tmp_101_fu_303_p3;
wire   [31:0] p_neg_t_fu_341_p2;
wire   [31:0] p_and_f_fu_315_p3;
wire   [31:0] tmp_38_fu_347_p3;
wire   [8:0] tmp_104_fu_355_p1;
wire   [14:0] tmp_41_fu_377_p3;
wire   [16:0] mul_cast5_fu_417_p0;
wire   [35:0] mul_cast5_fu_417_p2;
wire   [14:0] tmp_45_fu_433_p3;
wire   [31:0] tmp_49_fu_455_p2;
wire   [7:0] tmp_109_fu_469_p1;
wire   [31:0] p_neg5_fu_481_p2;
wire   [7:0] tmp_110_fu_487_p1;
wire   [31:0] p_and_t6_fu_491_p3;
wire   [0:0] tmp_108_fu_461_p3;
wire   [31:0] p_neg_t7_fu_499_p2;
wire   [31:0] p_and_f4_fu_473_p3;
wire   [25:0] ret_V_fu_514_p4;
wire   [5:0] tmp_106_fu_532_p1;
wire   [0:0] tmp_48_fu_542_p2;
wire   [25:0] ret_V_3_fu_536_p2;
wire   [0:0] tmp_105_fu_524_p3;
wire   [25:0] p_s_fu_548_p3;
wire   [25:0] ret_V_4_fu_556_p3;
reg   [3:0] ap_NS_fsm;
wire   [35:0] mul_cast5_fu_417_p00;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_st3_fsm_2 = 4'b10;
parameter    ap_ST_st4_fsm_3 = 4'b11;
parameter    ap_ST_st5_fsm_4 = 4'b100;
parameter    ap_ST_st6_fsm_5 = 4'b101;
parameter    ap_ST_st7_fsm_6 = 4'b110;
parameter    ap_ST_pp1_stg0_fsm_7 = 4'b111;
parameter    ap_ST_st10_fsm_8 = 4'b1000;
parameter    ap_ST_st11_fsm_9 = 4'b1001;
parameter    ap_ST_st12_fsm_10 = 4'b1010;
parameter    ap_ST_st13_fsm_11 = 4'b1011;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_3FF = 32'b1111111111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv9_143 = 9'b101000011;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv17_142 = 17'b101000010;
parameter    ap_const_lv36_80809 = 36'b10000000100000001001;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv26_1 = 26'b1;
parameter    ap_true = 1'b1;


top_input_array_V #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
input_array_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( input_array_V_address0 ),
    .ce0( input_array_V_ce0 ),
    .we0( input_array_V_we0 ),
    .d0( input_array_V_d0 ),
    .q0( input_array_V_q0 )
);

top_input_array_V #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
output_array_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( output_array_V_address0 ),
    .ce0( output_array_V_ce0 ),
    .we0( output_array_V_we0 ),
    .d0( output_array_V_d0 ),
    .q0( output_array_V_q0 )
);

top_transfer_array_V #(
    .DataWidth( 32 ),
    .AddressRange( 323 ),
    .AddressWidth( 9 ))
transfer_array_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( transfer_array_V_address0 ),
    .ce0( transfer_array_V_ce0 ),
    .we0( transfer_array_V_we0 ),
    .d0( transfer_array_V_d0 ),
    .q0( transfer_array_V_q0 ),
    .address1( transfer_array_V_address1 ),
    .ce1( transfer_array_V_ce1 ),
    .q1( transfer_array_V_q1 )
);

top_transfer_array_V #(
    .DataWidth( 32 ),
    .AddressRange( 323 ),
    .AddressWidth( 9 ))
index_input_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( index_input_V_address0 ),
    .ce0( index_input_V_ce0 ),
    .we0( index_input_V_we0 ),
    .d0( index_input_V_d0 ),
    .q0( index_input_V_q0 ),
    .address1( index_input_V_address1 ),
    .ce1( index_input_V_ce1 ),
    .q1( index_input_V_q1 )
);

top_index_output_V #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
index_output_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( index_output_V_address0 ),
    .ce0( index_output_V_ce0 ),
    .we0( index_output_V_we0 ),
    .d0( index_output_V_d0 ),
    .q0( index_output_V_q0 )
);

top_index_output_V #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
output_realtime_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( output_realtime_V_address0 ),
    .ce0( output_realtime_V_ce0 ),
    .we0( output_realtime_V_we0 ),
    .d0( output_realtime_V_d0 ),
    .q0( output_realtime_V_q0 )
);

combine grp_combine_fu_221(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_combine_fu_221_ap_start ),
    .ap_done( grp_combine_fu_221_ap_done ),
    .ap_idle( grp_combine_fu_221_ap_idle ),
    .ap_ready( grp_combine_fu_221_ap_ready ),
    .input_array_V_address0( grp_combine_fu_221_input_array_V_address0 ),
    .input_array_V_ce0( grp_combine_fu_221_input_array_V_ce0 ),
    .input_array_V_q0( grp_combine_fu_221_input_array_V_q0 ),
    .output_array_V_address0( grp_combine_fu_221_output_array_V_address0 ),
    .output_array_V_ce0( grp_combine_fu_221_output_array_V_ce0 ),
    .output_array_V_we0( grp_combine_fu_221_output_array_V_we0 ),
    .output_array_V_d0( grp_combine_fu_221_output_array_V_d0 )
);

input_transfer grp_input_transfer_fu_237(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_input_transfer_fu_237_ap_start ),
    .ap_done( grp_input_transfer_fu_237_ap_done ),
    .ap_idle( grp_input_transfer_fu_237_ap_idle ),
    .ap_ready( grp_input_transfer_fu_237_ap_ready ),
    .input_V( grp_input_transfer_fu_237_input_V ),
    .input_buffer_pointer_i( grp_input_transfer_fu_237_input_buffer_pointer_i ),
    .input_buffer_pointer_o( grp_input_transfer_fu_237_input_buffer_pointer_o ),
    .input_buffer_pointer_o_ap_vld( grp_input_transfer_fu_237_input_buffer_pointer_o_ap_vld ),
    .initialize_i( grp_input_transfer_fu_237_initialize_i ),
    .initialize_o( grp_input_transfer_fu_237_initialize_o ),
    .initialize_o_ap_vld( grp_input_transfer_fu_237_initialize_o_ap_vld ),
    .input_array_V_address0( grp_input_transfer_fu_237_input_array_V_address0 ),
    .input_array_V_ce0( grp_input_transfer_fu_237_input_array_V_ce0 ),
    .input_array_V_we0( grp_input_transfer_fu_237_input_array_V_we0 ),
    .input_array_V_d0( grp_input_transfer_fu_237_input_array_V_d0 )
);

interp1 grp_interp1_fu_252(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_interp1_fu_252_ap_start ),
    .ap_done( grp_interp1_fu_252_ap_done ),
    .ap_idle( grp_interp1_fu_252_ap_idle ),
    .ap_ready( grp_interp1_fu_252_ap_ready ),
    .index_input_V_address0( grp_interp1_fu_252_index_input_V_address0 ),
    .index_input_V_ce0( grp_interp1_fu_252_index_input_V_ce0 ),
    .index_input_V_q0( grp_interp1_fu_252_index_input_V_q0 ),
    .index_input_V_address1( grp_interp1_fu_252_index_input_V_address1 ),
    .index_input_V_ce1( grp_interp1_fu_252_index_input_V_ce1 ),
    .index_input_V_q1( grp_interp1_fu_252_index_input_V_q1 ),
    .transfer_array_V_address0( grp_interp1_fu_252_transfer_array_V_address0 ),
    .transfer_array_V_ce0( grp_interp1_fu_252_transfer_array_V_ce0 ),
    .transfer_array_V_q0( grp_interp1_fu_252_transfer_array_V_q0 ),
    .transfer_array_V_address1( grp_interp1_fu_252_transfer_array_V_address1 ),
    .transfer_array_V_ce1( grp_interp1_fu_252_transfer_array_V_ce1 ),
    .transfer_array_V_q1( grp_interp1_fu_252_transfer_array_V_q1 ),
    .index_output_V_address0( grp_interp1_fu_252_index_output_V_address0 ),
    .index_output_V_ce0( grp_interp1_fu_252_index_output_V_ce0 ),
    .index_output_V_q0( grp_interp1_fu_252_index_output_V_q0 ),
    .output_realtime_V_address0( grp_interp1_fu_252_output_realtime_V_address0 ),
    .output_realtime_V_ce0( grp_interp1_fu_252_output_realtime_V_ce0 ),
    .output_realtime_V_we0( grp_interp1_fu_252_output_realtime_V_we0 ),
    .output_realtime_V_d0( grp_interp1_fu_252_output_realtime_V_d0 )
);

output_transfer grp_output_transfer_fu_264(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_output_transfer_fu_264_ap_start ),
    .ap_done( grp_output_transfer_fu_264_ap_done ),
    .ap_idle( grp_output_transfer_fu_264_ap_idle ),
    .ap_ready( grp_output_transfer_fu_264_ap_ready ),
    .output_array_V_address0( grp_output_transfer_fu_264_output_array_V_address0 ),
    .output_array_V_ce0( grp_output_transfer_fu_264_output_array_V_ce0 ),
    .output_array_V_q0( grp_output_transfer_fu_264_output_array_V_q0 ),
    .transfer_array_V_address0( grp_output_transfer_fu_264_transfer_array_V_address0 ),
    .transfer_array_V_ce0( grp_output_transfer_fu_264_transfer_array_V_ce0 ),
    .transfer_array_V_we0( grp_output_transfer_fu_264_transfer_array_V_we0 ),
    .transfer_array_V_d0( grp_output_transfer_fu_264_transfer_array_V_d0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_395_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_365_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_395_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_365_p2)) | ((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_395_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// grp_combine_fu_221_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_combine_fu_221_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_combine_fu_221_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ((~(tmp_s_fu_285_p2 == ap_const_lv1_0) & ~(tmp_36_fu_291_p2 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_fu_297_p2) & ~(ap_const_lv1_0 == tmp_39_fu_359_p2))))) begin
            grp_combine_fu_221_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_combine_fu_221_ap_ready)) begin
            grp_combine_fu_221_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_input_transfer_fu_237_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_input_transfer_fu_237_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_input_transfer_fu_237_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
            grp_input_transfer_fu_237_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_input_transfer_fu_237_ap_ready)) begin
            grp_input_transfer_fu_237_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_interp1_fu_252_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_interp1_fu_252_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_interp1_fu_252_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st10_fsm_8 == ap_CS_fsm)) begin
            grp_interp1_fu_252_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_interp1_fu_252_ap_ready)) begin
            grp_interp1_fu_252_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_output_transfer_fu_264_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_output_transfer_fu_264_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_output_transfer_fu_264_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
            grp_output_transfer_fu_264_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_output_transfer_fu_264_ap_ready)) begin
            grp_output_transfer_fu_264_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_365_p2))) begin
        ii_2_reg_186 <= ii_fu_371_p2;
    end else if (((ap_ST_st6_fsm_5 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_output_transfer_fu_264_ap_done))) begin
        ii_2_reg_186 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_365_p2))) begin
        jj_reg_197 <= ap_const_lv9_0;
    end else if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond8_reg_598))) begin
        jj_reg_197 <= jj_2_reg_602;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_365_p2))) begin
        phi_mul_reg_209 <= ap_const_lv17_0;
    end else if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond8_fu_395_p2))) begin
        phi_mul_reg_209 <= next_mul_fu_407_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        exitcond8_reg_598 <= exitcond8_fu_395_p2;
        jj_2_reg_602 <= jj_2_fu_401_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == grp_input_transfer_fu_237_initialize_o_ap_vld)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == grp_input_transfer_fu_237_initialize_o_ap_vld)))) begin
        initialize <= grp_input_transfer_fu_237_initialize_o;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        input0_V_reg_569[6] <= input0_V_fu_276_p3[6];
input0_V_reg_569[7] <= input0_V_fu_276_p3[7];
input0_V_reg_569[8] <= input0_V_fu_276_p3[8];
input0_V_reg_569[9] <= input0_V_fu_276_p3[9];
input0_V_reg_569[10] <= input0_V_fu_276_p3[10];
input0_V_reg_569[11] <= input0_V_fu_276_p3[11];
input0_V_reg_569[12] <= input0_V_fu_276_p3[12];
input0_V_reg_569[13] <= input0_V_fu_276_p3[13];
input0_V_reg_569[14] <= input0_V_fu_276_p3[14];
input0_V_reg_569[15] <= input0_V_fu_276_p3[15];
input0_V_reg_569[16] <= input0_V_fu_276_p3[16];
input0_V_reg_569[17] <= input0_V_fu_276_p3[17];
input0_V_reg_569[18] <= input0_V_fu_276_p3[18];
input0_V_reg_569[19] <= input0_V_fu_276_p3[19];
input0_V_reg_569[20] <= input0_V_fu_276_p3[20];
input0_V_reg_569[21] <= input0_V_fu_276_p3[21];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == grp_input_transfer_fu_237_input_buffer_pointer_o_ap_vld)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == grp_input_transfer_fu_237_input_buffer_pointer_o_ap_vld)))) begin
        input_buffer_pointer <= grp_input_transfer_fu_237_input_buffer_pointer_o;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st12_fsm_10 == ap_CS_fsm)) begin
        output_count <= tmp_50_fu_505_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(tmp_s_fu_285_p2 == ap_const_lv1_0))) begin
        tmp_36_reg_578 <= tmp_36_fu_291_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ((tmp_s_fu_285_p2 == ap_const_lv1_0) | (tmp_36_fu_291_p2 == ap_const_lv1_0)))) begin
        tmp_37_reg_582 <= tmp_37_fu_297_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (((tmp_s_fu_285_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_37_fu_297_p2)) | ((tmp_36_fu_291_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_37_fu_297_p2))))) begin
        tmp_39_reg_586 <= tmp_39_fu_359_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond8_fu_395_p2))) begin
        tmp_44_reg_612 <= {{mul_cast5_fu_417_p2[ap_const_lv32_23 : ap_const_lv32_1B]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        tmp_s_reg_574 <= tmp_s_fu_285_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st13_fsm_11 == ap_CS_fsm)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st13_fsm_11 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// index_input_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or grp_interp1_fu_252_index_input_V_address0 or tmp_42_fu_390_p1)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        index_input_V_address0 = tmp_42_fu_390_p1;
    end else if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        index_input_V_address0 = grp_interp1_fu_252_index_input_V_address0;
    end else begin
        index_input_V_address0 = tmp_42_fu_390_p1;
    end
end

/// index_input_V_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or exitcond_fu_365_p2 or grp_interp1_fu_252_index_input_V_ce0)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_365_p2))) begin
        index_input_V_ce0 = ap_const_logic_1;
    end else if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        index_input_V_ce0 = grp_interp1_fu_252_index_input_V_ce0;
    end else begin
        index_input_V_ce0 = ap_const_logic_0;
    end
end

/// index_input_V_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or grp_interp1_fu_252_index_input_V_ce1)
begin
    if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        index_input_V_ce1 = grp_interp1_fu_252_index_input_V_ce1;
    end else begin
        index_input_V_ce1 = ap_const_logic_0;
    end
end

/// index_input_V_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_365_p2)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_365_p2))) begin
        index_input_V_we0 = ap_const_logic_1;
    end else begin
        index_input_V_we0 = ap_const_logic_0;
    end
end

/// index_output_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or ap_reg_ppiten_pp1_it1 or grp_interp1_fu_252_index_output_V_address0 or tmp_46_fu_445_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        index_output_V_address0 = tmp_46_fu_445_p1;
    end else if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        index_output_V_address0 = grp_interp1_fu_252_index_output_V_address0;
    end else begin
        index_output_V_address0 = tmp_46_fu_445_p1;
    end
end

/// index_output_V_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or exitcond8_reg_598 or ap_reg_ppiten_pp1_it1 or grp_interp1_fu_252_index_output_V_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond8_reg_598))) begin
        index_output_V_ce0 = ap_const_logic_1;
    end else if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        index_output_V_ce0 = grp_interp1_fu_252_index_output_V_ce0;
    end else begin
        index_output_V_ce0 = ap_const_logic_0;
    end
end

/// index_output_V_we0 assign process. ///
always @ (ap_CS_fsm or exitcond8_reg_598 or ap_reg_ppiten_pp1_it1)
begin
    if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond8_reg_598))) begin
        index_output_V_we0 = ap_const_logic_1;
    end else begin
        index_output_V_we0 = ap_const_logic_0;
    end
end

/// input_array_V_address0 assign process. ///
always @ (ap_CS_fsm or grp_combine_fu_221_input_array_V_address0 or grp_input_transfer_fu_237_input_array_V_address0)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        input_array_V_address0 = grp_input_transfer_fu_237_input_array_V_address0;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        input_array_V_address0 = grp_combine_fu_221_input_array_V_address0;
    end else begin
        input_array_V_address0 = grp_input_transfer_fu_237_input_array_V_address0;
    end
end

/// input_array_V_ce0 assign process. ///
always @ (ap_CS_fsm or grp_combine_fu_221_input_array_V_ce0 or grp_input_transfer_fu_237_input_array_V_ce0)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        input_array_V_ce0 = grp_input_transfer_fu_237_input_array_V_ce0;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        input_array_V_ce0 = grp_combine_fu_221_input_array_V_ce0;
    end else begin
        input_array_V_ce0 = ap_const_logic_0;
    end
end

/// input_array_V_we0 assign process. ///
always @ (ap_CS_fsm or grp_input_transfer_fu_237_input_array_V_we0)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        input_array_V_we0 = grp_input_transfer_fu_237_input_array_V_we0;
    end else begin
        input_array_V_we0 = ap_const_logic_0;
    end
end

/// jj_phi_fu_201_p4 assign process. ///
always @ (ap_CS_fsm or jj_reg_197 or exitcond8_reg_598 or ap_reg_ppiten_pp1_it1 or jj_2_reg_602)
begin
    if (((ap_ST_pp1_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond8_reg_598))) begin
        jj_phi_fu_201_p4 = jj_2_reg_602;
    end else begin
        jj_phi_fu_201_p4 = jj_reg_197;
    end
end

/// output_array_V_address0 assign process. ///
always @ (ap_CS_fsm or grp_combine_fu_221_output_array_V_address0 or grp_output_transfer_fu_264_output_array_V_address0)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        output_array_V_address0 = grp_output_transfer_fu_264_output_array_V_address0;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        output_array_V_address0 = grp_combine_fu_221_output_array_V_address0;
    end else begin
        output_array_V_address0 = grp_output_transfer_fu_264_output_array_V_address0;
    end
end

/// output_array_V_ce0 assign process. ///
always @ (ap_CS_fsm or grp_combine_fu_221_output_array_V_ce0 or grp_output_transfer_fu_264_output_array_V_ce0)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        output_array_V_ce0 = grp_output_transfer_fu_264_output_array_V_ce0;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        output_array_V_ce0 = grp_combine_fu_221_output_array_V_ce0;
    end else begin
        output_array_V_ce0 = ap_const_logic_0;
    end
end

/// output_array_V_we0 assign process. ///
always @ (ap_CS_fsm or grp_combine_fu_221_output_array_V_we0)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        output_array_V_we0 = grp_combine_fu_221_output_array_V_we0;
    end else begin
        output_array_V_we0 = ap_const_logic_0;
    end
end

/// output_r_ap_vld assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st13_fsm_11 == ap_CS_fsm)) begin
        output_r_ap_vld = ap_const_logic_1;
    end else begin
        output_r_ap_vld = ap_const_logic_0;
    end
end

/// output_realtime_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or grp_interp1_fu_252_output_realtime_V_address0 or tmp_47_fu_450_p1)
begin
    if ((ap_ST_st12_fsm_10 == ap_CS_fsm)) begin
        output_realtime_V_address0 = tmp_47_fu_450_p1;
    end else if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        output_realtime_V_address0 = grp_interp1_fu_252_output_realtime_V_address0;
    end else begin
        output_realtime_V_address0 = grp_interp1_fu_252_output_realtime_V_address0;
    end
end

/// output_realtime_V_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or grp_interp1_fu_252_output_realtime_V_ce0)
begin
    if ((ap_ST_st12_fsm_10 == ap_CS_fsm)) begin
        output_realtime_V_ce0 = ap_const_logic_1;
    end else if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        output_realtime_V_ce0 = grp_interp1_fu_252_output_realtime_V_ce0;
    end else begin
        output_realtime_V_ce0 = ap_const_logic_0;
    end
end

/// output_realtime_V_we0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or grp_interp1_fu_252_output_realtime_V_we0)
begin
    if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        output_realtime_V_we0 = grp_interp1_fu_252_output_realtime_V_we0;
    end else begin
        output_realtime_V_we0 = ap_const_logic_0;
    end
end

/// transfer_array_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or grp_interp1_fu_252_transfer_array_V_address0 or grp_output_transfer_fu_264_transfer_array_V_address0)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        transfer_array_V_address0 = grp_output_transfer_fu_264_transfer_array_V_address0;
    end else if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        transfer_array_V_address0 = grp_interp1_fu_252_transfer_array_V_address0;
    end else begin
        transfer_array_V_address0 = grp_output_transfer_fu_264_transfer_array_V_address0;
    end
end

/// transfer_array_V_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or grp_interp1_fu_252_transfer_array_V_ce0 or grp_output_transfer_fu_264_transfer_array_V_ce0)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        transfer_array_V_ce0 = grp_output_transfer_fu_264_transfer_array_V_ce0;
    end else if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        transfer_array_V_ce0 = grp_interp1_fu_252_transfer_array_V_ce0;
    end else begin
        transfer_array_V_ce0 = ap_const_logic_0;
    end
end

/// transfer_array_V_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_574 or tmp_36_reg_578 or tmp_37_reg_582 or tmp_39_reg_586 or grp_interp1_fu_252_transfer_array_V_ce1)
begin
    if (((ap_ST_st11_fsm_9 == ap_CS_fsm) & ((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))))) begin
        transfer_array_V_ce1 = grp_interp1_fu_252_transfer_array_V_ce1;
    end else begin
        transfer_array_V_ce1 = ap_const_logic_0;
    end
end

/// transfer_array_V_we0 assign process. ///
always @ (ap_CS_fsm or grp_output_transfer_fu_264_transfer_array_V_we0)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        transfer_array_V_we0 = grp_output_transfer_fu_264_transfer_array_V_we0;
    end else begin
        transfer_array_V_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_s_fu_285_p2 or tmp_s_reg_574 or tmp_36_fu_291_p2 or tmp_36_reg_578 or tmp_37_fu_297_p2 or tmp_37_reg_582 or tmp_39_fu_359_p2 or tmp_39_reg_586 or exitcond8_fu_395_p2 or ap_reg_ppiten_pp1_it0 or exitcond_fu_365_p2 or grp_combine_fu_221_ap_done or grp_input_transfer_fu_237_ap_done or grp_interp1_fu_252_ap_done or grp_output_transfer_fu_264_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(ap_const_logic_0 == grp_input_transfer_fu_237_ap_done)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st3_fsm_2 : 
            if ((((tmp_s_fu_285_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_37_fu_297_p2)) | ((tmp_s_fu_285_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_39_fu_359_p2)) | ((tmp_36_fu_291_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_37_fu_297_p2)) | ((tmp_36_fu_291_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_39_fu_359_p2)))) begin
                ap_NS_fsm = ap_ST_st11_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_logic_0 == grp_combine_fu_221_ap_done)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            if (~(ap_const_logic_0 == grp_output_transfer_fu_264_ap_done)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st7_fsm_6 : 
            if ((ap_const_lv1_0 == exitcond_fu_365_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_7;
            end
        ap_ST_pp1_stg0_fsm_7 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == exitcond8_fu_395_p2))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_8;
            end
        ap_ST_st10_fsm_8 : 
            ap_NS_fsm = ap_ST_st11_fsm_9;
        ap_ST_st11_fsm_9 : 
            if (~(((~(tmp_s_reg_574 == ap_const_lv1_0) & ~(tmp_36_reg_578 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == tmp_37_reg_582) & ~(ap_const_lv1_0 == tmp_39_reg_586))) & (ap_const_logic_0 == grp_interp1_fu_252_ap_done))) begin
                ap_NS_fsm = ap_ST_st12_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_9;
            end
        ap_ST_st12_fsm_10 : 
            ap_NS_fsm = ap_ST_st13_fsm_11;
        ap_ST_st13_fsm_11 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign exitcond8_fu_395_p2 = (jj_phi_fu_201_p4 == ap_const_lv9_100? 1'b1: 1'b0);
assign exitcond_fu_365_p2 = (ii_2_reg_186 == ap_const_lv9_143? 1'b1: 1'b0);
assign grp_combine_fu_221_ap_start = grp_combine_fu_221_ap_start_ap_start_reg;
assign grp_combine_fu_221_input_array_V_q0 = input_array_V_q0;
assign grp_input_transfer_fu_237_ap_start = grp_input_transfer_fu_237_ap_start_ap_start_reg;
assign grp_input_transfer_fu_237_initialize_i = initialize;
assign grp_input_transfer_fu_237_input_V = input0_V_reg_569;
assign grp_input_transfer_fu_237_input_buffer_pointer_i = input_buffer_pointer;
assign grp_interp1_fu_252_ap_start = grp_interp1_fu_252_ap_start_ap_start_reg;
assign grp_interp1_fu_252_index_input_V_q0 = index_input_V_q0;
assign grp_interp1_fu_252_index_input_V_q1 = index_input_V_q1;
assign grp_interp1_fu_252_index_output_V_q0 = index_output_V_q0;
assign grp_interp1_fu_252_transfer_array_V_q0 = transfer_array_V_q0;
assign grp_interp1_fu_252_transfer_array_V_q1 = transfer_array_V_q1;
assign grp_output_transfer_fu_264_ap_start = grp_output_transfer_fu_264_ap_start_ap_start_reg;
assign grp_output_transfer_fu_264_output_array_V_q0 = output_array_V_q0;
assign ii_fu_371_p2 = (ii_2_reg_186 + ap_const_lv9_1);
assign index_input_V_address1 = grp_interp1_fu_252_index_input_V_address1;
assign index_input_V_d0 = $unsigned(tmp_41_fu_377_p3);
assign index_output_V_d0 = $unsigned(tmp_45_fu_433_p3);
assign input0_V_fu_276_p3 = {{input_r}, {ap_const_lv6_0}};
assign input_array_V_d0 = grp_input_transfer_fu_237_input_array_V_d0;
assign jj_2_fu_401_p2 = (jj_phi_fu_201_p4 + ap_const_lv9_1);
assign mul_cast5_fu_417_p0 = mul_cast5_fu_417_p00;
assign mul_cast5_fu_417_p00 = $unsigned(phi_mul_reg_209);
assign mul_cast5_fu_417_p2 = ($signed({{1'b0}, {mul_cast5_fu_417_p0}}) * $signed('h80809));
assign next_mul_fu_407_p2 = (phi_mul_reg_209 + ap_const_lv17_142);
assign output_array_V_d0 = grp_combine_fu_221_output_array_V_d0;
assign output_r = ret_V_4_fu_556_p3[15:0];
assign output_realtime_V_d0 = grp_interp1_fu_252_output_realtime_V_d0;
assign p_and_f4_fu_473_p3 = {{ap_const_lv24_0}, {tmp_109_fu_469_p1}};
assign p_and_f_fu_315_p3 = {{ap_const_lv24_0}, {tmp_102_fu_311_p1}};
assign p_and_t6_fu_491_p3 = {{ap_const_lv24_0}, {tmp_110_fu_487_p1}};
assign p_and_t_fu_333_p3 = {{ap_const_lv24_0}, {tmp_103_fu_329_p1}};
assign p_neg5_fu_481_p2 = (output_count ^ ap_const_lv32_FFFFFFFF);
assign p_neg_fu_323_p2 = (ap_const_lv32_0 - input_buffer_pointer);
assign p_neg_t7_fu_499_p2 = (ap_const_lv32_0 - p_and_t6_fu_491_p3);
assign p_neg_t_fu_341_p2 = (ap_const_lv32_0 - p_and_t_fu_333_p3);
assign p_s_fu_548_p3 = ((tmp_48_fu_542_p2)? ret_V_fu_514_p4: ret_V_3_fu_536_p2);
assign ret_V_3_fu_536_p2 = (ret_V_fu_514_p4 + ap_const_lv26_1);
assign ret_V_4_fu_556_p3 = ((tmp_105_fu_524_p3)? p_s_fu_548_p3: ret_V_fu_514_p4);
assign ret_V_fu_514_p4 = {{output_realtime_V_q0[ap_const_lv32_1F : ap_const_lv32_6]}};
assign tmp_101_fu_303_p3 = input_buffer_pointer[ap_const_lv32_1F];
assign tmp_102_fu_311_p1 = input_buffer_pointer[7:0];
assign tmp_103_fu_329_p1 = p_neg_fu_323_p2[7:0];
assign tmp_104_fu_355_p1 = tmp_38_fu_347_p3[8:0];
assign tmp_105_fu_524_p3 = output_realtime_V_q0[ap_const_lv32_1F];
assign tmp_106_fu_532_p1 = output_realtime_V_q0[5:0];
assign tmp_108_fu_461_p3 = tmp_49_fu_455_p2[ap_const_lv32_1F];
assign tmp_109_fu_469_p1 = tmp_49_fu_455_p2[7:0];
assign tmp_110_fu_487_p1 = p_neg5_fu_481_p2[7:0];
assign tmp_36_fu_291_p2 = (input_buffer_pointer == ap_const_lv32_3FF? 1'b1: 1'b0);
assign tmp_37_fu_297_p2 = (initialize == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_38_fu_347_p3 = ((tmp_101_fu_303_p3)? p_neg_t_fu_341_p2: p_and_f_fu_315_p3);
assign tmp_39_fu_359_p2 = (tmp_104_fu_355_p1 == ap_const_lv9_FF? 1'b1: 1'b0);
assign tmp_41_fu_377_p3 = {{ii_2_reg_186}, {ap_const_lv6_0}};
assign tmp_42_fu_390_p1 = $unsigned(ii_2_reg_186);
assign tmp_45_fu_433_p3 = {{tmp_44_reg_612}, {ap_const_lv6_0}};
assign tmp_46_fu_445_p1 = $unsigned(jj_reg_197);
assign tmp_47_fu_450_p1 = $signed(output_count);
assign tmp_48_fu_542_p2 = (tmp_106_fu_532_p1 == ap_const_lv6_0? 1'b1: 1'b0);
assign tmp_49_fu_455_p2 = (output_count + ap_const_lv32_1);
assign tmp_50_fu_505_p3 = ((tmp_108_fu_461_p3)? p_neg_t7_fu_499_p2: p_and_f4_fu_473_p3);
assign tmp_s_fu_285_p2 = (initialize == ap_const_lv32_0? 1'b1: 1'b0);
assign transfer_array_V_address1 = grp_interp1_fu_252_transfer_array_V_address1;
assign transfer_array_V_d0 = grp_output_transfer_fu_264_transfer_array_V_d0;
always @ (posedge ap_clk)
begin
    input0_V_reg_569[5:0] <= 6'b000000;
end



endmodule //top

