

================================================================
== Vivado HLS Report for 'dnn2_float_float_dense2_config_s'
================================================================
* Date:           Sun Jul 18 16:10:17 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.845 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      328|      328| 1.917 us | 1.917 us |  328|  328|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                         |                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                 Instance                                |                             Module                            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_22                |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1                |      122|      122|  0.713 us |  0.713 us |    1|    1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_56                            |dense_latency_0_0_0_0_0_0_0_0_0_0_0                            |       62|       62|  0.362 us |  0.362 us |    1|    1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_75  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |      108|      108|  0.631 us |  0.631 us |   13|   13| function |
        |grp_selu_float_float_relu3_config_struct_s_fu_81                         |selu_float_float_relu3_config_struct_s                         |        9|        9| 52.605 ns | 52.605 ns |    1|    1| function |
        |grp_selu_float_float_relu4_config_struct_s_fu_117                        |selu_float_float_relu4_config_struct_s                         |        9|        9| 52.605 ns | 52.605 ns |    1|    1| function |
        |grp_selu_float_float_selu2_config_struct_s_fu_138                        |selu_float_float_selu2_config_struct_s                         |       13|       13| 75.985 ns | 75.985 ns |    5|    5| function |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       48|   3582|   393759|   269564|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|     1465|     -|
|Register             |        -|      -|     2732|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       48|   3582|   396491|   271029|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        3|    116|       45|       62|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |     29|       11|       15|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+--------+--------+-----+
    |                                 Instance                                |                             Module                            | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+--------+--------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_56                            |dense_latency_0_0_0_0_0_0_0_0_0_0_0                            |        0|    750|   64954|   45948|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_75  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        0|    300|   94778|   47239|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_22                |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1                |        0|   2250|  193614|  138191|    0|
    |grp_selu_float_float_relu3_config_struct_s_fu_81                         |selu_float_float_relu3_config_struct_s                         |       30|    180|   25360|   23796|    0|
    |grp_selu_float_float_relu4_config_struct_s_fu_117                        |selu_float_float_relu4_config_struct_s                         |       16|     90|   12685|   11901|    0|
    |grp_selu_float_float_selu2_config_struct_s_fu_138                        |selu_float_float_selu2_config_struct_s                         |        2|     12|    2368|    2489|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+--------+--------+-----+
    |Total                                                                    |                                                               |       48|   3582|  393759|  269564|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+------+-----------+-----+-----------+
    |    Name   |  LUT | Input Size| Bits| Total Bits|
    +-----------+------+-----------+-----+-----------+
    |ap_NS_fsm  |  1465|        330|    1|        330|
    +-----------+------+-----------+-----+-----------+
    |Total      |  1465|        330|    1|        330|
    +-----------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                       |  329|   0|  329|          0|
    |grp_selu_float_float_relu3_config_struct_s_fu_81_ap_start_reg   |    1|   0|    1|          0|
    |grp_selu_float_float_relu4_config_struct_s_fu_117_ap_start_reg  |    1|   0|    1|          0|
    |grp_selu_float_float_selu2_config_struct_s_fu_138_ap_start_reg  |    1|   0|    1|          0|
    |layer2_out_0_reg_581                                            |   32|   0|   32|          0|
    |layer2_out_10_reg_631                                           |   32|   0|   32|          0|
    |layer2_out_11_reg_636                                           |   32|   0|   32|          0|
    |layer2_out_12_reg_641                                           |   32|   0|   32|          0|
    |layer2_out_13_reg_646                                           |   32|   0|   32|          0|
    |layer2_out_14_reg_651                                           |   32|   0|   32|          0|
    |layer2_out_15_reg_656                                           |   32|   0|   32|          0|
    |layer2_out_16_reg_661                                           |   32|   0|   32|          0|
    |layer2_out_17_reg_666                                           |   32|   0|   32|          0|
    |layer2_out_18_reg_671                                           |   32|   0|   32|          0|
    |layer2_out_19_reg_676                                           |   32|   0|   32|          0|
    |layer2_out_1_reg_586                                            |   32|   0|   32|          0|
    |layer2_out_20_reg_681                                           |   32|   0|   32|          0|
    |layer2_out_21_reg_686                                           |   32|   0|   32|          0|
    |layer2_out_22_reg_691                                           |   32|   0|   32|          0|
    |layer2_out_23_reg_696                                           |   32|   0|   32|          0|
    |layer2_out_24_reg_701                                           |   32|   0|   32|          0|
    |layer2_out_25_reg_706                                           |   32|   0|   32|          0|
    |layer2_out_26_reg_711                                           |   32|   0|   32|          0|
    |layer2_out_27_reg_716                                           |   32|   0|   32|          0|
    |layer2_out_28_reg_721                                           |   32|   0|   32|          0|
    |layer2_out_29_reg_726                                           |   32|   0|   32|          0|
    |layer2_out_2_reg_591                                            |   32|   0|   32|          0|
    |layer2_out_3_reg_596                                            |   32|   0|   32|          0|
    |layer2_out_4_reg_601                                            |   32|   0|   32|          0|
    |layer2_out_5_reg_606                                            |   32|   0|   32|          0|
    |layer2_out_6_reg_611                                            |   32|   0|   32|          0|
    |layer2_out_7_reg_616                                            |   32|   0|   32|          0|
    |layer2_out_8_reg_621                                            |   32|   0|   32|          0|
    |layer2_out_9_reg_626                                            |   32|   0|   32|          0|
    |layer3_out_0_reg_731                                            |   32|   0|   32|          0|
    |layer3_out_10_reg_781                                           |   32|   0|   32|          0|
    |layer3_out_11_reg_786                                           |   32|   0|   32|          0|
    |layer3_out_12_reg_791                                           |   32|   0|   32|          0|
    |layer3_out_13_reg_796                                           |   32|   0|   32|          0|
    |layer3_out_14_reg_801                                           |   32|   0|   32|          0|
    |layer3_out_15_reg_806                                           |   32|   0|   32|          0|
    |layer3_out_16_reg_811                                           |   32|   0|   32|          0|
    |layer3_out_17_reg_816                                           |   32|   0|   32|          0|
    |layer3_out_18_reg_821                                           |   32|   0|   32|          0|
    |layer3_out_19_reg_826                                           |   32|   0|   32|          0|
    |layer3_out_1_reg_736                                            |   32|   0|   32|          0|
    |layer3_out_20_reg_831                                           |   32|   0|   32|          0|
    |layer3_out_21_reg_836                                           |   32|   0|   32|          0|
    |layer3_out_22_reg_841                                           |   32|   0|   32|          0|
    |layer3_out_23_reg_846                                           |   32|   0|   32|          0|
    |layer3_out_24_reg_851                                           |   32|   0|   32|          0|
    |layer3_out_25_reg_856                                           |   32|   0|   32|          0|
    |layer3_out_26_reg_861                                           |   32|   0|   32|          0|
    |layer3_out_27_reg_866                                           |   32|   0|   32|          0|
    |layer3_out_28_reg_871                                           |   32|   0|   32|          0|
    |layer3_out_29_reg_876                                           |   32|   0|   32|          0|
    |layer3_out_2_reg_741                                            |   32|   0|   32|          0|
    |layer3_out_3_reg_746                                            |   32|   0|   32|          0|
    |layer3_out_4_reg_751                                            |   32|   0|   32|          0|
    |layer3_out_5_reg_756                                            |   32|   0|   32|          0|
    |layer3_out_6_reg_761                                            |   32|   0|   32|          0|
    |layer3_out_7_reg_766                                            |   32|   0|   32|          0|
    |layer3_out_8_reg_771                                            |   32|   0|   32|          0|
    |layer3_out_9_reg_776                                            |   32|   0|   32|          0|
    |layer4_out_0_reg_881                                            |   32|   0|   32|          0|
    |layer4_out_10_reg_931                                           |   32|   0|   32|          0|
    |layer4_out_11_reg_936                                           |   32|   0|   32|          0|
    |layer4_out_12_reg_941                                           |   32|   0|   32|          0|
    |layer4_out_13_reg_946                                           |   32|   0|   32|          0|
    |layer4_out_14_reg_951                                           |   32|   0|   32|          0|
    |layer4_out_1_reg_886                                            |   32|   0|   32|          0|
    |layer4_out_2_reg_891                                            |   32|   0|   32|          0|
    |layer4_out_3_reg_896                                            |   32|   0|   32|          0|
    |layer4_out_4_reg_901                                            |   32|   0|   32|          0|
    |layer4_out_5_reg_906                                            |   32|   0|   32|          0|
    |layer4_out_6_reg_911                                            |   32|   0|   32|          0|
    |layer4_out_7_reg_916                                            |   32|   0|   32|          0|
    |layer4_out_8_reg_921                                            |   32|   0|   32|          0|
    |layer4_out_9_reg_926                                            |   32|   0|   32|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           | 2732|   0| 2732|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dnn2<float, float, dense2_config> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dnn2<float, float, dense2_config> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dnn2<float, float, dense2_config> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dnn2<float, float, dense2_config> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dnn2<float, float, dense2_config> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dnn2<float, float, dense2_config> | return value |
|input_r_address0  | out |    5|  ap_memory |              input_r              |     array    |
|input_r_ce0       | out |    1|  ap_memory |              input_r              |     array    |
|input_r_q0        |  in |   32|  ap_memory |              input_r              |     array    |
|input_r_address1  | out |    5|  ap_memory |              input_r              |     array    |
|input_r_ce1       | out |    1|  ap_memory |              input_r              |     array    |
|input_r_q1        |  in |   32|  ap_memory |              input_r              |     array    |
|res_address0      | out |    4|  ap_memory |                res                |     array    |
|res_ce0           | out |    1|  ap_memory |                res                |     array    |
|res_we0           | out |    1|  ap_memory |                res                |     array    |
|res_d0            | out |   32|  ap_memory |                res                |     array    |
|res_address1      | out |    4|  ap_memory |                res                |     array    |
|res_ce1           | out |    1|  ap_memory |                res                |     array    |
|res_we1           | out |    1|  ap_memory |                res                |     array    |
|res_d1            | out |   32|  ap_memory |                res                |     array    |
+------------------+-----+-----+------------+-----------------------------------+--------------+

