---
permalink: /projects/
title: "Projects"
author_profile: true
---
<br>

<details>
  <summary>
    <strong>[HW] Modular SPI Master and Slave Design with Flexible CPOL, CPHA, and Packet Width in Verilog</strong>
  </summary>
  <p>
    Designed a modular SPI master and slave supporting different CPOL and CPHA along with different packet width, enabling flexible serial communication.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/VLSI_layout" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Four-Bit Counter Verification using UVM: Focusing on Basic Concepts</strong>
  </summary>
  <p>
    Testing a four-bit counter using universal verification methodology (UVM) focusing on basic concepts, Sequencer, Driver, etc.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/VLSI_layout" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Super Scaler Pipeline Processor with Custom 32-bit ISA for Increased Throughput</strong>
  </summary>
  <p>
      Designed a Super Scaler Pipeline Processor, with fully customized 32bit Instruction Set Architecture (ISA), aiming to increase the throughput.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/VLSI_layout" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Pipelined ARM Processor Design: Hazard Unit vs Forwarding Unit in Xilinx Vivado</strong>
  </summary>
  <p>
     Designed a pipelined ARM processor, exploring the differences between leveraging hazard unit and forwarding unit in terms of latency using Xilinx Vivado.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/VLSI_layout" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Modular Hardware-Based SHA256 Accelerator in Verilog for Cryptography Applications</strong>
  </summary>
  <p>
     Designed modular hardware-based SHA256, aiming to accelerate hash generating built on SHA256 algorithm in the field of Cryptography using Verilog.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/VLSI_layout" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[HW] RGB Segmentation Hardware using Spiking Neural Networks (SNN) for Crosswalk Detection in Roads</strong>
  </summary>
  <p>
     Design a hardware for RGB segmentation based on spiking neural networks (SNN) to detect crosswalks in the roads using Verilog and Q16.16 fixed-point binary representation.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/VLSI_layout" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[HW] CNN-Based Pattern Finder: Bus Functional and RTL Design in SystemC</strong>
  </summary>
  <p>
    Design both bus functional and RT level design of a Pattern Finder using CNNs (Convolutional Neural Networks) to detect specific patterns of its input image using systemC.
    <br>
    üîó <a href="https://github.com/amirhjrad/CNN" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] RISC-V Processors: Single-Cycle, Multi-Cycle, and Pipelined Designs in Verilog</strong>
  </summary>
  <p>
    Designed single-cycle, multi-cycle, and pipeline RISC-V processors in Verilog, developing instruction sets, control units, and datapaths, with strong expertise in computer architecture and instruction pipelining.
    <br>
    üîó <a href="https://github.com/amirhjrad/Risc-v" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Evaluating FIR Filters: Floating-Point vs Fixed-Point Resource Sharing in MATLAB Simulink</strong>
  </summary>
  <p>
     Evaluating FIR Filters using MATLAB Simulink in order to compare the influence of floating-point and fixed-point in resource sharing.
    <br>
    üîó <a href="https://github.com/amirhjrad/ESL_2" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] FIR Calculation Hardware Accelerator Design for NIOS II on Altera FPGA</strong>
  </summary>
  <p>
    Designing a hardware accelerator for FIR calculation based on the NIOS II processor of Altera FPGA board.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/VLSI_layout" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Noise Reduction FIR Filter Design: MATLAB and Verilog Integration</strong>
  </summary>
  <p>
    Designing a FIR filter for the purpose of noise reduction using the integration of MATLAB and Verilog.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/VLSI_layout" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Wallace Tree Multiplier Design with Critical Path Analysis in HSpice</strong>
  </summary>
  <p>
     Designing a multiplier using Wallace Tree Algorithm using HSpice in order to find critical path and evaluate its potential violations (hold time/ setup time violation).
    <br>
    üîó <a href="https://github.com/amirhjrad/VLSI_WALLACE" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Gate Dimension Impact on Power Consumption and Delay in HSpice</strong>
  </summary>
  <p>
    Investigating the effect of gate dimensions on power consumption and delay using HSpice and required library
    <br>
    üîó <a href="https://github.com/amirhjrad/VLSI_CA2" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Leros Processor Design using Chisel Library</strong>
  </summary>
  <p>
      Designing Leros Processor using Chisel library comparing its advantages compared to hardware description languages.
    <br>
    üîó <a href="https://github.com/amirhjrad/ESL_leros" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Multi-Channel Synchronous Serial Demultiplexer (MSSD) RTL Design in Verilog</strong>
  </summary>
  <p>
     Designed RTL architecture of a multi-channel synchronous serial demultiplexer (MSSD) in Verilog, ensuring seamless multi-channel communication with proficient logic design and synchronization.
    <br>
    üîó <a href="https://github.com/amirhjrad/MSSD" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] High-Performance Selection Sorter RTL Design in Verilog</strong>
  </summary>
  <p>
      Developed a high-performance Selection Sorter RTL in Verilog, demonstrating expertise in efficient sorting algorithms, RTL coding, and hardware optimization.
    <br>
    üîó <a href="https://github.com/amirhjrad/SSC" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Optimized Bubble Sort Hardware Architecture in Verilog</strong>
  </summary>
  <p>
     Designed and implemented a robust Bubble Sort hardware architecture in Verilog, optimizing sorting algorithms for performance and demonstrating proficiency in coding and hardware optimization.
    <br>
    üîó <a href="https://github.com/amirhjrad/BubbleSorter" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Transistor-Level Verilog to Assign Statement Conversion using Boolean Algebra</strong>
  </summary>
  <p>
     Developed a C++ program able to convert transistor level Verilog codes to ‚Äúassign‚Äù statements in order to redesign existing designs using Boolean Algebra equations.
    <br>
    üîó <a href="https://github.com/amirhjrad/OO_1" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[HW] Accelerated Selection Sorter Circuit Design using SystemC</strong>
  </summary>
  <p>
     Design a Selection Sorter Circuit (SSC) to accelerate its timing and enhance sequential circuit using systemC hardware design language.
    <br>
    üîó <a href="https://github.com/amirhjrad/SSC_SC" target="_blank">View on GitHub</a>
  </p>
</details>


<details>
  <summary>
    <strong>[HW] Layout Design</strong>
  </summary>
  <p>
     Layout design using L-edit and S-edit regarding certain design rules in VLSI course.
    <br>
    üîó <a href="https://github.com/amirhjrad/VLSI_layout" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Geographic Pricing Analysis of Airbnb Listings with Seasonal Trends</strong>
  </summary>
  <p>
    Built a Tableau dashboard, analyzing 50K+ Airbnb listings, revealing geographic pricing host strategies, and seasonal trends using LOD calculations and interactive filters.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/amirhjrad.github.io" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Real-Time Payment Processing Pipeline: Kafka, PySpark, MongoDB, Fraud Detection, and Dash Analytics</strong>
  </summary>
  <p>
     Built a Kafka-PySpark-MongoDB pipeline, for real-time payment processing, fraud detection, and Dash-powered analytics, handling 100+ events/min.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/bank" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] YOLOv3 Object Detection with COCO Dataset: 80 Classes</strong>
  </summary>
  <p>
     YOLOv3 Object Detection, developed a Jupyter Notebook implementing YOLOv3 (COCO dataset) to detect 80 object classes, drawing labeled bounding boxes with confidence scores using OpenCV.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/BubbleSorter" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Vehicle Speed Estimation using dlib and Haar Cascades</strong>
  </summary>
  <p>
    Vehicle Speed Detection, engineered a Jupyter Notebook to track cars in videos using dlib and Haar Cascades, estimating speed (km/hr) via pixel displacement and saving annotated output.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/CA3" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Real-Time Object Detection with MobileNet SSD: 21 Classes</strong>
  </summary>
  <p>
     Real-Time Object Detection (MobileNet SSD), designed a Jupyter Notebook for object detection using MobileNet SSD (21 classes), processing images, webcam feeds, and videos with bounding boxes and FPS overlay.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/CA5" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Pencil Sketch Effect for Images and Videos using OpenCV</strong>
  </summary>
  <p>
     Face Sketch Effect for Images/Videos, implemented a Jupyter Notebook to convert images and videos into pencil sketches using OpenCV‚Äôs grayscale inversion and Gaussian blur, optimized for real-time webcam processing.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/CNN" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Document Alignment via Homography and Warp Perspective using OpenCV and Matplotlib</strong>
  </summary>
  <p>
    Image Alignment, developed a Jupyter Notebook to align scanned documents to reference templates using OpenCV‚Äôs homography and warpPerspective, with Matplotlib visualization.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/ESL_2" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Dynamic Face Detection and Blurring using OpenCV and Caffe Model</strong>
  </summary>
  <p>
     Face Detection & Blurring, created a Jupyter Notebook leveraging OpenCV‚Äôs Caffe model to detect and dynamically blur faces in images, live webcam streams, and video files with confidence-based filtering.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/esl_leros" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Art-toonify: Cartoon Style Transformation of Images and Videos using OpenCV</strong>
  </summary>
  <p>
    artoonify Images/Videos, built a Python application in Jupyter Notebook to transform images and videos into cartoon style art using OpenCV, incorporating edge masking, bilateral filtering, and FPS visualization.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/Filter-Image" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Real-Time Age and Gender Prediction using OpenCV and Deep Learning Models</strong>
  </summary>
  <p>
    Age & Gender Detection, developed a Jupyter Notebook for real-time age and gender prediction using OpenCV and pre-trained Caffe/TensorFlow models, processing images, webcam feeds, and videos with FPS monitoring.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/hospital" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Advanced Image Processing Techniques: Transformations, Metadata Extraction, and Lesion Detection</strong>
  </summary>
  <p>
    Image Processing and Analysis, using Jupyter Notebooks with Python libraries (PIL, OpenCV, NumPy, Matplotlib, scikit-image, and exiftool) to demonstrate image processing techniques‚Äîincluding transformations, metadata extraction, similarity comparison, and lesion detection.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/LCS" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Convolutional Kernels and Filters in Computer Vision</strong>
  </summary>
  <p>
     Developed a Jupyter Notebook on convolution, kernels, and 1D and 2D filters, in the context of computer Vision and Signal processing, blending theory and practical implementations.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/MSSD" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] RGB Segmentation Using SNNs (LIF)</strong>
  </summary>
  <p>
     Designing and training a LIF model of spiking neural networks (SNN) for the purpose of RGB segmentation specified to crosswalk detection of the input image.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/OO_1" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] RGB Segmentation Using MLP</strong>
  </summary>
  <p>
     Designing and training a multi-layer-perceptron (MLP) from the scratch for the purpose of RGB segmentation specified to crosswalk detection of the input image.
    <br>
    <!-- üîó <a href="https://github.com/amirhjrad/Risc-v" target="_blank">View on GitHub</a> -->
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Banking System</strong>
  </summary>
  <p>
    Designed a comprehensive banking system in C++ with account management, transaction processing, and data security, utilizing object-oriented programming for modularity and extensibility.
    <br>
    üîó <a href="https://github.com/amirhjrad/bank" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Bomberman</strong>
  </summary>
  <p>
    Developed a captivating Bomberman game in C++ with engaging mechanics, graphics, and sound effects, showcasing proficiency in game development using object-oriented programming and C++ graphics libraries, algorithms, and data structures.
    <br>
    üîó <a href="https://github.com/amirhjrad/CA5" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Hospital Reservation System</strong>
  </summary>
  <p>
    Designed a hospital reservation system in C++ for efficient appointment scheduling and management, ensuring reliability, scalability, and data integrity through sound software engineering principles.
    <br>
    üîó <a href="https://github.com/amirhjrad/hospital" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Filtering BMP Images</strong>
  </summary>
  <p>
    Developed a C++ filter app for applying effects to BMP images and saving modified versions, demonstrating expertise in image processing algorithms and file handling leveraging object-oriented programming concepts.
    <br>
    üîó <a href="https://github.com/amirhjrad/filter-image" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Sputify</strong>
  </summary>
  <p>
    Created the Spotify-like web application named Sputify in C++, applying object-oriented programming principles on music streaming, playlist management, and user authentication, showcasing skills in web development, database integration, and server-side programming.
    <br>
    üîó <a href="https://github.com/amirhjrad/Sputify" target="_blank">View on GitHub</a>
  </p>
</details>

<details>
  <summary>
    <strong>[SW] Communication Modulations Implementation</strong>
  </summary>
  <p>
    Designed and implemented analog and digital signal modulation methods (AM, DSB, SSB, PM, FM) in MATLAB, 
    evaluating performance with and without noise, and developed a strong understanding of digital modulation techniques like 
    PCM and PWM. 
    <br>
    üîó <a href="https://github.com/amirhjrad/CA3" target="_blank">View on GitHub</a>
  </p>
</details>


