INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/CntrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CntrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/IncrPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncrPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/REGFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sim_1/imports/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
