#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ce412fce50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ce412fd490 .scope module, "forward_view_tb" "forward_view_tb" 3 4;
 .timescale -9 -12;
v000001ce414415d0_0 .var "clk_in", 0 0;
v000001ce41440590_0 .var "direction", 8 0;
v000001ce41441170_0 .var "hcount_in", 10 0;
v000001ce4143fe10_0 .var "opponent_x", 10 0;
v000001ce41441b70_0 .var "opponent_y", 10 0;
v000001ce41440e50_0 .net "pixel_out", 11 0, v000001ce41441990_0;  1 drivers
v000001ce41440630_0 .var "player_x", 10 0;
v000001ce414403b0_0 .var "player_y", 10 0;
v000001ce4143fcd0_0 .var "rst_in", 0 0;
v000001ce41441a30_0 .var "vcount_in", 9 0;
S_000001ce412fcb30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 48, 3 48 0, S_000001ce412fd490;
 .timescale -9 -12;
v000001ce413afc70_0 .var/2s "i", 31 0;
S_000001ce412fd620 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 49, 3 49 0, S_000001ce412fcb30;
 .timescale -9 -12;
v000001ce413b1070_0 .var/2s "j", 31 0;
S_000001ce412fd7b0 .scope module, "uut" "forward_view" 3 18, 4 6 0, S_000001ce412fd490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "hcount_in";
    .port_info 3 /INPUT 10 "vcount_in";
    .port_info 4 /INPUT 9 "direction";
    .port_info 5 /INPUT 11 "player_x";
    .port_info 6 /INPUT 11 "player_y";
    .port_info 7 /INPUT 11 "opponent_x";
    .port_info 8 /INPUT 11 "opponent_y";
    .port_info 9 /OUTPUT 12 "pixel_out";
L_000001ce41382400 .functor AND 1, L_000001ce414410d0, L_000001ce414406d0, C4<1>, C4<1>;
L_000001ce413829b0 .functor AND 1, L_000001ce4143fd70, L_000001ce41440f90, C4<1>, C4<1>;
L_000001ce41382470 .functor AND 1, L_000001ce41382400, L_000001ce413829b0, C4<1>, C4<1>;
L_000001ce413826a0 .functor AND 1, L_000001ce41440310, L_000001ce414412b0, C4<1>, C4<1>;
L_000001ce41382940 .functor AND 1, L_000001ce41441490, L_000001ce41441f30, C4<1>, C4<1>;
L_000001ce41382b70 .functor AND 1, L_000001ce413826a0, L_000001ce41382940, C4<1>, C4<1>;
v000001ce41437090_0 .net *"_ivl_0", 31 0, L_000001ce41441e90;  1 drivers
v000001ce414391b0_0 .net *"_ivl_100", 31 0, L_000001ce414413f0;  1 drivers
L_000001ce414440e8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce41437310_0 .net *"_ivl_103", 20 0, L_000001ce414440e8;  1 drivers
v000001ce4143aa10_0 .net *"_ivl_104", 0 0, L_000001ce41441490;  1 drivers
v000001ce414399d0_0 .net *"_ivl_106", 31 0, L_000001ce41441530;  1 drivers
L_000001ce41444130 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143a790_0 .net *"_ivl_109", 20 0, L_000001ce41444130;  1 drivers
L_000001ce41443bd8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143a0b0_0 .net *"_ivl_11", 20 0, L_000001ce41443bd8;  1 drivers
L_000001ce41444178 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ce41439930_0 .net/2u *"_ivl_110", 31 0, L_000001ce41444178;  1 drivers
v000001ce4143a5b0_0 .net *"_ivl_112", 31 0, L_000001ce41441670;  1 drivers
v000001ce41439a70_0 .net *"_ivl_114", 31 0, L_000001ce414417b0;  1 drivers
L_000001ce414441c0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143ac90_0 .net *"_ivl_117", 19 0, L_000001ce414441c0;  1 drivers
v000001ce4143ad30_0 .net *"_ivl_118", 0 0, L_000001ce41441f30;  1 drivers
v000001ce41439b10_0 .net *"_ivl_12", 0 0, L_000001ce414410d0;  1 drivers
v000001ce41439c50_0 .net *"_ivl_121", 0 0, L_000001ce41382940;  1 drivers
v000001ce4143a830_0 .net *"_ivl_125", 4 0, L_000001ce41441850;  1 drivers
L_000001ce41444208 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v000001ce4143a510_0 .net/2u *"_ivl_126", 4 0, L_000001ce41444208;  1 drivers
v000001ce4143add0_0 .net *"_ivl_128", 4 0, L_000001ce41442070;  1 drivers
v000001ce4143abf0_0 .net *"_ivl_131", 4 0, L_000001ce41442110;  1 drivers
v000001ce41439750_0 .net *"_ivl_132", 4 0, L_000001ce414421b0;  1 drivers
v000001ce41439ed0_0 .net *"_ivl_135", 4 0, L_000001ce41442250;  1 drivers
L_000001ce41444250 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v000001ce41439bb0_0 .net/2u *"_ivl_136", 4 0, L_000001ce41444250;  1 drivers
v000001ce41439cf0_0 .net *"_ivl_138", 4 0, L_000001ce414422f0;  1 drivers
v000001ce4143a970_0 .net *"_ivl_14", 31 0, L_000001ce41440b30;  1 drivers
v000001ce41439d90_0 .net *"_ivl_141", 4 0, L_000001ce414430b0;  1 drivers
v000001ce4143a8d0_0 .net *"_ivl_142", 4 0, L_000001ce41442cf0;  1 drivers
v000001ce4143a1f0_0 .net *"_ivl_147", 4 0, L_000001ce41443330;  1 drivers
L_000001ce41444298 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v000001ce4143aab0_0 .net/2u *"_ivl_148", 4 0, L_000001ce41444298;  1 drivers
v000001ce41439e30_0 .net *"_ivl_150", 4 0, L_000001ce41443a10;  1 drivers
v000001ce4143a3d0_0 .net *"_ivl_153", 4 0, L_000001ce41443970;  1 drivers
v000001ce4143a290_0 .net *"_ivl_154", 4 0, L_000001ce414426b0;  1 drivers
v000001ce414397f0_0 .net *"_ivl_157", 4 0, L_000001ce41443010;  1 drivers
L_000001ce414442e0 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v000001ce4143ab50_0 .net/2u *"_ivl_158", 4 0, L_000001ce414442e0;  1 drivers
v000001ce4143a330_0 .net *"_ivl_160", 4 0, L_000001ce41442ed0;  1 drivers
v000001ce41439890_0 .net *"_ivl_163", 4 0, L_000001ce41443650;  1 drivers
v000001ce4143a150_0 .net *"_ivl_164", 4 0, L_000001ce41442e30;  1 drivers
v000001ce41439f70_0 .net *"_ivl_169", 0 0, L_000001ce414438d0;  1 drivers
L_000001ce41443c20 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143a010_0 .net *"_ivl_17", 20 0, L_000001ce41443c20;  1 drivers
v000001ce4143a470_0 .net *"_ivl_170", 31 0, L_000001ce414433d0;  1 drivers
L_000001ce41444328 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143a650_0 .net *"_ivl_173", 30 0, L_000001ce41444328;  1 drivers
L_000001ce41444370 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ce4143a6f0_0 .net/2u *"_ivl_174", 31 0, L_000001ce41444370;  1 drivers
v000001ce4143cea0_0 .net *"_ivl_176", 0 0, L_000001ce41442bb0;  1 drivers
L_000001ce414443b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ce4143ccc0_0 .net/2u *"_ivl_178", 3 0, L_000001ce414443b8;  1 drivers
L_000001ce41443c68 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143ce00_0 .net/2u *"_ivl_18", 31 0, L_000001ce41443c68;  1 drivers
v000001ce4143b780_0 .net *"_ivl_181", 3 0, L_000001ce41443470;  1 drivers
v000001ce4143cae0_0 .net *"_ivl_182", 3 0, L_000001ce41442f70;  1 drivers
v000001ce4143c0e0_0 .net *"_ivl_185", 0 0, L_000001ce414431f0;  1 drivers
v000001ce4143cb80_0 .net *"_ivl_186", 31 0, L_000001ce41442610;  1 drivers
L_000001ce41444400 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143b140_0 .net *"_ivl_189", 30 0, L_000001ce41444400;  1 drivers
L_000001ce41444448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ce4143c400_0 .net/2u *"_ivl_190", 31 0, L_000001ce41444448;  1 drivers
v000001ce4143c220_0 .net *"_ivl_192", 0 0, L_000001ce41443290;  1 drivers
L_000001ce41444490 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ce4143d3a0_0 .net/2u *"_ivl_194", 3 0, L_000001ce41444490;  1 drivers
v000001ce4143c2c0_0 .net *"_ivl_197", 3 0, L_000001ce41442750;  1 drivers
v000001ce4143b960_0 .net *"_ivl_198", 3 0, L_000001ce41442c50;  1 drivers
v000001ce4143c540_0 .net *"_ivl_20", 31 0, L_000001ce4143ff50;  1 drivers
v000001ce4143ba00_0 .net *"_ivl_203", 4 0, L_000001ce414427f0;  1 drivers
v000001ce4143b000_0 .net *"_ivl_205", 4 0, L_000001ce414429d0;  1 drivers
L_000001ce414444d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001ce4143b1e0_0 .net/2u *"_ivl_208", 7 0, L_000001ce414444d8;  1 drivers
v000001ce4143cc20_0 .net *"_ivl_211", 7 0, L_000001ce41442890;  1 drivers
v000001ce4143c860_0 .net *"_ivl_22", 31 0, L_000001ce414408b0;  1 drivers
L_000001ce41443cb0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143d300_0 .net *"_ivl_25", 19 0, L_000001ce41443cb0;  1 drivers
v000001ce4143b6e0_0 .net *"_ivl_26", 0 0, L_000001ce414406d0;  1 drivers
v000001ce4143b8c0_0 .net *"_ivl_262", 31 0, L_000001ce41442430;  1 drivers
L_000001ce41444b50 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143b640_0 .net *"_ivl_265", 27 0, L_000001ce41444b50;  1 drivers
L_000001ce41444b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143c360_0 .net/2u *"_ivl_266", 31 0, L_000001ce41444b98;  1 drivers
v000001ce4143d620_0 .net *"_ivl_29", 0 0, L_000001ce41382400;  1 drivers
v000001ce4143b460_0 .net *"_ivl_290", 31 0, L_000001ce414424d0;  1 drivers
L_000001ce41444dd8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143bdc0_0 .net *"_ivl_293", 27 0, L_000001ce41444dd8;  1 drivers
L_000001ce41444e20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ce4143cd60_0 .net/2u *"_ivl_294", 31 0, L_000001ce41444e20;  1 drivers
L_000001ce41443b48 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143c180_0 .net *"_ivl_3", 19 0, L_000001ce41443b48;  1 drivers
v000001ce4143b0a0_0 .net *"_ivl_30", 31 0, L_000001ce41440450;  1 drivers
v000001ce4143d6c0_0 .net *"_ivl_318", 31 0, L_000001ce41443510;  1 drivers
L_000001ce41445060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143b500_0 .net *"_ivl_321", 27 0, L_000001ce41445060;  1 drivers
L_000001ce414450a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001ce4143b820_0 .net/2u *"_ivl_322", 31 0, L_000001ce414450a8;  1 drivers
L_000001ce41443cf8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143baa0_0 .net *"_ivl_33", 19 0, L_000001ce41443cf8;  1 drivers
L_000001ce41443d40 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v000001ce4143c9a0_0 .net/2u *"_ivl_34", 31 0, L_000001ce41443d40;  1 drivers
v000001ce4143b280_0 .net *"_ivl_346", 31 0, L_000001ce4149f310;  1 drivers
L_000001ce414452e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143c4a0_0 .net *"_ivl_349", 27 0, L_000001ce414452e8;  1 drivers
L_000001ce41445330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001ce4143bc80_0 .net/2u *"_ivl_350", 31 0, L_000001ce41445330;  1 drivers
v000001ce4143cf40_0 .net *"_ivl_36", 31 0, L_000001ce414404f0;  1 drivers
v000001ce4143cfe0_0 .net *"_ivl_374", 31 0, L_000001ce4149ecd0;  1 drivers
L_000001ce41445570 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143c900_0 .net *"_ivl_377", 27 0, L_000001ce41445570;  1 drivers
L_000001ce414455b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ce4143bf00_0 .net/2u *"_ivl_378", 31 0, L_000001ce414455b8;  1 drivers
v000001ce4143bb40_0 .net *"_ivl_38", 31 0, L_000001ce41440090;  1 drivers
L_000001ce41443b90 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v000001ce4143bbe0_0 .net/2u *"_ivl_4", 31 0, L_000001ce41443b90;  1 drivers
v000001ce4143af60_0 .net *"_ivl_402", 31 0, L_000001ce4149f630;  1 drivers
L_000001ce414457f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143d080_0 .net *"_ivl_405", 27 0, L_000001ce414457f8;  1 drivers
L_000001ce41445840 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001ce4143d120_0 .net/2u *"_ivl_406", 31 0, L_000001ce41445840;  1 drivers
L_000001ce41443d88 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143b320_0 .net *"_ivl_41", 20 0, L_000001ce41443d88;  1 drivers
v000001ce4143d1c0_0 .net *"_ivl_42", 0 0, L_000001ce4143fd70;  1 drivers
v000001ce4143b3c0_0 .net *"_ivl_430", 31 0, L_000001ce4149f9f0;  1 drivers
L_000001ce41445a80 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143b5a0_0 .net *"_ivl_433", 27 0, L_000001ce41445a80;  1 drivers
L_000001ce41445ac8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v000001ce4143ca40_0 .net/2u *"_ivl_434", 31 0, L_000001ce41445ac8;  1 drivers
v000001ce4143bd20_0 .net *"_ivl_44", 31 0, L_000001ce41440130;  1 drivers
v000001ce4143d260_0 .net *"_ivl_458", 31 0, L_000001ce4149eb90;  1 drivers
L_000001ce41445d08 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143c5e0_0 .net *"_ivl_461", 27 0, L_000001ce41445d08;  1 drivers
L_000001ce41445d50 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000001ce4143be60_0 .net/2u *"_ivl_462", 31 0, L_000001ce41445d50;  1 drivers
L_000001ce41443dd0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143d440_0 .net *"_ivl_47", 20 0, L_000001ce41443dd0;  1 drivers
L_000001ce41443e18 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143d4e0_0 .net/2u *"_ivl_48", 31 0, L_000001ce41443e18;  1 drivers
v000001ce4143bfa0_0 .net *"_ivl_50", 31 0, L_000001ce41440270;  1 drivers
o000001ce413c3c88 .functor BUFZ 72, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001ce4143c680_0 name=_ivl_515
v000001ce4143c040_0 .net *"_ivl_52", 31 0, L_000001ce41440810;  1 drivers
L_000001ce41443e60 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143c720_0 .net *"_ivl_55", 19 0, L_000001ce41443e60;  1 drivers
v000001ce4143c7c0_0 .net *"_ivl_56", 0 0, L_000001ce41440f90;  1 drivers
v000001ce4143d580_0 .net *"_ivl_59", 0 0, L_000001ce413829b0;  1 drivers
v000001ce4143e700_0 .net *"_ivl_6", 31 0, L_000001ce414409f0;  1 drivers
v000001ce4143e340_0 .net *"_ivl_62", 31 0, L_000001ce41441c10;  1 drivers
L_000001ce41443ea8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143e200_0 .net *"_ivl_65", 19 0, L_000001ce41443ea8;  1 drivers
L_000001ce41443ef0 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v000001ce4143e3e0_0 .net/2u *"_ivl_66", 31 0, L_000001ce41443ef0;  1 drivers
v000001ce4143e840_0 .net *"_ivl_68", 31 0, L_000001ce41440950;  1 drivers
v000001ce4143e160_0 .net *"_ivl_70", 31 0, L_000001ce41441cb0;  1 drivers
L_000001ce41443f38 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143d8a0_0 .net *"_ivl_73", 20 0, L_000001ce41443f38;  1 drivers
v000001ce4143d940_0 .net *"_ivl_74", 0 0, L_000001ce41440310;  1 drivers
v000001ce4143dbc0_0 .net *"_ivl_76", 31 0, L_000001ce41440db0;  1 drivers
L_000001ce41443f80 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143e7a0_0 .net *"_ivl_79", 20 0, L_000001ce41443f80;  1 drivers
v000001ce4143e0c0_0 .net *"_ivl_8", 31 0, L_000001ce41440d10;  1 drivers
L_000001ce41443fc8 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143d9e0_0 .net/2u *"_ivl_80", 31 0, L_000001ce41443fc8;  1 drivers
v000001ce4143e5c0_0 .net *"_ivl_82", 31 0, L_000001ce41440ef0;  1 drivers
v000001ce4143da80_0 .net *"_ivl_84", 31 0, L_000001ce41441030;  1 drivers
L_000001ce41444010 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143e8e0_0 .net *"_ivl_87", 19 0, L_000001ce41444010;  1 drivers
v000001ce4143e480_0 .net *"_ivl_88", 0 0, L_000001ce414412b0;  1 drivers
v000001ce4143eca0_0 .net *"_ivl_91", 0 0, L_000001ce413826a0;  1 drivers
v000001ce4143db20_0 .net *"_ivl_92", 31 0, L_000001ce41441350;  1 drivers
L_000001ce41444058 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4143e980_0 .net *"_ivl_95", 19 0, L_000001ce41444058;  1 drivers
L_000001ce414440a0 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v000001ce4143e520_0 .net/2u *"_ivl_96", 31 0, L_000001ce414440a0;  1 drivers
v000001ce4143ed40_0 .net *"_ivl_98", 31 0, L_000001ce41441710;  1 drivers
v000001ce4143ec00_0 .net "clk_in", 0 0, v000001ce414415d0_0;  1 drivers
v000001ce4143ede0_0 .var/s "conv_x", 21 0;
v000001ce4143d760_0 .var/s "conv_y", 21 0;
v000001ce4143d800_0 .net/s "cos", 10 0, L_000001ce41382080;  1 drivers
v000001ce4143dee0_0 .net "direction", 8 0, v000001ce41440590_0;  1 drivers
v000001ce4143eac0_0 .net "hcount_in", 10 0, v000001ce41441170_0;  1 drivers
v000001ce4143ea20_0 .var "hcount_pipe", 21 0;
v000001ce4143dc60_0 .net "in_opponent", 0 0, L_000001ce41382b70;  1 drivers
v000001ce4143df80_0 .var "in_opponent_pipe", 3 0;
v000001ce4143dd00_0 .net "in_player", 0 0, L_000001ce41382470;  1 drivers
v000001ce4143e660_0 .var "in_player_pipe", 3 0;
v000001ce4143dda0_0 .var/s "loc_x", 11 0;
v000001ce4143de40_0 .var/s "loc_y", 11 0;
v000001ce4143e020_0 .net/s "log", 12 0, L_000001ce41382b00;  1 drivers
v000001ce4143eb60_0 .net "opponent_addr", 9 0, L_000001ce414436f0;  1 drivers
v000001ce4143e2a0_0 .net "opponent_x", 10 0, v000001ce4143fe10_0;  1 drivers
v000001ce41441d50_0 .net "opponent_y", 10 0, v000001ce41441b70_0;  1 drivers
v000001ce41440bd0_0 .net "output_color", 191 0, L_000001ce4149ec30;  1 drivers
v000001ce4143fff0_0 .net "palette_addr", 79 0, L_000001ce4149f450;  1 drivers
v000001ce41441990_0 .var "pixel_out", 11 0;
v000001ce414401d0_0 .net "player_addr", 9 0, L_000001ce41443150;  1 drivers
v000001ce41441fd0_0 .var "player_addr_pipe", 19 0;
v000001ce4143fc30_0 .net "player_x", 10 0, v000001ce41440630_0;  1 drivers
v000001ce41440770_0 .net "player_y", 10 0, v000001ce414403b0_0;  1 drivers
v000001ce414418f0_0 .net "rst_in", 0 0, v000001ce4143fcd0_0;  1 drivers
v000001ce41441ad0_0 .net/s "sin", 10 0, L_000001ce41382710;  1 drivers
v000001ce41441210_0 .net "sprite_addr", 9 0, L_000001ce41442390;  1 drivers
v000001ce4143feb0_0 .net "sprite_type", 3 0, v000001ce41438670_0;  1 drivers
v000001ce4143fb90_0 .var "sprite_type_pipe", 7 0;
v000001ce41440a90_0 .net "track_addr", 7 0, L_000001ce414435b0;  1 drivers
v000001ce41440c70_0 .net "vcount_in", 9 0, v000001ce41441a30_0;  1 drivers
v000001ce41441df0_0 .var "vcount_pipe", 19 0;
L_000001ce41441e90 .concat [ 12 20 0 0], v000001ce4143dda0_0, L_000001ce41443b48;
L_000001ce414409f0 .arith/sum 32, L_000001ce41441e90, L_000001ce41443b90;
L_000001ce41440d10 .concat [ 11 21 0 0], v000001ce41440630_0, L_000001ce41443bd8;
L_000001ce414410d0 .cmp/ge 32, L_000001ce414409f0, L_000001ce41440d10;
L_000001ce41440b30 .concat [ 11 21 0 0], v000001ce41440630_0, L_000001ce41443c20;
L_000001ce4143ff50 .arith/sum 32, L_000001ce41440b30, L_000001ce41443c68;
L_000001ce414408b0 .concat [ 12 20 0 0], v000001ce4143dda0_0, L_000001ce41443cb0;
L_000001ce414406d0 .cmp/ge 32, L_000001ce4143ff50, L_000001ce414408b0;
L_000001ce41440450 .concat [ 12 20 0 0], v000001ce4143de40_0, L_000001ce41443cf8;
L_000001ce414404f0 .arith/sum 32, L_000001ce41440450, L_000001ce41443d40;
L_000001ce41440090 .concat [ 11 21 0 0], v000001ce414403b0_0, L_000001ce41443d88;
L_000001ce4143fd70 .cmp/ge 32, L_000001ce414404f0, L_000001ce41440090;
L_000001ce41440130 .concat [ 11 21 0 0], v000001ce414403b0_0, L_000001ce41443dd0;
L_000001ce41440270 .arith/sum 32, L_000001ce41440130, L_000001ce41443e18;
L_000001ce41440810 .concat [ 12 20 0 0], v000001ce4143de40_0, L_000001ce41443e60;
L_000001ce41440f90 .cmp/ge 32, L_000001ce41440270, L_000001ce41440810;
L_000001ce41441c10 .concat [ 12 20 0 0], v000001ce4143dda0_0, L_000001ce41443ea8;
L_000001ce41440950 .arith/sum 32, L_000001ce41441c10, L_000001ce41443ef0;
L_000001ce41441cb0 .concat [ 11 21 0 0], v000001ce4143fe10_0, L_000001ce41443f38;
L_000001ce41440310 .cmp/ge 32, L_000001ce41440950, L_000001ce41441cb0;
L_000001ce41440db0 .concat [ 11 21 0 0], v000001ce4143fe10_0, L_000001ce41443f80;
L_000001ce41440ef0 .arith/sum 32, L_000001ce41440db0, L_000001ce41443fc8;
L_000001ce41441030 .concat [ 12 20 0 0], v000001ce4143dda0_0, L_000001ce41444010;
L_000001ce414412b0 .cmp/ge 32, L_000001ce41440ef0, L_000001ce41441030;
L_000001ce41441350 .concat [ 12 20 0 0], v000001ce4143de40_0, L_000001ce41444058;
L_000001ce41441710 .arith/sum 32, L_000001ce41441350, L_000001ce414440a0;
L_000001ce414413f0 .concat [ 11 21 0 0], v000001ce41441b70_0, L_000001ce414440e8;
L_000001ce41441490 .cmp/ge 32, L_000001ce41441710, L_000001ce414413f0;
L_000001ce41441530 .concat [ 11 21 0 0], v000001ce41441b70_0, L_000001ce41444130;
L_000001ce41441670 .arith/sum 32, L_000001ce41441530, L_000001ce41444178;
L_000001ce414417b0 .concat [ 12 20 0 0], v000001ce4143de40_0, L_000001ce414441c0;
L_000001ce41441f30 .cmp/ge 32, L_000001ce41441670, L_000001ce414417b0;
L_000001ce41441850 .part v000001ce4143de40_0, 2, 5;
L_000001ce41442070 .arith/sum 5, L_000001ce41441850, L_000001ce41444208;
L_000001ce41442110 .part v000001ce414403b0_0, 2, 5;
L_000001ce414421b0 .arith/sub 5, L_000001ce41442070, L_000001ce41442110;
L_000001ce41442250 .part v000001ce4143dda0_0, 2, 5;
L_000001ce414422f0 .arith/sum 5, L_000001ce41442250, L_000001ce41444250;
L_000001ce414430b0 .part v000001ce41440630_0, 2, 5;
L_000001ce41442cf0 .arith/sub 5, L_000001ce414422f0, L_000001ce414430b0;
L_000001ce41443150 .concat [ 5 5 0 0], L_000001ce41442cf0, L_000001ce414421b0;
L_000001ce41443330 .part v000001ce4143de40_0, 2, 5;
L_000001ce41443a10 .arith/sum 5, L_000001ce41443330, L_000001ce41444298;
L_000001ce41443970 .part v000001ce41441b70_0, 2, 5;
L_000001ce414426b0 .arith/sub 5, L_000001ce41443a10, L_000001ce41443970;
L_000001ce41443010 .part v000001ce4143dda0_0, 2, 5;
L_000001ce41442ed0 .arith/sum 5, L_000001ce41443010, L_000001ce414442e0;
L_000001ce41443650 .part v000001ce4143fe10_0, 2, 5;
L_000001ce41442e30 .arith/sub 5, L_000001ce41442ed0, L_000001ce41443650;
L_000001ce414436f0 .concat [ 5 5 0 0], L_000001ce41442e30, L_000001ce414426b0;
L_000001ce414438d0 .part v000001ce4143de40_0, 11, 1;
L_000001ce414433d0 .concat [ 1 31 0 0], L_000001ce414438d0, L_000001ce41444328;
L_000001ce41442bb0 .cmp/eq 32, L_000001ce414433d0, L_000001ce41444370;
L_000001ce41443470 .part v000001ce4143de40_0, 7, 4;
L_000001ce41442f70 .functor MUXZ 4, L_000001ce41443470, L_000001ce414443b8, L_000001ce41442bb0, C4<>;
L_000001ce414431f0 .part v000001ce4143dda0_0, 11, 1;
L_000001ce41442610 .concat [ 1 31 0 0], L_000001ce414431f0, L_000001ce41444400;
L_000001ce41443290 .cmp/eq 32, L_000001ce41442610, L_000001ce41444448;
L_000001ce41442750 .part v000001ce4143dda0_0, 7, 4;
L_000001ce41442c50 .functor MUXZ 4, L_000001ce41442750, L_000001ce41444490, L_000001ce41443290, C4<>;
L_000001ce414435b0 .concat [ 4 4 0 0], L_000001ce41442c50, L_000001ce41442f70;
L_000001ce414427f0 .part v000001ce4143de40_0, 2, 5;
L_000001ce414429d0 .part v000001ce4143dda0_0, 2, 5;
L_000001ce41442390 .concat [ 5 5 0 0], L_000001ce414429d0, L_000001ce414427f0;
L_000001ce41442890 .part v000001ce41441a30_0, 0, 8;
L_000001ce41443790 .arith/sub 8, L_000001ce414444d8, L_000001ce41442890;
L_000001ce41442930 .part L_000001ce4149f450, 0, 8;
L_000001ce41442430 .concat [ 4 28 0 0], v000001ce41438670_0, L_000001ce41444b50;
L_000001ce41442a70 .cmp/eq 32, L_000001ce41442430, L_000001ce41444b98;
L_000001ce41442b10 .part L_000001ce4149f450, 8, 8;
L_000001ce414424d0 .concat [ 4 28 0 0], v000001ce41438670_0, L_000001ce41444dd8;
L_000001ce41442570 .cmp/eq 32, L_000001ce414424d0, L_000001ce41444e20;
L_000001ce41442d90 .part L_000001ce4149f450, 16, 8;
L_000001ce41443510 .concat [ 4 28 0 0], v000001ce41438670_0, L_000001ce41445060;
L_000001ce41443830 .cmp/eq 32, L_000001ce41443510, L_000001ce414450a8;
L_000001ce4149ea50 .part L_000001ce4149f450, 24, 8;
L_000001ce4149f310 .concat [ 4 28 0 0], v000001ce41438670_0, L_000001ce414452e8;
L_000001ce4149f950 .cmp/eq 32, L_000001ce4149f310, L_000001ce41445330;
L_000001ce4149f590 .part L_000001ce4149f450, 32, 8;
L_000001ce4149ecd0 .concat [ 4 28 0 0], v000001ce41438670_0, L_000001ce41445570;
L_000001ce4149eaf0 .cmp/eq 32, L_000001ce4149ecd0, L_000001ce414455b8;
L_000001ce4149fa90 .part L_000001ce4149f450, 40, 8;
L_000001ce4149f630 .concat [ 4 28 0 0], v000001ce41438670_0, L_000001ce414457f8;
L_000001ce4149e910 .cmp/eq 32, L_000001ce4149f630, L_000001ce41445840;
L_000001ce4149f3b0 .part L_000001ce4149f450, 48, 8;
L_000001ce4149f9f0 .concat [ 4 28 0 0], v000001ce41438670_0, L_000001ce41445a80;
L_000001ce4149fbd0 .cmp/eq 32, L_000001ce4149f9f0, L_000001ce41445ac8;
L_000001ce4149e9b0 .part L_000001ce4149f450, 56, 8;
L_000001ce4149eb90 .concat [ 4 28 0 0], v000001ce41438670_0, L_000001ce41445d08;
L_000001ce4149f1d0 .cmp/eq 32, L_000001ce4149eb90, L_000001ce41445d50;
L_000001ce4149fb30 .part L_000001ce4149f450, 64, 8;
L_000001ce4149fc70 .part v000001ce4143e660_0, 1, 1;
LS_000001ce4149f450_0_0 .concat8 [ 8 8 8 8], v000001ce413b1430_0, v000001ce413b0210_0, v000001ce413951c0_0, v000001ce413940e0_0;
LS_000001ce4149f450_0_4 .concat8 [ 8 8 8 8], v000001ce4136db20_0, v000001ce41389590_0, v000001ce4138ac10_0, v000001ce41412b70_0;
LS_000001ce4149f450_0_8 .concat8 [ 8 8 0 0], v000001ce41412670_0, v000001ce41412710_0;
L_000001ce4149f450 .concat8 [ 32 32 16 0], LS_000001ce4149f450_0_0, LS_000001ce4149f450_0_4, LS_000001ce4149f450_0_8;
L_000001ce4149f4f0 .part L_000001ce4149f450, 72, 8;
L_000001ce4149f6d0 .part v000001ce4143df80_0, 1, 1;
LS_000001ce4149ec30_0_0 .concat [ 12 12 12 12], v000001ce4141eec0_0, v000001ce4141e100_0, v000001ce4141e060_0, v000001ce4141ec40_0;
LS_000001ce4149ec30_0_4 .concat [ 12 12 12 12], v000001ce4142e820_0, v000001ce4142f860_0, v000001ce4142f360_0, v000001ce4142f540_0;
LS_000001ce4149ec30_0_8 .concat [ 12 12 72 0], v000001ce41438b70_0, v000001ce41438d50_0, o000001ce413c3c88;
L_000001ce4149ec30 .concat [ 48 48 96 0], LS_000001ce4149ec30_0_0, LS_000001ce4149ec30_0_4, LS_000001ce4149ec30_0_8;
S_000001ce4140e240 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 86, 4 86 0, S_000001ce412fd7b0;
 .timescale -9 -12;
v000001ce413af9f0_0 .var/2s "i", 31 0;
S_000001ce4140df20 .scope module, "cosine_2" "xilinx_single_port_ram_read_first" 4 142, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_000001ce412b40e0 .param/str "INIT_FILE" 0 5 14, "data/cos.mem";
P_000001ce412b4118 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000101101000>;
P_000001ce412b4150 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce412b4188 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001011>;
v000001ce413b0350 .array "BRAM", 0 359, 10 0;
v000001ce413afb30_0 .net "addra", 8 0, v000001ce41440590_0;  alias, 1 drivers
v000001ce413b1250_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41444760 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001ce413af630_0 .net "dina", 10 0, L_000001ce41444760;  1 drivers
v000001ce413afbd0_0 .net "douta", 10 0, L_000001ce41382080;  alias, 1 drivers
L_000001ce414447f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce413b03f0_0 .net "ena", 0 0, L_000001ce414447f0;  1 drivers
v000001ce413b07b0_0 .var "ram_data", 10 0;
L_000001ce41444838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce413b12f0_0 .net "regcea", 0 0, L_000001ce41444838;  1 drivers
v000001ce413afdb0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce414447a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce413b1390_0 .net "wea", 0 0, L_000001ce414447a8;  1 drivers
S_000001ce4140e0b0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4140df20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4140e0b0
v000001ce413b11b0_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.cosine_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001ce413b11b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001ce413b11b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce413b11b0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001ce4140e3d0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4140df20;
 .timescale -9 -12;
L_000001ce41382080 .functor BUFZ 11, v000001ce413afd10_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v000001ce413afd10_0 .var "douta_reg", 10 0;
E_000001ce4137eb50 .event posedge, v000001ce413b1250_0;
S_000001ce4140e560 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4140df20;
 .timescale -9 -12;
S_000001ce4140f1e0 .scope module, "i0_type" "xilinx_single_port_ram_read_first" 4 176, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce412f9420 .param/str "INIT_FILE" 0 5 14, "data/00_road.mem";
P_000001ce412f9458 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce412f9490 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce412f94c8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce413b0850 .array "BRAM", 0 1023, 7 0;
v000001ce413af6d0_0 .net "addra", 9 0, L_000001ce41442390;  alias, 1 drivers
v000001ce413af770_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce414449a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce413b02b0_0 .net "dina", 7 0, L_000001ce414449a0;  1 drivers
v000001ce413b0490_0 .net "douta", 7 0, v000001ce413b1430_0;  1 drivers
L_000001ce41444a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce413afef0_0 .net "ena", 0 0, L_000001ce41444a30;  1 drivers
v000001ce413aff90_0 .var "ram_data", 7 0;
L_000001ce41444a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce413b0030_0 .net "regcea", 0 0, L_000001ce41444a78;  1 drivers
v000001ce413b00d0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce414449e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce413b0990_0 .net "wea", 0 0, L_000001ce414449e8;  1 drivers
S_000001ce4140f690 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4140f1e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4140f690
v000001ce413b0fd0_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i0_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001ce413b0fd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001ce413b0fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce413b0fd0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001ce4140e6f0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4140f1e0;
 .timescale -9 -12;
v000001ce413b1430_0 .var "douta_reg", 7 0;
S_000001ce4140f370 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4140f1e0;
 .timescale -9 -12;
S_000001ce4140e880 .scope module, "i1_type" "xilinx_single_port_ram_read_first" 4 210, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce412b4c00 .param/str "INIT_FILE" 0 5 14, "data/01_normal_sand.mem";
P_000001ce412b4c38 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce412b4c70 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce412b4ca8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce413b0b70 .array "BRAM", 0 1023, 7 0;
v000001ce413b0530_0 .net "addra", 9 0, L_000001ce41442390;  alias, 1 drivers
v000001ce413b0c10_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41444c28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce413b05d0_0 .net "dina", 7 0, L_000001ce41444c28;  1 drivers
v000001ce413b0670_0 .net "douta", 7 0, v000001ce413b0210_0;  1 drivers
L_000001ce41444cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce413b0a30_0 .net "ena", 0 0, L_000001ce41444cb8;  1 drivers
v000001ce413b0ad0_0 .var "ram_data", 7 0;
L_000001ce41444d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce413b0d50_0 .net "regcea", 0 0, L_000001ce41444d00;  1 drivers
v000001ce413b0e90_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41444c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce413b0f30_0 .net "wea", 0 0, L_000001ce41444c70;  1 drivers
S_000001ce4140f820 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4140e880;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4140f820
v000001ce413b0170_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i1_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001ce413b0170_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001ce413b0170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce413b0170_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001ce4140f500 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4140e880;
 .timescale -9 -12;
v000001ce413b0210_0 .var "douta_reg", 7 0;
S_000001ce4140dd90 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4140e880;
 .timescale -9 -12;
S_000001ce4140ea10 .scope module, "i2_type" "xilinx_single_port_ram_read_first" 4 244, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce41308580 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce413085b8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce413085f0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41308628 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce413954e0 .array "BRAM", 0 1023, 7 0;
v000001ce41395800_0 .net "addra", 9 0, L_000001ce41442390;  alias, 1 drivers
v000001ce41394d60_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41444eb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce41394900_0 .net "dina", 7 0, L_000001ce41444eb0;  1 drivers
v000001ce41394360_0 .net "douta", 7 0, v000001ce413951c0_0;  1 drivers
L_000001ce41444f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41393f00_0 .net "ena", 0 0, L_000001ce41444f40;  1 drivers
v000001ce41394b80_0 .var "ram_data", 7 0;
L_000001ce41444f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41394c20_0 .net "regcea", 0 0, L_000001ce41444f88;  1 drivers
v000001ce41395120_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41444ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce41394f40_0 .net "wea", 0 0, L_000001ce41444ef8;  1 drivers
S_000001ce4140da70 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4140ea10;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4140da70
v000001ce41395760_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i2_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001ce41395760_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001ce41395760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41395760_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001ce4140eba0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4140ea10;
 .timescale -9 -12;
v000001ce413951c0_0 .var "douta_reg", 7 0;
S_000001ce4140ed30 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4140ea10;
 .timescale -9 -12;
S_000001ce4140dc00 .scope module, "i3_type" "xilinx_single_port_ram_read_first" 4 278, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce41374250 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce41374288 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce413742c0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce413742f8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce413958a0 .array "BRAM", 0 1023, 7 0;
v000001ce41395a80_0 .net "addra", 9 0, L_000001ce41442390;  alias, 1 drivers
v000001ce41394180_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41445138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce41394400_0 .net "dina", 7 0, L_000001ce41445138;  1 drivers
v000001ce4136cb80_0 .net "douta", 7 0, v000001ce413940e0_0;  1 drivers
L_000001ce414451c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4136d8a0_0 .net "ena", 0 0, L_000001ce414451c8;  1 drivers
v000001ce4136c680_0 .var "ram_data", 7 0;
L_000001ce41445210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4136ccc0_0 .net "regcea", 0 0, L_000001ce41445210;  1 drivers
v000001ce4136d9e0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4136d120_0 .net "wea", 0 0, L_000001ce41445180;  1 drivers
S_000001ce4140eec0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4140dc00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4140eec0
v000001ce41395300_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i3_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001ce41395300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001ce41395300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41395300_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001ce4140f050 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4140dc00;
 .timescale -9 -12;
v000001ce413940e0_0 .var "douta_reg", 7 0;
S_000001ce41411830 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4140dc00;
 .timescale -9 -12;
S_000001ce41410570 .scope module, "i4_type" "xilinx_single_port_ram_read_first" 4 312, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce4136ea40 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce4136ea78 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce4136eab0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce4136eae8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce4136d300 .array "BRAM", 0 1023, 7 0;
v000001ce4136dbc0_0 .net "addra", 9 0, L_000001ce41442390;  alias, 1 drivers
v000001ce4136dd00_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce414453c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce4136e160_0 .net "dina", 7 0, L_000001ce414453c0;  1 drivers
v000001ce4136de40_0 .net "douta", 7 0, v000001ce4136db20_0;  1 drivers
L_000001ce41445450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4136d4e0_0 .net "ena", 0 0, L_000001ce41445450;  1 drivers
v000001ce4136dee0_0 .var "ram_data", 7 0;
L_000001ce41445498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4136e200_0 .net "regcea", 0 0, L_000001ce41445498;  1 drivers
v000001ce4136e340_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4136c7c0_0 .net "wea", 0 0, L_000001ce41445408;  1 drivers
S_000001ce41410700 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce41410570;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce41410700
v000001ce4136d260_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i4_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001ce4136d260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001ce4136d260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4136d260_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000001ce41411510 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce41410570;
 .timescale -9 -12;
v000001ce4136db20_0 .var "douta_reg", 7 0;
S_000001ce41411380 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce41410570;
 .timescale -9 -12;
S_000001ce4140fa80 .scope module, "i5_type" "xilinx_single_port_ram_read_first" 4 346, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce4136eb30 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce4136eb68 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce4136eba0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce4136ebd8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce41389950 .array "BRAM", 0 1023, 7 0;
v000001ce41389db0_0 .net "addra", 9 0, L_000001ce41442390;  alias, 1 drivers
v000001ce4138a8f0_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41445648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce413893b0_0 .net "dina", 7 0, L_000001ce41445648;  1 drivers
v000001ce4138aa30_0 .net "douta", 7 0, v000001ce41389590_0;  1 drivers
L_000001ce414456d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41389a90_0 .net "ena", 0 0, L_000001ce414456d8;  1 drivers
v000001ce41389c70_0 .var "ram_data", 7 0;
L_000001ce41445720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce413896d0_0 .net "regcea", 0 0, L_000001ce41445720;  1 drivers
v000001ce4138a350_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4138a3f0_0 .net "wea", 0 0, L_000001ce41445690;  1 drivers
S_000001ce41410bb0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4140fa80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce41410bb0
v000001ce4138a030_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i5_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000001ce4138a030_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000001ce4138a030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4138a030_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000001ce414116a0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4140fa80;
 .timescale -9 -12;
v000001ce41389590_0 .var "douta_reg", 7 0;
S_000001ce41410890 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4140fa80;
 .timescale -9 -12;
S_000001ce4140fc10 .scope module, "i6_type" "xilinx_single_port_ram_read_first" 4 380, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce413796a0 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce413796d8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce41379710 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41379748 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce41389d10 .array "BRAM", 0 1023, 7 0;
v000001ce41388f50_0 .net "addra", 9 0, L_000001ce41442390;  alias, 1 drivers
v000001ce413525a0_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce414458d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce41352fa0_0 .net "dina", 7 0, L_000001ce414458d0;  1 drivers
v000001ce41353040_0 .net "douta", 7 0, v000001ce4138ac10_0;  1 drivers
L_000001ce41445960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41351420_0 .net "ena", 0 0, L_000001ce41445960;  1 drivers
v000001ce413514c0_0 .var "ram_data", 7 0;
L_000001ce414459a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41412df0_0 .net "regcea", 0 0, L_000001ce414459a8;  1 drivers
v000001ce414120d0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce414131b0_0 .net "wea", 0 0, L_000001ce41445918;  1 drivers
S_000001ce4140fda0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4140fc10;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4140fda0
v000001ce41389090_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i6_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v000001ce41389090_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v000001ce41389090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41389090_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_000001ce4140ff30 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4140fc10;
 .timescale -9 -12;
v000001ce4138ac10_0 .var "douta_reg", 7 0;
S_000001ce41410d40 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4140fc10;
 .timescale -9 -12;
S_000001ce41410a20 .scope module, "i7_type" "xilinx_single_port_ram_read_first" 4 414, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce41379790 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce413797c8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce41379800 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41379838 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce41412a30 .array "BRAM", 0 1023, 7 0;
v000001ce41412490_0 .net "addra", 9 0, L_000001ce41442390;  alias, 1 drivers
v000001ce414132f0_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41445b58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce41413110_0 .net "dina", 7 0, L_000001ce41445b58;  1 drivers
v000001ce41412e90_0 .net "douta", 7 0, v000001ce41412b70_0;  1 drivers
L_000001ce41445be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41412f30_0 .net "ena", 0 0, L_000001ce41445be8;  1 drivers
v000001ce41412030_0 .var "ram_data", 7 0;
L_000001ce41445c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41412170_0 .net "regcea", 0 0, L_000001ce41445c30;  1 drivers
v000001ce41412350_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce41413570_0 .net "wea", 0 0, L_000001ce41445ba0;  1 drivers
S_000001ce414100c0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce41410a20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce414100c0
v000001ce41411e50_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i7_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v000001ce41411e50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v000001ce41411e50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41411e50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_000001ce41410250 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce41410a20;
 .timescale -9 -12;
v000001ce41412b70_0 .var "douta_reg", 7 0;
S_000001ce41410ed0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce41410a20;
 .timescale -9 -12;
S_000001ce414103e0 .scope module, "i8_mario" "xilinx_single_port_ram_read_first" 4 450, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce41379880 .param/str "INIT_FILE" 0 5 14, "data/08_mario_icon.mem";
P_000001ce413798b8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce413798f0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41379928 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce414137f0 .array "BRAM", 0 1023, 7 0;
v000001ce41413890_0 .net "addra", 9 0, L_000001ce41443150;  alias, 1 drivers
v000001ce414127b0_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41445de0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce41413610_0 .net "dina", 7 0, L_000001ce41445de0;  1 drivers
v000001ce41413390_0 .net "douta", 7 0, v000001ce41412670_0;  1 drivers
v000001ce41411ef0_0 .net "ena", 0 0, L_000001ce41382470;  alias, 1 drivers
v000001ce414136b0_0 .var "ram_data", 7 0;
L_000001ce41445e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41413750_0 .net "regcea", 0 0, L_000001ce41445e70;  1 drivers
v000001ce414122b0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce41412fd0_0 .net "wea", 0 0, L_000001ce41445e28;  1 drivers
S_000001ce414111f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce414103e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce414111f0
v000001ce41412210_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i8_mario.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v000001ce41412210_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v000001ce41412210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41412210_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_000001ce41411060 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce414103e0;
 .timescale -9 -12;
v000001ce41412670_0 .var "douta_reg", 7 0;
S_000001ce4141c8c0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce414103e0;
 .timescale -9 -12;
S_000001ce4141c410 .scope module, "i9_luigi" "xilinx_single_port_ram_read_first" 4 486, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ce412ba6a0 .param/str "INIT_FILE" 0 5 14, "data/09_luigi_icon.mem";
P_000001ce412ba6d8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001ce412ba710 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce412ba748 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001ce41413430 .array "BRAM", 0 1023, 7 0;
v000001ce414128f0_0 .net "addra", 9 0, L_000001ce414436f0;  alias, 1 drivers
v000001ce414123f0_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41445f90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce41411f90_0 .net "dina", 7 0, L_000001ce41445f90;  1 drivers
v000001ce41412530_0 .net "douta", 7 0, v000001ce41412710_0;  1 drivers
v000001ce414125d0_0 .net "ena", 0 0, L_000001ce41382b70;  alias, 1 drivers
v000001ce41412850_0 .var "ram_data", 7 0;
L_000001ce41446020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41412c10_0 .net "regcea", 0 0, L_000001ce41446020;  1 drivers
v000001ce41412cb0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce41412990_0 .net "wea", 0 0, L_000001ce41445fd8;  1 drivers
S_000001ce4141d860 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4141c410;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4141d860
v000001ce41411bd0_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.i9_luigi.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v000001ce41411bd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v000001ce41411bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41411bd0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_000001ce4141cd70 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4141c410;
 .timescale -9 -12;
v000001ce41412710_0 .var "douta_reg", 7 0;
S_000001ce4141cbe0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4141c410;
 .timescale -9 -12;
S_000001ce4141ca50 .scope module, "logarithm" "xilinx_single_port_ram_read_first" 4 110, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 13 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 13 "douta";
P_000001ce412ba790 .param/str "INIT_FILE" 0 5 14, "data/log.mem";
P_000001ce412ba7c8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce412ba800 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce412ba838 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001101>;
v000001ce41411a90 .array "BRAM", 0 255, 12 0;
v000001ce41411b30_0 .net "addra", 7 0, L_000001ce41443790;  1 drivers
v000001ce41411c70_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41444520 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce41411d10_0 .net "dina", 12 0, L_000001ce41444520;  1 drivers
v000001ce41411db0_0 .net "douta", 12 0, L_000001ce41382b00;  alias, 1 drivers
L_000001ce414445b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4141f5a0_0 .net "ena", 0 0, L_000001ce414445b0;  1 drivers
v000001ce4141dac0_0 .var "ram_data", 12 0;
L_000001ce414445f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4141e4c0_0 .net "regcea", 0 0, L_000001ce414445f8;  1 drivers
v000001ce4141f960_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41444568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4141f500_0 .net "wea", 0 0, L_000001ce41444568;  1 drivers
S_000001ce4141bf60 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4141ca50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4141bf60
v000001ce41413070_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.logarithm.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v000001ce41413070_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v000001ce41413070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41413070_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_000001ce4141c280 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4141ca50;
 .timescale -9 -12;
L_000001ce41382b00 .functor BUFZ 13, v000001ce41413930_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001ce41413930_0 .var "douta_reg", 12 0;
S_000001ce4141d6d0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4141ca50;
 .timescale -9 -12;
S_000001ce4141cf00 .scope module, "p0_black_square_pal" "xilinx_single_port_ram_read_first" 4 192, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce412ba880 .param/str "INIT_FILE" 0 5 14, "data/00_road_pal.mem";
P_000001ce412ba8b8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce412ba8f0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce412ba928 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce4141f320 .array "BRAM", 0 255, 11 0;
v000001ce4141f640_0 .net "addra", 7 0, L_000001ce41442930;  1 drivers
v000001ce4141f280_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41444ac0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4141dca0_0 .net "dina", 11 0, L_000001ce41444ac0;  1 drivers
v000001ce4141db60_0 .net "douta", 11 0, v000001ce4141eec0_0;  1 drivers
v000001ce4141f780_0 .net "ena", 0 0, L_000001ce41442a70;  1 drivers
v000001ce4141e240_0 .var "ram_data", 11 0;
L_000001ce41444be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4141f820_0 .net "regcea", 0 0, L_000001ce41444be0;  1 drivers
v000001ce4141dde0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41444b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4141f1e0_0 .net "wea", 0 0, L_000001ce41444b08;  1 drivers
S_000001ce4141c0f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4141cf00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4141c0f0
v000001ce4141f6e0_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p0_black_square_pal.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v000001ce4141f6e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v000001ce4141f6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4141f6e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_000001ce4141d090 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4141cf00;
 .timescale -9 -12;
v000001ce4141eec0_0 .var "douta_reg", 11 0;
S_000001ce4141d220 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4141cf00;
 .timescale -9 -12;
S_000001ce4141c5a0 .scope module, "p1_type" "xilinx_single_port_ram_read_first" 4 226, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce412ba970 .param/str "INIT_FILE" 0 5 14, "data/01_normal_sand_pal.mem";
P_000001ce412ba9a8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce412ba9e0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce412baa18 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce4141e560 .array "BRAM", 0 255, 11 0;
v000001ce4141f460_0 .net "addra", 7 0, L_000001ce41442b10;  1 drivers
v000001ce4141ee20_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41444d48 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4141e920_0 .net "dina", 11 0, L_000001ce41444d48;  1 drivers
v000001ce4141dfc0_0 .net "douta", 11 0, v000001ce4141e100_0;  1 drivers
v000001ce4141f8c0_0 .net "ena", 0 0, L_000001ce41442570;  1 drivers
v000001ce4141dc00_0 .var "ram_data", 11 0;
L_000001ce41444e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4141eb00_0 .net "regcea", 0 0, L_000001ce41444e68;  1 drivers
v000001ce4141de80_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41444d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4141df20_0 .net "wea", 0 0, L_000001ce41444d90;  1 drivers
S_000001ce4141d3b0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4141c5a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4141d3b0
v000001ce4141e380_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p1_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v000001ce4141e380_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v000001ce4141e380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4141e380_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_000001ce4141c730 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4141c5a0;
 .timescale -9 -12;
v000001ce4141e100_0 .var "douta_reg", 11 0;
S_000001ce4141bab0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4141c5a0;
 .timescale -9 -12;
S_000001ce4141bc40 .scope module, "p2_type" "xilinx_single_port_ram_read_first" 4 260, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce41282ae0 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce41282b18 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce41282b50 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41282b88 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce4141e2e0 .array "BRAM", 0 255, 11 0;
v000001ce4141e420_0 .net "addra", 7 0, L_000001ce41442d90;  1 drivers
v000001ce4141e600_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41444fd0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4141e6a0_0 .net "dina", 11 0, L_000001ce41444fd0;  1 drivers
v000001ce4141e740_0 .net "douta", 11 0, v000001ce4141e060_0;  1 drivers
v000001ce4141ed80_0 .net "ena", 0 0, L_000001ce41443830;  1 drivers
v000001ce4141e7e0_0 .var "ram_data", 11 0;
L_000001ce414450f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4141e880_0 .net "regcea", 0 0, L_000001ce414450f0;  1 drivers
v000001ce4141e9c0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4141ef60_0 .net "wea", 0 0, L_000001ce41445018;  1 drivers
S_000001ce4141d540 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4141bc40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4141d540
v000001ce4141ea60_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p2_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v000001ce4141ea60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v000001ce4141ea60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4141ea60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_000001ce4141bdd0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4141bc40;
 .timescale -9 -12;
v000001ce4141e060_0 .var "douta_reg", 11 0;
S_000001ce4142cdb0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4141bc40;
 .timescale -9 -12;
S_000001ce4142c130 .scope module, "p3_type" "xilinx_single_port_ram_read_first" 4 294, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce41282bd0 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce41282c08 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce41282c40 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41282c78 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce4141f0a0 .array "BRAM", 0 255, 11 0;
v000001ce4141f000_0 .net "addra", 7 0, L_000001ce4149ea50;  1 drivers
v000001ce4141f140_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41445258 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4142e5a0_0 .net "dina", 11 0, L_000001ce41445258;  1 drivers
v000001ce4142f180_0 .net "douta", 11 0, v000001ce4141ec40_0;  1 drivers
v000001ce4142f400_0 .net "ena", 0 0, L_000001ce4149f950;  1 drivers
v000001ce4142e320_0 .var "ram_data", 11 0;
L_000001ce41445378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4142dec0_0 .net "regcea", 0 0, L_000001ce41445378;  1 drivers
v000001ce4142f220_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce414452a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4142e0a0_0 .net "wea", 0 0, L_000001ce414452a0;  1 drivers
S_000001ce4142baf0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4142c130;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4142baf0
v000001ce4141eba0_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p3_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_15.30 ;
    %load/vec4 v000001ce4141eba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v000001ce4141eba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4141eba0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_15.30;
T_15.31 ;
    %end;
S_000001ce4142c2c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4142c130;
 .timescale -9 -12;
v000001ce4141ec40_0 .var "douta_reg", 11 0;
S_000001ce4142d710 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4142c130;
 .timescale -9 -12;
S_000001ce4142d260 .scope module, "p4_type" "xilinx_single_port_ram_read_first" 4 328, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce41282cc0 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce41282cf8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce41282d30 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41282d68 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce4142f5e0 .array "BRAM", 0 255, 11 0;
v000001ce4142f9a0_0 .net "addra", 7 0, L_000001ce4149f590;  1 drivers
v000001ce4142f2c0_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce414454e0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4142e8c0_0 .net "dina", 11 0, L_000001ce414454e0;  1 drivers
v000001ce4142dce0_0 .net "douta", 11 0, v000001ce4142e820_0;  1 drivers
v000001ce4142df60_0 .net "ena", 0 0, L_000001ce4149eaf0;  1 drivers
v000001ce4142e000_0 .var "ram_data", 11 0;
L_000001ce41445600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4142e6e0_0 .net "regcea", 0 0, L_000001ce41445600;  1 drivers
v000001ce4142efa0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4142f4a0_0 .net "wea", 0 0, L_000001ce41445528;  1 drivers
S_000001ce4142be10 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4142d260;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4142be10
v000001ce4142e1e0_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p4_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_16.32 ;
    %load/vec4 v000001ce4142e1e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v000001ce4142e1e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4142e1e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_16.32;
T_16.33 ;
    %end;
S_000001ce4142c770 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4142d260;
 .timescale -9 -12;
v000001ce4142e820_0 .var "douta_reg", 11 0;
S_000001ce4142bc80 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4142d260;
 .timescale -9 -12;
S_000001ce4142c900 .scope module, "p5_type" "xilinx_single_port_ram_read_first" 4 362, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce41433df0 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce41433e28 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce41433e60 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41433e98 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce4142eb40 .array "BRAM", 0 255, 11 0;
v000001ce4142ebe0_0 .net "addra", 7 0, L_000001ce4149fa90;  1 drivers
v000001ce4142ea00_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41445768 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4142f720_0 .net "dina", 11 0, L_000001ce41445768;  1 drivers
v000001ce4142ec80_0 .net "douta", 11 0, v000001ce4142f860_0;  1 drivers
v000001ce4142e280_0 .net "ena", 0 0, L_000001ce4149e910;  1 drivers
v000001ce4142f900_0 .var "ram_data", 11 0;
L_000001ce41445888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4142f040_0 .net "regcea", 0 0, L_000001ce41445888;  1 drivers
v000001ce4142e3c0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce414457b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4142f680_0 .net "wea", 0 0, L_000001ce414457b0;  1 drivers
S_000001ce4142bfa0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4142c900;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4142bfa0
v000001ce4142e140_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p5_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_17.34 ;
    %load/vec4 v000001ce4142e140_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.35, 5;
    %load/vec4 v000001ce4142e140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4142e140_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_17.34;
T_17.35 ;
    %end;
S_000001ce4142d3f0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4142c900;
 .timescale -9 -12;
v000001ce4142f860_0 .var "douta_reg", 11 0;
S_000001ce4142d580 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4142c900;
 .timescale -9 -12;
S_000001ce4142cf40 .scope module, "p6_type" "xilinx_single_port_ram_read_first" 4 396, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce41434570 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce414345a8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce414345e0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41434618 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce4142edc0 .array "BRAM", 0 255, 11 0;
v000001ce4142dd80_0 .net "addra", 7 0, L_000001ce4149f3b0;  1 drivers
v000001ce4142f7c0_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce414459f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce4142e640_0 .net "dina", 11 0, L_000001ce414459f0;  1 drivers
v000001ce4142e460_0 .net "douta", 11 0, v000001ce4142f360_0;  1 drivers
v000001ce4142e500_0 .net "ena", 0 0, L_000001ce4149fbd0;  1 drivers
v000001ce4142dba0_0 .var "ram_data", 11 0;
L_000001ce41445b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce4142e780_0 .net "regcea", 0 0, L_000001ce41445b10;  1 drivers
v000001ce4142e960_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce4142ee60_0 .net "wea", 0 0, L_000001ce41445a38;  1 drivers
S_000001ce4142ca90 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4142cf40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4142ca90
v000001ce4142f0e0_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p6_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_18.36 ;
    %load/vec4 v000001ce4142f0e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.37, 5;
    %load/vec4 v000001ce4142f0e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4142f0e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_18.36;
T_18.37 ;
    %end;
S_000001ce4142d0d0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4142cf40;
 .timescale -9 -12;
v000001ce4142f360_0 .var "douta_reg", 11 0;
S_000001ce4142c450 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4142cf40;
 .timescale -9 -12;
S_000001ce4142d8a0 .scope module, "p7_type" "xilinx_single_port_ram_read_first" 4 430, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce41433ee0 .param/str "INIT_FILE" 0 5 14, "data/";
P_000001ce41433f18 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce41433f50 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41433f88 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce4142de20 .array "BRAM", 0 255, 11 0;
v000001ce414373b0_0 .net "addra", 7 0, L_000001ce4149e9b0;  1 drivers
v000001ce414383f0_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41445c78 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce414379f0_0 .net "dina", 11 0, L_000001ce41445c78;  1 drivers
v000001ce41439390_0 .net "douta", 11 0, v000001ce4142f540_0;  1 drivers
v000001ce41438990_0 .net "ena", 0 0, L_000001ce4149f1d0;  1 drivers
v000001ce41437950_0 .var "ram_data", 11 0;
L_000001ce41445d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41438530_0 .net "regcea", 0 0, L_000001ce41445d98;  1 drivers
v000001ce41439430_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce414371d0_0 .net "wea", 0 0, L_000001ce41445cc0;  1 drivers
S_000001ce4142c5e0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce4142d8a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce4142c5e0
v000001ce4142dc40_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p7_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_19.38 ;
    %load/vec4 v000001ce4142dc40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.39, 5;
    %load/vec4 v000001ce4142dc40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce4142dc40_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_19.38;
T_19.39 ;
    %end;
S_000001ce4142cc20 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce4142d8a0;
 .timescale -9 -12;
v000001ce4142f540_0 .var "douta_reg", 11 0;
S_000001ce41435620 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce4142d8a0;
 .timescale -9 -12;
S_000001ce41435df0 .scope module, "p8_mario" "xilinx_single_port_ram_read_first" 4 466, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce41433fd0 .param/str "INIT_FILE" 0 5 14, "data/08_mario_icon_pal.mem";
P_000001ce41434008 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce41434040 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41434078 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce41438df0 .array "BRAM", 0 255, 11 0;
v000001ce41438c10_0 .net "addra", 7 0, L_000001ce4149fb30;  1 drivers
v000001ce41437ef0_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41445eb8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce41437f90_0 .net "dina", 11 0, L_000001ce41445eb8;  1 drivers
v000001ce414376d0_0 .net "douta", 11 0, v000001ce41438b70_0;  1 drivers
v000001ce41437630_0 .net "ena", 0 0, L_000001ce4149fc70;  1 drivers
v000001ce414396b0_0 .var "ram_data", 11 0;
L_000001ce41445f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41438cb0_0 .net "regcea", 0 0, L_000001ce41445f48;  1 drivers
v000001ce41437a90_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41445f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce41438030_0 .net "wea", 0 0, L_000001ce41445f00;  1 drivers
S_000001ce41434e50 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce41435df0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce41434e50
v000001ce414378b0_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p8_mario.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_20.40 ;
    %load/vec4 v000001ce414378b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.41, 5;
    %load/vec4 v000001ce414378b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce414378b0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_20.40;
T_20.41 ;
    %end;
S_000001ce41435170 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce41435df0;
 .timescale -9 -12;
v000001ce41438b70_0 .var "douta_reg", 11 0;
S_000001ce41435490 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce41435df0;
 .timescale -9 -12;
S_000001ce41435ad0 .scope module, "p9_luigi" "xilinx_single_port_ram_read_first" 4 502, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_000001ce41434480 .param/str "INIT_FILE" 0 5 14, "data/09_luigi_icon_pal.mem";
P_000001ce414344b8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce414344f0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41434528 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v000001ce414387b0 .array "BRAM", 0 255, 11 0;
v000001ce414374f0_0 .net "addra", 7 0, L_000001ce4149f4f0;  1 drivers
v000001ce41438e90_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41446068 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce41437d10_0 .net "dina", 11 0, L_000001ce41446068;  1 drivers
v000001ce414392f0_0 .net "douta", 11 0, v000001ce41438d50_0;  1 drivers
v000001ce41438850_0 .net "ena", 0 0, L_000001ce4149f6d0;  1 drivers
v000001ce414394d0_0 .var "ram_data", 11 0;
L_000001ce414460f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41437b30_0 .net "regcea", 0 0, L_000001ce414460f8;  1 drivers
v000001ce41439570_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce414460b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce414385d0_0 .net "wea", 0 0, L_000001ce414460b0;  1 drivers
S_000001ce414357b0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce41435ad0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce414357b0
v000001ce41439250_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.p9_luigi.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_21.42 ;
    %load/vec4 v000001ce41439250_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.43, 5;
    %load/vec4 v000001ce41439250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41439250_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_21.42;
T_21.43 ;
    %end;
S_000001ce41435c60 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce41435ad0;
 .timescale -9 -12;
v000001ce41438d50_0 .var "douta_reg", 11 0;
S_000001ce41435f80 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce41435ad0;
 .timescale -9 -12;
S_000001ce414362a0 .scope module, "sine_2" "xilinx_single_port_ram_read_first" 4 158, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_000001ce41434840 .param/str "INIT_FILE" 0 5 14, "data/sin.mem";
P_000001ce41434878 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000101101000>;
P_000001ce414348b0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce414348e8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001011>;
v000001ce414382b0 .array "BRAM", 0 359, 10 0;
v000001ce41437130_0 .net "addra", 8 0, v000001ce41440590_0;  alias, 1 drivers
v000001ce41439610_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41444880 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001ce41437db0_0 .net "dina", 10 0, L_000001ce41444880;  1 drivers
v000001ce41437bd0_0 .net "douta", 10 0, L_000001ce41382710;  alias, 1 drivers
L_000001ce41444910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41437c70_0 .net "ena", 0 0, L_000001ce41444910;  1 drivers
v000001ce41436f50_0 .var "ram_data", 10 0;
L_000001ce41444958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41437e50_0 .net "regcea", 0 0, L_000001ce41444958;  1 drivers
v000001ce414380d0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce414448c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce41438170_0 .net "wea", 0 0, L_000001ce414448c8;  1 drivers
S_000001ce41434fe0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce414362a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce41434fe0
v000001ce41438a30_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.sine_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_22.44 ;
    %load/vec4 v000001ce41438a30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.45, 5;
    %load/vec4 v000001ce41438a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41438a30_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_22.44;
T_22.45 ;
    %end;
S_000001ce41435940 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce414362a0;
 .timescale -9 -12;
L_000001ce41382710 .functor BUFZ 11, v000001ce41438f30_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v000001ce41438f30_0 .var "douta_reg", 10 0;
S_000001ce41436430 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce414362a0;
 .timescale -9 -12;
S_000001ce41436110 .scope module, "track_2" "xilinx_single_port_ram_read_first" 4 126, 5 10 0, S_000001ce412fd7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 4 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 4 "douta";
P_000001ce414340c0 .param/str "INIT_FILE" 0 5 14, "data/track.mem";
P_000001ce414340f8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001ce41434130 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001ce41434168 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000000100>;
v000001ce41438490 .array "BRAM", 0 255, 3 0;
v000001ce41438210_0 .net "addra", 7 0, L_000001ce414435b0;  alias, 1 drivers
v000001ce41438710_0 .net "clka", 0 0, v000001ce414415d0_0;  alias, 1 drivers
L_000001ce41444640 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ce41439110_0 .net "dina", 3 0, L_000001ce41444640;  1 drivers
v000001ce41437270_0 .net "douta", 3 0, v000001ce41438670_0;  alias, 1 drivers
L_000001ce414446d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce41438fd0_0 .net "ena", 0 0, L_000001ce414446d0;  1 drivers
v000001ce41436ff0_0 .var "ram_data", 3 0;
L_000001ce41444718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ce414388f0_0 .net "regcea", 0 0, L_000001ce41444718;  1 drivers
v000001ce41438ad0_0 .net "rsta", 0 0, v000001ce4143fcd0_0;  alias, 1 drivers
L_000001ce41444688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce41439070_0 .net "wea", 0 0, L_000001ce41444688;  1 drivers
S_000001ce41435300 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001ce41436110;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ce41435300
v000001ce41437770_0 .var/i "depth", 31 0;
TD_forward_view_tb.uut.track_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_23.46 ;
    %load/vec4 v000001ce41437770_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.47, 5;
    %load/vec4 v000001ce41437770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ce41437770_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_23.46;
T_23.47 ;
    %end;
S_000001ce41434b30 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001ce41436110;
 .timescale -9 -12;
v000001ce41438670_0 .var "douta_reg", 3 0;
S_000001ce414365c0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001ce41436110;
 .timescale -9 -12;
    .scope S_000001ce4141d6d0;
T_24 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce412ba790, v000001ce41411a90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001ce4141c280;
T_25 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001ce41413930_0, 0, 13;
    %end;
    .thread T_25, $init;
    .scope S_000001ce4141c280;
T_26 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4141f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001ce41413930_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001ce4141e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001ce4141dac0_0;
    %assign/vec4 v000001ce41413930_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001ce4141ca50;
T_27 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001ce4141dac0_0, 0, 13;
    %end;
    .thread T_27, $init;
    .scope S_000001ce4141ca50;
T_28 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4141f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000001ce4141f500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000001ce41411d10_0;
    %load/vec4 v000001ce41411b30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce41411a90, 0, 4;
T_28.2 ;
    %load/vec4 v000001ce41411b30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce41411a90, 4;
    %assign/vec4 v000001ce4141dac0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001ce414365c0;
T_29 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce414340c0, v000001ce41438490, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_29;
    .scope S_000001ce41434b30;
T_30 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ce41438670_0, 0, 4;
    %end;
    .thread T_30, $init;
    .scope S_000001ce41434b30;
T_31 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41438ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ce41438670_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001ce414388f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001ce41436ff0_0;
    %assign/vec4 v000001ce41438670_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001ce41436110;
T_32 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ce41436ff0_0, 0, 4;
    %end;
    .thread T_32, $init;
    .scope S_000001ce41436110;
T_33 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41438fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v000001ce41439070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001ce41439110_0;
    %load/vec4 v000001ce41438210_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce41438490, 0, 4;
T_33.2 ;
    %load/vec4 v000001ce41438210_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce41438490, 4;
    %assign/vec4 v000001ce41436ff0_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001ce4140e560;
T_34 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce412b40e0, v000001ce413b0350, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_34;
    .scope S_000001ce4140e3d0;
T_35 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001ce413afd10_0, 0, 11;
    %end;
    .thread T_35, $init;
    .scope S_000001ce4140e3d0;
T_36 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce413afdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001ce413afd10_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001ce413b12f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v000001ce413b07b0_0;
    %assign/vec4 v000001ce413afd10_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001ce4140df20;
T_37 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001ce413b07b0_0, 0, 11;
    %end;
    .thread T_37, $init;
    .scope S_000001ce4140df20;
T_38 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce413b03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v000001ce413b1390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001ce413af630_0;
    %load/vec4 v000001ce413afb30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce413b0350, 0, 4;
T_38.2 ;
    %load/vec4 v000001ce413afb30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce413b0350, 4;
    %assign/vec4 v000001ce413b07b0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001ce41436430;
T_39 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41434840, v000001ce414382b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_39;
    .scope S_000001ce41435940;
T_40 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001ce41438f30_0, 0, 11;
    %end;
    .thread T_40, $init;
    .scope S_000001ce41435940;
T_41 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce414380d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001ce41438f30_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001ce41437e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v000001ce41436f50_0;
    %assign/vec4 v000001ce41438f30_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001ce414362a0;
T_42 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001ce41436f50_0, 0, 11;
    %end;
    .thread T_42, $init;
    .scope S_000001ce414362a0;
T_43 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41437c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000001ce41438170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v000001ce41437db0_0;
    %load/vec4 v000001ce41437130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce414382b0, 0, 4;
T_43.2 ;
    %load/vec4 v000001ce41437130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce414382b0, 4;
    %assign/vec4 v000001ce41436f50_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001ce4140f370;
T_44 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce412f9420, v000001ce413b0850, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_44;
    .scope S_000001ce4140e6f0;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce413b1430_0, 0, 8;
    %end;
    .thread T_45, $init;
    .scope S_000001ce4140e6f0;
T_46 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce413b00d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce413b1430_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001ce413b0030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000001ce413aff90_0;
    %assign/vec4 v000001ce413b1430_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001ce4140f1e0;
T_47 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce413aff90_0, 0, 8;
    %end;
    .thread T_47, $init;
    .scope S_000001ce4140f1e0;
T_48 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce413afef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v000001ce413b0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v000001ce413b02b0_0;
    %load/vec4 v000001ce413af6d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce413b0850, 0, 4;
T_48.2 ;
    %load/vec4 v000001ce413af6d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce413b0850, 4;
    %assign/vec4 v000001ce413aff90_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001ce4141d220;
T_49 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce412ba880, v000001ce4141f320, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_49;
    .scope S_000001ce4141d090;
T_50 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4141eec0_0, 0, 12;
    %end;
    .thread T_50, $init;
    .scope S_000001ce4141d090;
T_51 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4141dde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce4141eec0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001ce4141f820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v000001ce4141e240_0;
    %assign/vec4 v000001ce4141eec0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001ce4141cf00;
T_52 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4141e240_0, 0, 12;
    %end;
    .thread T_52, $init;
    .scope S_000001ce4141cf00;
T_53 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4141f780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v000001ce4141f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v000001ce4141dca0_0;
    %load/vec4 v000001ce4141f640_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce4141f320, 0, 4;
T_53.2 ;
    %load/vec4 v000001ce4141f640_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce4141f320, 4;
    %assign/vec4 v000001ce4141e240_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001ce4140dd90;
T_54 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce412b4c00, v000001ce413b0b70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_54;
    .scope S_000001ce4140f500;
T_55 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce413b0210_0, 0, 8;
    %end;
    .thread T_55, $init;
    .scope S_000001ce4140f500;
T_56 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce413b0e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce413b0210_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000001ce413b0d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v000001ce413b0ad0_0;
    %assign/vec4 v000001ce413b0210_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000001ce4140e880;
T_57 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce413b0ad0_0, 0, 8;
    %end;
    .thread T_57, $init;
    .scope S_000001ce4140e880;
T_58 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce413b0a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v000001ce413b0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000001ce413b05d0_0;
    %load/vec4 v000001ce413b0530_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce413b0b70, 0, 4;
T_58.2 ;
    %load/vec4 v000001ce413b0530_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce413b0b70, 4;
    %assign/vec4 v000001ce413b0ad0_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001ce4141bab0;
T_59 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce412ba970, v000001ce4141e560, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_59;
    .scope S_000001ce4141c730;
T_60 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4141e100_0, 0, 12;
    %end;
    .thread T_60, $init;
    .scope S_000001ce4141c730;
T_61 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4141de80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce4141e100_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000001ce4141eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v000001ce4141dc00_0;
    %assign/vec4 v000001ce4141e100_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001ce4141c5a0;
T_62 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4141dc00_0, 0, 12;
    %end;
    .thread T_62, $init;
    .scope S_000001ce4141c5a0;
T_63 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4141f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v000001ce4141df20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v000001ce4141e920_0;
    %load/vec4 v000001ce4141f460_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce4141e560, 0, 4;
T_63.2 ;
    %load/vec4 v000001ce4141f460_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce4141e560, 4;
    %assign/vec4 v000001ce4141dc00_0, 0;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000001ce4140ed30;
T_64 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41308580, v000001ce413954e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_64;
    .scope S_000001ce4140eba0;
T_65 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce413951c0_0, 0, 8;
    %end;
    .thread T_65, $init;
    .scope S_000001ce4140eba0;
T_66 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41395120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce413951c0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v000001ce41394c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v000001ce41394b80_0;
    %assign/vec4 v000001ce413951c0_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_000001ce4140ea10;
T_67 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce41394b80_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_000001ce4140ea10;
T_68 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41393f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v000001ce41394f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v000001ce41394900_0;
    %load/vec4 v000001ce41395800_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce413954e0, 0, 4;
T_68.2 ;
    %load/vec4 v000001ce41395800_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce413954e0, 4;
    %assign/vec4 v000001ce41394b80_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_000001ce4142cdb0;
T_69 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41282ae0, v000001ce4141e2e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_69;
    .scope S_000001ce4141bdd0;
T_70 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4141e060_0, 0, 12;
    %end;
    .thread T_70, $init;
    .scope S_000001ce4141bdd0;
T_71 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4141e9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce4141e060_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v000001ce4141e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v000001ce4141e7e0_0;
    %assign/vec4 v000001ce4141e060_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_000001ce4141bc40;
T_72 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4141e7e0_0, 0, 12;
    %end;
    .thread T_72, $init;
    .scope S_000001ce4141bc40;
T_73 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4141ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v000001ce4141ef60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v000001ce4141e6a0_0;
    %load/vec4 v000001ce4141e420_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce4141e2e0, 0, 4;
T_73.2 ;
    %load/vec4 v000001ce4141e420_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce4141e2e0, 4;
    %assign/vec4 v000001ce4141e7e0_0, 0;
T_73.0 ;
    %jmp T_73;
    .thread T_73;
    .scope S_000001ce41411830;
T_74 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41374250, v000001ce413958a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_74;
    .scope S_000001ce4140f050;
T_75 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce413940e0_0, 0, 8;
    %end;
    .thread T_75, $init;
    .scope S_000001ce4140f050;
T_76 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4136d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce413940e0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v000001ce4136ccc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v000001ce4136c680_0;
    %assign/vec4 v000001ce413940e0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_000001ce4140dc00;
T_77 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce4136c680_0, 0, 8;
    %end;
    .thread T_77, $init;
    .scope S_000001ce4140dc00;
T_78 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4136d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v000001ce4136d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v000001ce41394400_0;
    %load/vec4 v000001ce41395a80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce413958a0, 0, 4;
T_78.2 ;
    %load/vec4 v000001ce41395a80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce413958a0, 4;
    %assign/vec4 v000001ce4136c680_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_000001ce4142d710;
T_79 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41282bd0, v000001ce4141f0a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_79;
    .scope S_000001ce4142c2c0;
T_80 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4141ec40_0, 0, 12;
    %end;
    .thread T_80, $init;
    .scope S_000001ce4142c2c0;
T_81 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4142f220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce4141ec40_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v000001ce4142dec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v000001ce4142e320_0;
    %assign/vec4 v000001ce4141ec40_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_000001ce4142c130;
T_82 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4142e320_0, 0, 12;
    %end;
    .thread T_82, $init;
    .scope S_000001ce4142c130;
T_83 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4142f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v000001ce4142e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v000001ce4142e5a0_0;
    %load/vec4 v000001ce4141f000_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce4141f0a0, 0, 4;
T_83.2 ;
    %load/vec4 v000001ce4141f000_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce4141f0a0, 4;
    %assign/vec4 v000001ce4142e320_0, 0;
T_83.0 ;
    %jmp T_83;
    .thread T_83;
    .scope S_000001ce41411380;
T_84 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce4136ea40, v000001ce4136d300, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_84;
    .scope S_000001ce41411510;
T_85 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce4136db20_0, 0, 8;
    %end;
    .thread T_85, $init;
    .scope S_000001ce41411510;
T_86 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4136e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce4136db20_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000001ce4136e200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v000001ce4136dee0_0;
    %assign/vec4 v000001ce4136db20_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000001ce41410570;
T_87 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce4136dee0_0, 0, 8;
    %end;
    .thread T_87, $init;
    .scope S_000001ce41410570;
T_88 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4136d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v000001ce4136c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v000001ce4136e160_0;
    %load/vec4 v000001ce4136dbc0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce4136d300, 0, 4;
T_88.2 ;
    %load/vec4 v000001ce4136dbc0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce4136d300, 4;
    %assign/vec4 v000001ce4136dee0_0, 0;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_000001ce4142bc80;
T_89 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41282cc0, v000001ce4142f5e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_89;
    .scope S_000001ce4142c770;
T_90 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4142e820_0, 0, 12;
    %end;
    .thread T_90, $init;
    .scope S_000001ce4142c770;
T_91 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4142efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce4142e820_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v000001ce4142e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v000001ce4142e000_0;
    %assign/vec4 v000001ce4142e820_0, 0;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_000001ce4142d260;
T_92 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4142e000_0, 0, 12;
    %end;
    .thread T_92, $init;
    .scope S_000001ce4142d260;
T_93 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4142df60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %load/vec4 v000001ce4142f4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v000001ce4142e8c0_0;
    %load/vec4 v000001ce4142f9a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce4142f5e0, 0, 4;
T_93.2 ;
    %load/vec4 v000001ce4142f9a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce4142f5e0, 4;
    %assign/vec4 v000001ce4142e000_0, 0;
T_93.0 ;
    %jmp T_93;
    .thread T_93;
    .scope S_000001ce41410890;
T_94 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce4136eb30, v000001ce41389950, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_94;
    .scope S_000001ce414116a0;
T_95 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce41389590_0, 0, 8;
    %end;
    .thread T_95, $init;
    .scope S_000001ce414116a0;
T_96 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4138a350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce41389590_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v000001ce413896d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v000001ce41389c70_0;
    %assign/vec4 v000001ce41389590_0, 0;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_000001ce4140fa80;
T_97 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce41389c70_0, 0, 8;
    %end;
    .thread T_97, $init;
    .scope S_000001ce4140fa80;
T_98 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41389a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v000001ce4138a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v000001ce413893b0_0;
    %load/vec4 v000001ce41389db0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce41389950, 0, 4;
T_98.2 ;
    %load/vec4 v000001ce41389db0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce41389950, 4;
    %assign/vec4 v000001ce41389c70_0, 0;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_000001ce4142d580;
T_99 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41433df0, v000001ce4142eb40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_99;
    .scope S_000001ce4142d3f0;
T_100 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4142f860_0, 0, 12;
    %end;
    .thread T_100, $init;
    .scope S_000001ce4142d3f0;
T_101 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4142e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce4142f860_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v000001ce4142f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v000001ce4142f900_0;
    %assign/vec4 v000001ce4142f860_0, 0;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_000001ce4142c900;
T_102 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4142f900_0, 0, 12;
    %end;
    .thread T_102, $init;
    .scope S_000001ce4142c900;
T_103 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4142e280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %load/vec4 v000001ce4142f680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v000001ce4142f720_0;
    %load/vec4 v000001ce4142ebe0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce4142eb40, 0, 4;
T_103.2 ;
    %load/vec4 v000001ce4142ebe0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce4142eb40, 4;
    %assign/vec4 v000001ce4142f900_0, 0;
T_103.0 ;
    %jmp T_103;
    .thread T_103;
    .scope S_000001ce41410d40;
T_104 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce413796a0, v000001ce41389d10, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_104;
    .scope S_000001ce4140ff30;
T_105 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce4138ac10_0, 0, 8;
    %end;
    .thread T_105, $init;
    .scope S_000001ce4140ff30;
T_106 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce414120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce4138ac10_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v000001ce41412df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v000001ce413514c0_0;
    %assign/vec4 v000001ce4138ac10_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_000001ce4140fc10;
T_107 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce413514c0_0, 0, 8;
    %end;
    .thread T_107, $init;
    .scope S_000001ce4140fc10;
T_108 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41351420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v000001ce414131b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v000001ce41352fa0_0;
    %load/vec4 v000001ce41388f50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce41389d10, 0, 4;
T_108.2 ;
    %load/vec4 v000001ce41388f50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce41389d10, 4;
    %assign/vec4 v000001ce413514c0_0, 0;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
    .scope S_000001ce4142c450;
T_109 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41434570, v000001ce4142edc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_109;
    .scope S_000001ce4142d0d0;
T_110 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4142f360_0, 0, 12;
    %end;
    .thread T_110, $init;
    .scope S_000001ce4142d0d0;
T_111 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4142e960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce4142f360_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v000001ce4142e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v000001ce4142dba0_0;
    %assign/vec4 v000001ce4142f360_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_000001ce4142cf40;
T_112 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4142dba0_0, 0, 12;
    %end;
    .thread T_112, $init;
    .scope S_000001ce4142cf40;
T_113 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4142e500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %load/vec4 v000001ce4142ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v000001ce4142e640_0;
    %load/vec4 v000001ce4142dd80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce4142edc0, 0, 4;
T_113.2 ;
    %load/vec4 v000001ce4142dd80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce4142edc0, 4;
    %assign/vec4 v000001ce4142dba0_0, 0;
T_113.0 ;
    %jmp T_113;
    .thread T_113;
    .scope S_000001ce41410ed0;
T_114 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41379790, v000001ce41412a30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_114;
    .scope S_000001ce41410250;
T_115 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce41412b70_0, 0, 8;
    %end;
    .thread T_115, $init;
    .scope S_000001ce41410250;
T_116 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41412350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce41412b70_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v000001ce41412170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v000001ce41412030_0;
    %assign/vec4 v000001ce41412b70_0, 0;
T_116.2 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_000001ce41410a20;
T_117 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce41412030_0, 0, 8;
    %end;
    .thread T_117, $init;
    .scope S_000001ce41410a20;
T_118 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41412f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v000001ce41413570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v000001ce41413110_0;
    %load/vec4 v000001ce41412490_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce41412a30, 0, 4;
T_118.2 ;
    %load/vec4 v000001ce41412490_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce41412a30, 4;
    %assign/vec4 v000001ce41412030_0, 0;
T_118.0 ;
    %jmp T_118;
    .thread T_118;
    .scope S_000001ce41435620;
T_119 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41433ee0, v000001ce4142de20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_119;
    .scope S_000001ce4142cc20;
T_120 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce4142f540_0, 0, 12;
    %end;
    .thread T_120, $init;
    .scope S_000001ce4142cc20;
T_121 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41439430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce4142f540_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v000001ce41438530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v000001ce41437950_0;
    %assign/vec4 v000001ce4142f540_0, 0;
T_121.2 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_000001ce4142d8a0;
T_122 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce41437950_0, 0, 12;
    %end;
    .thread T_122, $init;
    .scope S_000001ce4142d8a0;
T_123 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41438990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %load/vec4 v000001ce414371d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v000001ce414379f0_0;
    %load/vec4 v000001ce414373b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce4142de20, 0, 4;
T_123.2 ;
    %load/vec4 v000001ce414373b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce4142de20, 4;
    %assign/vec4 v000001ce41437950_0, 0;
T_123.0 ;
    %jmp T_123;
    .thread T_123;
    .scope S_000001ce4141c8c0;
T_124 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41379880, v000001ce414137f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_124;
    .scope S_000001ce41411060;
T_125 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce41412670_0, 0, 8;
    %end;
    .thread T_125, $init;
    .scope S_000001ce41411060;
T_126 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce414122b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce41412670_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v000001ce41413750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v000001ce414136b0_0;
    %assign/vec4 v000001ce41412670_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_000001ce414103e0;
T_127 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce414136b0_0, 0, 8;
    %end;
    .thread T_127, $init;
    .scope S_000001ce414103e0;
T_128 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41411ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %load/vec4 v000001ce41412fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v000001ce41413610_0;
    %load/vec4 v000001ce41413890_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce414137f0, 0, 4;
T_128.2 ;
    %load/vec4 v000001ce41413890_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce414137f0, 4;
    %assign/vec4 v000001ce414136b0_0, 0;
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_000001ce41435490;
T_129 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41433fd0, v000001ce41438df0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_129;
    .scope S_000001ce41435170;
T_130 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce41438b70_0, 0, 12;
    %end;
    .thread T_130, $init;
    .scope S_000001ce41435170;
T_131 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41437a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce41438b70_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v000001ce41438cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v000001ce414396b0_0;
    %assign/vec4 v000001ce41438b70_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_000001ce41435df0;
T_132 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce414396b0_0, 0, 12;
    %end;
    .thread T_132, $init;
    .scope S_000001ce41435df0;
T_133 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41437630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %load/vec4 v000001ce41438030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v000001ce41437f90_0;
    %load/vec4 v000001ce41438c10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce41438df0, 0, 4;
T_133.2 ;
    %load/vec4 v000001ce41438c10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce41438df0, 4;
    %assign/vec4 v000001ce414396b0_0, 0;
T_133.0 ;
    %jmp T_133;
    .thread T_133;
    .scope S_000001ce4141cbe0;
T_134 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce412ba6a0, v000001ce41413430, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_134;
    .scope S_000001ce4141cd70;
T_135 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce41412710_0, 0, 8;
    %end;
    .thread T_135, $init;
    .scope S_000001ce4141cd70;
T_136 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41412cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce41412710_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v000001ce41412c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.2, 8;
    %load/vec4 v000001ce41412850_0;
    %assign/vec4 v000001ce41412710_0, 0;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_000001ce4141c410;
T_137 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce41412850_0, 0, 8;
    %end;
    .thread T_137, $init;
    .scope S_000001ce4141c410;
T_138 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce414125d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %load/vec4 v000001ce41412990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %load/vec4 v000001ce41411f90_0;
    %load/vec4 v000001ce414128f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce41413430, 0, 4;
T_138.2 ;
    %load/vec4 v000001ce414128f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ce41413430, 4;
    %assign/vec4 v000001ce41412850_0, 0;
T_138.0 ;
    %jmp T_138;
    .thread T_138;
    .scope S_000001ce41435f80;
T_139 ;
    %vpi_call/w 5 33 "$readmemh", P_000001ce41434480, v000001ce414387b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_139;
    .scope S_000001ce41435c60;
T_140 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce41438d50_0, 0, 12;
    %end;
    .thread T_140, $init;
    .scope S_000001ce41435c60;
T_141 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41439570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ce41438d50_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v000001ce41437b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v000001ce414394d0_0;
    %assign/vec4 v000001ce41438d50_0, 0;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_000001ce41435ad0;
T_142 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ce414394d0_0, 0, 12;
    %end;
    .thread T_142, $init;
    .scope S_000001ce41435ad0;
T_143 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce41438850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %load/vec4 v000001ce414385d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %load/vec4 v000001ce41437d10_0;
    %load/vec4 v000001ce414374f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce414387b0, 0, 4;
T_143.2 ;
    %load/vec4 v000001ce414374f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce414387b0, 4;
    %assign/vec4 v000001ce414394d0_0, 0;
T_143.0 ;
    %jmp T_143;
    .thread T_143;
    .scope S_000001ce412fd7b0;
T_144 ;
    %wait E_000001ce4137eb50;
    %load/vec4 v000001ce4143feb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143fb90_0, 4, 5;
    %load/vec4 v000001ce4143e660_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %load/vec4 v000001ce41440bd0_0;
    %parti/s 12, 96, 8;
    %cmpi/e 1030, 0, 12;
    %jmp/0xz  T_144.2, 4;
    %load/vec4 v000001ce41440bd0_0;
    %load/vec4 v000001ce4143fb90_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %muli 12, 0, 8;
    %part/u 12;
    %assign/vec4 v000001ce41441990_0, 0;
    %jmp T_144.3;
T_144.2 ;
    %load/vec4 v000001ce41440bd0_0;
    %parti/s 12, 96, 8;
    %assign/vec4 v000001ce41441990_0, 0;
T_144.3 ;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v000001ce4143df80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.4, 8;
    %load/vec4 v000001ce41440bd0_0;
    %parti/s 12, 108, 8;
    %cmpi/e 1030, 0, 12;
    %jmp/0xz  T_144.6, 4;
    %load/vec4 v000001ce41440bd0_0;
    %load/vec4 v000001ce4143fb90_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %muli 12, 0, 8;
    %part/u 12;
    %assign/vec4 v000001ce41441990_0, 0;
    %jmp T_144.7;
T_144.6 ;
    %load/vec4 v000001ce41440bd0_0;
    %parti/s 12, 108, 8;
    %assign/vec4 v000001ce41441990_0, 0;
T_144.7 ;
    %jmp T_144.5;
T_144.4 ;
    %load/vec4 v000001ce41440bd0_0;
    %load/vec4 v000001ce4143fb90_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %muli 12, 0, 8;
    %part/u 12;
    %assign/vec4 v000001ce41441990_0, 0;
T_144.5 ;
T_144.1 ;
    %pushi/vec4 1056, 0, 32;
    %load/vec4 v000001ce4143e020_0;
    %pad/s 32;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %sub;
    %pad/s 22;
    %assign/vec4 v000001ce4143d760_0, 0;
    %pushi/vec4 767, 0, 32;
    %load/vec4 v000001ce4143ea20_0;
    %parti/s 11, 11, 5;
    %pad/u 32;
    %sub;
    %load/vec4 v000001ce4143d760_0;
    %pad/s 32;
    %mul;
    %pushi/vec4 256, 0, 32;
    %div/s;
    %pad/s 22;
    %assign/vec4 v000001ce4143ede0_0, 0;
    %load/vec4 v000001ce4143ede0_0;
    %load/vec4 v000001ce4143d800_0;
    %pad/s 22;
    %mul;
    %load/vec4 v000001ce4143d760_0;
    %load/vec4 v000001ce41441ad0_0;
    %pad/s 22;
    %mul;
    %sub;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %div;
    %load/vec4 v000001ce4143fc30_0;
    %pad/u 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ce4143dda0_0, 0;
    %load/vec4 v000001ce4143ede0_0;
    %load/vec4 v000001ce41441ad0_0;
    %pad/s 22;
    %mul;
    %load/vec4 v000001ce4143d760_0;
    %load/vec4 v000001ce4143d800_0;
    %pad/s 22;
    %mul;
    %add;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %div;
    %load/vec4 v000001ce41440770_0;
    %pad/u 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ce4143de40_0, 0;
    %load/vec4 v000001ce4143dd00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143e660_0, 4, 5;
    %load/vec4 v000001ce4143e660_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143e660_0, 4, 5;
    %load/vec4 v000001ce4143e660_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143e660_0, 4, 5;
    %load/vec4 v000001ce4143e660_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143e660_0, 4, 5;
    %load/vec4 v000001ce414401d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce41441fd0_0, 4, 5;
    %load/vec4 v000001ce41441fd0_0;
    %parti/s 10, 0, 2;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce41441fd0_0, 4, 5;
    %load/vec4 v000001ce4143dc60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143df80_0, 4, 5;
    %load/vec4 v000001ce4143df80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143df80_0, 4, 5;
    %load/vec4 v000001ce4143df80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143df80_0, 4, 5;
    %load/vec4 v000001ce4143df80_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143df80_0, 4, 5;
    %load/vec4 v000001ce41440c70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce41441df0_0, 4, 5;
    %load/vec4 v000001ce41441df0_0;
    %parti/s 10, 0, 2;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce41441df0_0, 4, 5;
    %load/vec4 v000001ce4143eac0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143ea20_0, 4, 5;
    %load/vec4 v000001ce4143ea20_0;
    %parti/s 11, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce4143ea20_0, 4, 5;
    %fork t_1, S_000001ce4140e240;
    %jmp t_0;
    .scope S_000001ce4140e240;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ce413af9f0_0, 0, 32;
T_144.8 ;
    %load/vec4 v000001ce413af9f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_144.9, 5;
    %load/vec4 v000001ce4143fb90_0;
    %load/vec4 v000001ce413af9f0_0;
    %subi 1, 0, 32;
    %pad/s 34;
    %muli 4, 0, 34;
    %part/s 4;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ce413af9f0_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ce4143fb90_0, 4, 5;
    %load/vec4 v000001ce413af9f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001ce413af9f0_0, 0, 32;
    %jmp T_144.8;
T_144.9 ;
    %end;
    .scope S_000001ce412fd7b0;
t_0 %join;
    %jmp T_144;
    .thread T_144;
    .scope S_000001ce412fd490;
T_145 ;
    %delay 10000, 0;
    %load/vec4 v000001ce414415d0_0;
    %nor/r;
    %store/vec4 v000001ce414415d0_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_000001ce412fd490;
T_146 ;
    %vpi_call/w 3 34 "$dumpfile", "forward_view.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ce412fd490 {0 0 0};
    %vpi_call/w 3 36 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce414415d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce4143fcd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce4143fcd0_0, 0, 1;
    %pushi/vec4 1200, 0, 11;
    %store/vec4 v000001ce41440630_0, 0, 11;
    %pushi/vec4 191, 0, 11;
    %store/vec4 v000001ce414403b0_0, 0, 11;
    %pushi/vec4 1328, 0, 11;
    %store/vec4 v000001ce4143fe10_0, 0, 11;
    %pushi/vec4 191, 0, 11;
    %store/vec4 v000001ce41441b70_0, 0, 11;
    %pushi/vec4 270, 0, 9;
    %store/vec4 v000001ce41440590_0, 0, 9;
    %delay 20000, 0;
    %fork t_3, S_000001ce412fcb30;
    %jmp t_2;
    .scope S_000001ce412fcb30;
t_3 ;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000001ce413afc70_0, 0, 32;
T_146.0 ;
    %load/vec4 v000001ce413afc70_0;
    %cmpi/s 768, 0, 32;
    %jmp/0xz T_146.1, 5;
    %fork t_5, S_000001ce412fd620;
    %jmp t_4;
    .scope S_000001ce412fd620;
t_5 ;
    %pushi/vec4 767, 0, 32;
    %store/vec4 v000001ce413b1070_0, 0, 32;
T_146.2 ;
    %load/vec4 v000001ce413b1070_0;
    %cmpi/s 768, 0, 32;
    %jmp/0xz T_146.3, 5;
    %load/vec4 v000001ce413b1070_0;
    %pad/s 11;
    %store/vec4 v000001ce41441170_0, 0, 11;
    %load/vec4 v000001ce413afc70_0;
    %pad/s 10;
    %store/vec4 v000001ce41441a30_0, 0, 10;
    %delay 20000, 0;
    %load/vec4 v000001ce413b1070_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001ce413b1070_0, 0, 32;
    %jmp T_146.2;
T_146.3 ;
    %end;
    .scope S_000001ce412fcb30;
t_4 %join;
    %load/vec4 v000001ce413afc70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001ce413afc70_0, 0, 32;
    %jmp T_146.0;
T_146.1 ;
    %end;
    .scope S_000001ce412fd490;
t_2 %join;
    %delay 10000000, 0;
    %vpi_call/w 3 58 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_146;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/forward_view_tb.sv";
    "src/forward_view.sv";
    "src/xilinx_single_port_ram_read_first.v";
