// Seed: 1038563736
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3
);
  logic id_5;
  ;
  logic id_6;
  assign id_5 = id_0;
  always @(1 or id_2) $unsigned(40);
  ;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply0 id_2,
    input supply1 id_3
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1,
    input tri id_2,
    input wire id_3,
    output tri id_4,
    input wire id_5,
    output wand id_6
    , id_17,
    input wor id_7,
    output tri0 id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    output wand id_12,
    input supply0 id_13,
    input uwire id_14,
    input wire id_15
);
  wire id_18;
  or primCall (id_4, id_3, id_14, id_18, id_17, id_7, id_0, id_11, id_5, id_15, id_10, id_13);
  module_0 modCall_1 (
      id_15,
      id_2,
      id_0,
      id_2
  );
endmodule
