use lib "$ENV{MODEL_ROOT}/cfg/ace/lib";
use common::RunModes;
common::RunModes::init_library;
{
   %opts = (
      -simv_args => ["+AW_CONTINUE_ON_ERROR", "+iosf_tracker_filename=iosf_trk", "-assert nopostproc", 
                     "+HQMS_DEBUG", "+HQMI_DEBUG +EXP_UNWANTED_TXN_TO_HQM",
                     "+HQM_PVC_AUTO_TAG_GEN_DIS",
                     "+vcs+lic+wait",
                     "+SLA_FLUSH_PHASE_TIMEOUT=400000",
                     "+HQM_EXTRA_DATA_PHASE_CFG=aceroot/verif/tb/hqm/tests/hcw_test0_cfg.cft",
                     "+HQM_EXTRA_DATA_PHASE_HCW=aceroot/verif/tb/hqm/tests/hcw_test0_hcw.cft",
                    ],
      -test_in_model => 1,
      -enabled_post_process_modes => "hqm_test",
   );
   %runModes = (
     ur_nf_unmask =>  { -simv_args => [ "+hqm_pcie_init_stim_config::ur_sev=0 +hqm_pcie_init_stim_config::ur_mask=0 ", "+ovm_set_config_int=*\\,sev_mask_val\\,0", ], }, 
     ur_nf_anfes_unmask =>  { -simv_args => [ "+hqm_pcie_init_stim_config::ur_sev=0 +hqm_pcie_init_stim_config::ur_mask=0 +hqm_pcie_init_stim_config::anfes_mask=0 ", "+ovm_set_config_int=*\\,sev_mask_val\\,4", ], }, 
     ur_f_unmask =>   { -simv_args => [ "+hqm_pcie_init_stim_config::ur_sev=1 +hqm_pcie_init_stim_config::ur_mask=0 ", "+ovm_set_config_int=*\\,sev_mask_val\\,1", ], }, 
     ur_nf_mask =>    { -simv_args => [ "+hqm_pcie_init_stim_config::ur_sev=0 +hqm_pcie_init_stim_config::ur_mask=1 ", "+ovm_set_config_int=*\\,sev_mask_val\\,2", ], }, 
     ur_f_mask =>     { -simv_args => [ "+hqm_pcie_init_stim_config::ur_sev=1 +hqm_pcie_init_stim_config::ur_mask=1 ", "+ovm_set_config_int=*\\,sev_mask_val\\,3", ], }, 

     mtlp_nf_unmask => { -simv_args => [ "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/hqm_pcie_lib/cft/hqm_pcie_mtlp_nf_unmask.cft ", "+ovm_set_config_int=*\\,sev_mask_val\\,0", ], }, 
     mtlp_f_unmask  => { -simv_args => [ "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/hqm_pcie_lib/cft/hqm_pcie_mtlp_f_unmask.cft ", "+ovm_set_config_int=*\\,sev_mask_val\\,1", ], }, 
     mtlp_nf_mask   => { -simv_args => [ "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/hqm_pcie_lib/cft/hqm_pcie_mtlp_nf_mask.cft ", "+ovm_set_config_int=*\\,sev_mask_val\\,2", ], }, 
     mtlp_f_mask    => { -simv_args => [ "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/hqm_pcie_lib/cft/hqm_pcie_mtlp_f_mask.cft ", "+ovm_set_config_int=*\\,sev_mask_val\\,3", ], }, 

      sec_6_2 => { -simv_args => ["",  ],  },
      ur_pf   => { -simv_args => [" +HQM_PCIE_MEM_UR_ERR_FUNC_NO=0",  ],  },
      mtlp_pf => { -simv_args => [" +HQM_PCIE_MEM_MTLP_ERR",  ],  },
   );
   import_runmodes (
         -dest_hash => \%runModes,
   );
}

