F:/Maven_Training/Verilog/Verilog_labs/lab2/ALU/tb/alu_tb.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab2/ALU/tb/alu_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu_tb

Top level modules:
	alu_tb

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab2/ALU/tb/tb_alu.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab2/ALU/tb/tb_alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_alu

Top level modules:
	tb_alu

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab2/ALU/rtl/alu.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab2/ALU/rtl/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}}
