{
 "metadata": {
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.3-final"
  },
  "orig_nbformat": 2,
  "kernelspec": {
   "name": "python3",
   "display_name": "Python 3",
   "language": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2,
 "cells": [
  {
   "source": [
    "## Importing necessary libraries"
   ],
   "cell_type": "markdown",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import pandas as pd\n",
    "from io import StringIO"
   ]
  },
  {
   "source": [
    "---\n",
    "\n",
    "## Creating the required input\n",
    "The input instruction sequence goes as follows:\n",
    "\n",
    "LOAD    -1  5   3\n",
    "\n",
    "ADD     -1  -1  13\n",
    "\n",
    "SUB     45  13  44\n",
    "\n",
    "ADDIM   -1  13  22\n",
    "\n",
    "LOAD    -1  5   45"
   ],
   "cell_type": "markdown",
   "metadata": {}
  },
  {
   "source": [
    "input=\"1 48d1e9 -1  5  3 - - L      -200  7fffe7ff088       48d1f0            0 MOV      LOAD\\n1 48d1de -1 -1 13 - - -         0            0       48d1e2            0 SET      ADD\\n2 48d1e2 45  13 44 W - -         0            0       48d1e9            0 CMP      SUB\\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\""
   ],
   "cell_type": "code",
   "metadata": {},
   "execution_count": 6,
   "outputs": []
  },
  {
   "source": [
    "---\n",
    "\n",
    "## Importing user defined Modules\n",
    "\n",
    "In the following imports we have imported several Pipeline units from different pipeline stages. The following simulation shows simulating both the classic and Tomasulo based dynamic scheduling pipeline."
   ],
   "cell_type": "markdown",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from PipeStage import FetchUnit, DecodeUnit, ExecuteUnit, TOMExecuteUnit\n",
    "from Pipeline import Pipeline\n",
    "from Pipeline import Clock"
   ]
  },
  {
   "source": [
    "### Classic Pipeline Simulation"
   ],
   "cell_type": "markdown",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "output_type": "stream",
     "name": "stdout",
     "text": [
      "\n(Clock 1)==================================================\n\nFetch Buffer :\n\n1 48d1e9 -1  5  3 - - L      -200  7fffe7ff088       48d1f0            0 MOV      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 2)==================================================\n\nFetch Buffer :\n\n1 48d1de -1 -1 13 - - -         0            0       48d1e2            0 SET      ADD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 3, 'imm': -200}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\nSet New Exec\n\n(Clock 3)==================================================\n\nFetch Buffer :\n\n2 48d1e2 45  13 44 W - -         0            0       48d1e9            0 CMP      SUB\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD', 'src1': -1, 'src2': -1, 'dest': 13, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 4)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 5)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 6)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 7)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 8)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 9)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 10)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 11)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 12)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\nSet New Exec\n\n(Clock 13)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 14)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 15)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 16)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 17)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 18)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 19)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 20)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 21)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 22)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\nSet New Exec\n\n(Clock 23)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 24)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 25)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 26)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 27)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 28)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 29)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 30)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 31)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 32)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\nSet New Exec\n\n(Clock 33)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\n============================================================\n\n\n(Clock 34)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\n============================================================\n\n\n(Clock 35)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\n============================================================\n\n\n(Clock 36)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\n============================================================\n\n\n(Clock 37)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\n============================================================\n\n\n(Clock 38)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\n============================================================\n\n\n(Clock 39)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\n============================================================\n\n\n(Clock 40)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\n============================================================\n\n\n(Clock 41)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\n============================================================\n\n\n(Clock 42)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\n============================================================\n\nSet New Exec\n\n(Clock 43)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nExecute Buffer:\n\nNone\n------------------------------------------------------------\nwrite verified FB none\nwrite verified DB and DSB none\nwrite verified FunctionalUnits none\n============================================================\n\n"
     ]
    }
   ],
   "source": [
    "binaryStream = StringIO(input)\n",
    "F, D, E = FetchUnit(), DecodeUnit(), ExecuteUnit(time=9)\n",
    "pipeline = Pipeline(F, D, E)\n",
    "pipeline.clock.reset()\n",
    "\n",
    "while not pipeline.END:\n",
    "    pipeline.clock.clocktick()      #clock for pipeline synchronization\n",
    "    pipeline.fetch(binaryStream)    #run fetch stage\n",
    "    pipeline.decode()               #decode stage\n",
    "    pipeline.execute()              #run execute stage\n",
    "    pipeline.write()                #run write stage\n",
    "    pipeline.showTrace()            #display buffer states\n",
    "    pipeline.update()               #update buffers based on current run"
   ]
  },
  {
   "source": [
    "### Dynamic Scheduling with Tomasulo Algorithhm"
   ],
   "cell_type": "markdown",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "tags": []
   },
   "outputs": [
    {
     "output_type": "stream",
     "name": "stdout",
     "text": [
      "\n(Clock 1)==================================================\n\nFetch Buffer :\n\n1 48d1e9 -1  5  3 - - L      -200  7fffe7ff088       48d1f0            0 MOV      LOAD\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU2' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 2)==================================================\n\nFetch Buffer :\n\n1 48d1de -1 -1 13 - - -         0            0       48d1e2            0 SET      ADD\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 3, 'imm': -200}\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU2' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 3)==================================================\n\nFetch Buffer :\n\n2 48d1e2 45  13 44 W - -         0            0       48d1e9            0 CMP      SUB\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD', 'src1': -1, 'src2': -1, 'dest': 13, 'imm': 0}\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' 1 True 'LOAD' -200 5 3 -1.0 -1.0]\n ['ALU1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU2' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', 'LD1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 4)==================================================\n\nFetch Buffer :\n\n2 48d1de -1 13 22 R - -         1            0       48d1e2            0 SET      ADD_IMM\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'SUB', 'src1': 45, 'src2': 13, 'dest': 44, 'imm': 0}\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' 0 True 'LOAD' -200 5 3 -1.0 -1.0]\n ['ALU1' 4 True 'ADD' 0 0 13 -1.0 -1.0]\n ['ALU2' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', 'LD1', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 5)==================================================\n\nFetch Buffer :\n\n1 48d1e2 -1  5 45 - - L      -264  7fffe7ff048       48d1e9            0 CMP      LOAD\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'ADD_IMM', 'src1': -1, 'src2': 13, 'dest': 22, 'imm': 1}\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' 3 True 'ADD' 0 0 13 -1.0 -1.0]\n ['ALU2' 5 True 'SUB' 45 13 44 -1.0 'ALU1']\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU2', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 6)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' 2 True 'ADD' 0 0 13 -1.0 -1.0]\n ['ALU2' 5 True 'SUB' 45 13 44 -1.0 'ALU1']\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU2', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 7)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' 1 True 'ADD' 0 0 13 -1.0 -1.0]\n ['ALU2' 5 True 'SUB' 45 13 44 -1.0 'ALU1']\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU2', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 8)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' 0 True 'ADD' 0 0 13 -1.0 -1.0]\n ['ALU2' 5 True 'SUB' 45 13 44 -1.0 'ALU1']\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU2', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 9)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU2' 4 True 'SUB' 45 13 44 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU2', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 10)==================================================\n\nFetch Buffer :\n\n\n------------------------------------------------------------\n\nBuffer State :\n\n{'op': 'LOAD', 'src1': -1, 'src2': 5, 'dest': 45, 'imm': -264}\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' 4 True 'ADD_IMM' 1 13 22 -1.0 -1.0]\n ['ALU2' 3 True 'SUB' 45 13 44 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU2', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\n============================================================\n\n\n(Clock 11)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' 1 True 'LOAD' -264 5 45 -1.0 -1.0]\n ['ALU1' 3 True 'ADD_IMM' 1 13 22 -1.0 -1.0]\n ['ALU2' 2 True 'SUB' 45 13 44 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU2', 'LD1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\nwrite verified FB none\nwrite verified DB and DSB none\n============================================================\n\n\n(Clock 12)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' 0 True 'LOAD' -264 5 45 -1.0 -1.0]\n ['ALU1' 2 True 'ADD_IMM' 1 13 22 -1.0 -1.0]\n ['ALU2' 1 True 'SUB' 45 13 44 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU2', 'LD1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\nwrite verified FB none\nwrite verified DB and DSB none\n============================================================\n\n\n(Clock 13)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' 1 True 'ADD_IMM' 1 13 22 -1.0 -1.0]\n ['ALU2' 0 True 'SUB' 45 13 44 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU2', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\nwrite verified FB none\nwrite verified DB and DSB none\n============================================================\n\n\n(Clock 14)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' 0 True 'ADD_IMM' 1 13 22 -1.0 -1.0]\n ['ALU2' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ALU1', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\nwrite verified FB none\nwrite verified DB and DSB none\n============================================================\n\n\n(Clock 15)==================================================\n\nFetch Buffer :\n\n------------------------------------------------------------\n\nBuffer State :\n\nNone\n------------------------------------------------------------\n\nTomasulo Table\n\n[['LD1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['ALU2' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]\n ['FP1' -1 False '' -1.0 -1.0 -1.0 -1.0 -1.0]]\n\nRegister Allocation\n\n['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']\n------------------------------------------------------------\nwrite verified FB none\nwrite verified DB and DSB none\nwrite verified FunctionalUnits none\n============================================================\n\n"
     ]
    }
   ],
   "source": [
    "binaryStream = StringIO(input)\n",
    "F, D, E = FetchUnit(), DecodeUnit(), TOMExecuteUnit('Tomasulo-unit.csv', 'instruction-set.csv') #defining  pipeline with Tomasulo unit\n",
    "pipeline = Pipeline(F, D, E)\n",
    "pipeline.clock.reset()\n",
    "\n",
    "while not pipeline.END:\n",
    "    pipeline.clock.clocktick()      #clock for pipeline synchronization\n",
    "    pipeline.fetch(binaryStream)    #run fetch stage\n",
    "    pipeline.decode()               #decode stage\n",
    "    pipeline.execute()              #run execute stage\n",
    "    pipeline.write()                #run write stage\n",
    "    pipeline.showTrace()            #display buffer states\n",
    "    pipeline.update()               #update buffers based on current run"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ]
}