
*** Running vivado
    with args -log Division_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Division_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Division_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top Division_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 856.855 ; gain = 178.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Division_wrapper' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Division' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:13]
INFO: [Synth 8-6157] synthesizing module 'Division_DivisionTop_0_1' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-14796-DESKTOP-NDOLUA7/realtime/Division_DivisionTop_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_DivisionTop_0_1' (1#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-14796-DESKTOP-NDOLUA7/realtime/Division_DivisionTop_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Division_floating_point_0_1' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-14796-DESKTOP-NDOLUA7/realtime/Division_floating_point_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_floating_point_0_1' (2#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-14796-DESKTOP-NDOLUA7/realtime/Division_floating_point_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'floating_point_0' of module 'Division_floating_point_0_1' has 10 connections declared, but only 7 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:80]
INFO: [Synth 8-6157] synthesizing module 'Division_floating_point_1_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-14796-DESKTOP-NDOLUA7/realtime/Division_floating_point_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_floating_point_1_0' (3#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-14796-DESKTOP-NDOLUA7/realtime/Division_floating_point_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'floating_point_1' of module 'Division_floating_point_1_0' has 7 connections declared, but only 5 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:88]
INFO: [Synth 8-6157] synthesizing module 'Division_floating_point_2_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-14796-DESKTOP-NDOLUA7/realtime/Division_floating_point_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_floating_point_2_0' (4#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-14796-DESKTOP-NDOLUA7/realtime/Division_floating_point_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'floating_point_2' of module 'Division_floating_point_2_0' has 7 connections declared, but only 5 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:94]
INFO: [Synth 8-6155] done synthesizing module 'Division' (5#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Division_wrapper' (6#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 921.637 ; gain = 242.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 921.637 ; gain = 242.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 921.637 ; gain = 242.980
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_floating_point_0_1/Division_floating_point_0_1/Division_floating_point_0_0_in_context.xdc] for cell 'Division_i/floating_point_0'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_floating_point_0_1/Division_floating_point_0_1/Division_floating_point_0_0_in_context.xdc] for cell 'Division_i/floating_point_0'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_DivisionTop_0_1/Division_DivisionTop_0_1/Division_DivisionTop_0_1_in_context.xdc] for cell 'Division_i/DivisionTop_0'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_DivisionTop_0_1/Division_DivisionTop_0_1/Division_DivisionTop_0_1_in_context.xdc] for cell 'Division_i/DivisionTop_0'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_floating_point_1_0/Division_floating_point_1_0/Division_floating_point_0_1_in_context.xdc] for cell 'Division_i/floating_point_1'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_floating_point_1_0/Division_floating_point_1_0/Division_floating_point_0_1_in_context.xdc] for cell 'Division_i/floating_point_1'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_floating_point_2_0/Division_floating_point_2_0/Division_floating_point_0_1_in_context.xdc] for cell 'Division_i/floating_point_2'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_floating_point_2_0/Division_floating_point_2_0/Division_floating_point_0_1_in_context.xdc] for cell 'Division_i/floating_point_2'
Parsing XDC File [C:/Users/OAkun/Division/Division.srcs/constrs_1/imports/sources_1/Nexys4DDRMaster.xdc]
Finished Parsing XDC File [C:/Users/OAkun/Division/Division.srcs/constrs_1/imports/sources_1/Nexys4DDRMaster.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OAkun/Division/Division.srcs/constrs_1/imports/sources_1/Nexys4DDRMaster.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Division_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Division_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/OAkun/Division/Division.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/OAkun/Division/Division.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 970.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 970.465 ; gain = 291.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 970.465 ; gain = 291.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Division_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/DivisionTop_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/floating_point_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/floating_point_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 970.465 ; gain = 291.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 970.465 ; gain = 291.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 970.465 ; gain = 291.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1002.832 ; gain = 324.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1002.832 ; gain = 324.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.629 ; gain = 333.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.430 ; gain = 349.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.430 ; gain = 349.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.430 ; gain = 349.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.430 ; gain = 349.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.430 ; gain = 349.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.430 ; gain = 349.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |Division_DivisionTop_0_1    |         1|
|2     |Division_floating_point_0_1 |         1|
|3     |Division_floating_point_1_0 |         1|
|4     |Division_floating_point_2_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |Division_DivisionTop_0_1    |     1|
|2     |Division_floating_point_0_1 |     1|
|3     |Division_floating_point_1_0 |     1|
|4     |Division_floating_point_2_0 |     1|
|5     |IBUF                        |     2|
|6     |OBUF                        |    31|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   231|
|2     |  Division_i |Division |   198|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.430 ; gain = 349.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1028.430 ; gain = 300.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1028.430 ; gain = 349.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1045.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1045.469 ; gain = 622.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Division/Division.runs/synth_1/Division_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Division_wrapper_utilization_synth.rpt -pb Division_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 22 12:55:48 2021...
