INTSTYLE=ise
INFILE=/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.ncd
OUTFILE=/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.bit
FAMILY=Spartan6
PART=xc6slx45-2csg324
WORKINGDIR=/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test
LICENSE=WebPack
USER_INFO=202198533_0_0_851
