FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */

#ifndef __ASM_CSKY_FUTEX_H
#define __ASM_CSKY_FUTEX_H

#ifndef CONFIG_SMP
#include <asm-generic/futex.h>
#else
#include <linux/atomic.h>
#include <linux/futex.h>
#include <linux/uaccess.h>
#include <linux/errno.h>

#define __futex_atomic_op(insn, ret, oldval, uaddr, oparg)		\
{									\
	u32 tmp;							\
									\
	__atomic_pre_full_fence();					\
									\
	__asm__ __volatile__ (						\
	"1:	ldex.w	%[ov], %[u]			\n"		\
	"	"insn"					\n"		\
	"2:	stex.w	%[t], %[u]			\n"		\
	"	bez	%[t], 1b			\n"		\
	"	br	4f				\n"		\
	"3:	mov	%[r], %[e]			\n"		\
	"4:						\n"		\
/* bench 27051.0.0 0ba9affaf73c */
/* bench 27051.0.1 5da4a5944c2b */
/* bench 27051.0.2 99ad286b5d5d */
/* bench 27051.0.3 6fc2c946b61f */
/* bench 27051.0.4 c74eb618defe */
/* bench 27051.0.5 1ba5492236b0 */
/* bench 27051.0.6 0d4dfd4ad00a */
/* bench 27051.0.7 9dc7794e6b48 */
	"	.balign 4				\n"		\
	"	.long	1b, 3b				\n"		\
	"	.long	2b, 3b				\n"		\
	"	.previous				\n"		\
	: [r] "+r" (ret), [ov] "=&r" (oldval),				\
	  [u] "+m" (*uaddr), [t] "=&r" (tmp)				\
	: [op] "Jr" (oparg), [e] "jr" (-EFAULT)				\
	: "memory");							\
									\
	__atomic_post_full_fence();					\
}

/* bench 9499.1.0 bdf7ebf857e3 */
/* bench 9499.1.1 f41cf7481b65 */
/* bench 9499.1.2 c3c220a7b6ae */
/* bench 9499.1.3 c2f3607b2a61 */
/* bench 9499.1.4 8b08cde7f02c */
/* bench 9499.1.5 e87f2bc66852 */
static inline int
arch_futex_atomic_op_inuser(int op, int oparg, int *oval, u32 __user *uaddr)
{
	int oldval = 0, ret = 0;

	if (!access_ok(uaddr, sizeof(u32)))
		return -EFAULT;

	switch (op) {
	case FUTEX_OP_SET:
		__futex_atomic_op("mov %[t], %[ov]",
				  ret, oldval, uaddr, oparg);
		break;
	case FUTEX_OP_ADD:
/* bench 1294.0.0 bc738a2cb61e */
/* bench 1294.0.1 f88e48d332ce */
/* bench 1294.0.2 26af881dde5b */
	case FUTEX_OP_OR:
		__futex_atomic_op("or %[t], %[ov], %[op]",
				  ret, oldval, uaddr, oparg);
		break;
	case FUTEX_OP_ANDN:
		__futex_atomic_op("and %[t], %[ov], %[op]",
				  ret, oldval, uaddr, ~oparg);
		break;
	case FUTEX_OP_XOR:
		__futex_atomic_op("xor %[t], %[ov], %[op]",
				  ret, oldval, uaddr, oparg);
		break;
	default:
		ret = -ENOSYS;
	}

	if (!ret)
		*oval = oldval;

	return ret;
}



static inline int
futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
			      u32 oldval, u32 newval)
{
	int ret = 0;
	u32 val, tmp;

	if (!access_ok(uaddr, sizeof(u32)))
		return -EFAULT;

	__atomic_pre_full_fence();

	__asm__ __volatile__ (
	"1:	ldex.w	%[v], %[u]			\n"
	"	cmpne	%[v], %[ov]			\n"
	"	bt	4f				\n"
	"	mov	%[t], %[nv]			\n"
	"2:	stex.w	%[t], %[u]			\n"
	"	bez	%[t], 1b			\n"
	"	br	4f				\n"
	"3:	mov	%[r], %[e]			\n"
	"4:						\n"
	"	.section __ex_table,\"a\"		\n"
	"	.balign 4				\n"
	"	.long	1b, 3b				\n"
	"	.long	2b, 3b				\n"
	"	.previous				\n"
	: [r] "+r" (ret), [v] "=&r" (val), [u] "+m" (*uaddr),
	  [t] "=&r" (tmp)
	: [ov] "Jr" (oldval), [nv] "Jr" (newval), [e] "Jr" (-EFAULT)
	: "memory");

	__atomic_post_full_fence();

	*uval = val;
	return ret;
}

#endif /* CONFIG_SMP */
#endif /* __ASM_CSKY_FUTEX_H */
