

================================================================
== Vitis HLS Report for 'Layer_norm'
================================================================
* Date:           Sat Sep  2 22:24:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47273|    47273|  0.473 ms|  0.473 ms|  47273|  47273|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123  |Layer_norm_Pipeline_VITIS_LOOP_269_1  |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129  |Layer_norm_Pipeline_VITIS_LOOP_273_2  |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_Layer_norm_Pipeline_l_j10_fu_135             |Layer_norm_Pipeline_l_j10             |     3103|     3103|  31.030 us|  31.030 us|  3103|  3103|       no|
        |grp_Layer_norm_Pipeline_l_j11_fu_148             |Layer_norm_Pipeline_l_j11             |      801|      801|   8.010 us|   8.010 us|   801|   801|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mean_var_i7  |    37284|    37284|      3107|          -|          -|    12|        no|
        |- l_norm_i8      |     9972|     9972|       831|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1030|    665|    -|
|Memory           |        0|    -|      96|     18|    0|
|Multiplexer      |        -|    -|       -|    537|    -|
|Register         |        -|    -|     324|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1450|   1300|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123  |Layer_norm_Pipeline_VITIS_LOOP_269_1  |        0|   0|    6|   49|    0|
    |grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129  |Layer_norm_Pipeline_VITIS_LOOP_273_2  |        0|   0|    6|   49|    0|
    |grp_Layer_norm_Pipeline_l_j10_fu_135             |Layer_norm_Pipeline_l_j10             |        0|   0|  493|  392|    0|
    |grp_Layer_norm_Pipeline_l_j11_fu_148             |Layer_norm_Pipeline_l_j11             |        0|   0|  525|  175|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   0| 1030|  665|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mean_U   |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    |mean2_U  |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    |var_U    |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                                         |        0|  96|  18|    0|    36|   96|     3|         1152|
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln277_fu_200_p2              |         +|   0|  0|  13|           4|           1|
    |add_ln302_fu_256_p2              |         +|   0|  0|  13|           4|           1|
    |sub_ln280_fu_240_p2              |         -|   0|  0|  17|          14|          14|
    |sub_ln306_fu_291_p2              |         -|   0|  0|  17|          14|          14|
    |icmp_ln277_fu_194_p2             |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln302_fu_250_p2             |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  80|          45|          39|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  164|         37|    1|         37|
    |grp_fu_391_ce      |   14|          3|    1|          3|
    |grp_fu_391_opcode  |   14|          3|    2|          6|
    |grp_fu_391_p0      |   14|          3|   32|         96|
    |grp_fu_391_p1      |   14|          3|   32|         96|
    |grp_fu_395_ce      |   14|          3|    1|          3|
    |grp_fu_395_p0      |   14|          3|   32|         96|
    |grp_fu_395_p1      |   14|          3|   32|         96|
    |grp_fu_399_ce      |   14|          3|    1|          3|
    |grp_fu_399_p0      |   14|          3|   32|         96|
    |grp_fu_399_p1      |   14|          3|   32|         96|
    |grp_fu_403_ce      |    9|          2|    1|          2|
    |i7_fu_60           |    9|          2|    4|          8|
    |i8_fu_76           |    9|          2|    4|          8|
    |mean2_address0     |   20|          4|    4|         16|
    |mean2_ce0          |   20|          4|    1|          4|
    |mean2_d0           |   14|          3|   32|         96|
    |mean2_we0          |   14|          3|    1|          3|
    |mean_address0      |   25|          5|    4|         20|
    |mean_ce0           |   20|          4|    1|          4|
    |mean_d0            |   14|          3|   32|         96|
    |mean_we0           |   14|          3|    1|          3|
    |v124_address0      |   14|          3|   14|         42|
    |v124_ce0           |   14|          3|    1|          3|
    |var_address0       |   14|          3|    4|         12|
    |var_ce0            |   14|          3|    1|          3|
    |var_we0            |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  537|        116|  304|        950|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add4_reg_371                                                  |  64|   0|   64|          0|
    |ap_CS_fsm                                                     |  36|   0|   36|          0|
    |conv_reg_366                                                  |  64|   0|   64|          0|
    |grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |grp_Layer_norm_Pipeline_l_j10_fu_135_ap_start_reg             |   1|   0|    1|          0|
    |grp_Layer_norm_Pipeline_l_j11_fu_148_ap_start_reg             |   1|   0|    1|          0|
    |i7_2_reg_305                                                  |   4|   0|    4|          0|
    |i7_fu_60                                                      |   4|   0|    4|          0|
    |i8_2_reg_342                                                  |   4|   0|    4|          0|
    |i8_fu_76                                                      |   4|   0|    4|          0|
    |mean2_load_reg_332                                            |  32|   0|   32|          0|
    |reg_180                                                       |  32|   0|   32|          0|
    |sub_ln280_reg_337                                             |   6|   0|   14|          8|
    |sub_ln306_reg_386                                             |   6|   0|   14|          8|
    |v2_reg_381                                                    |  32|   0|   32|          0|
    |v_reg_376                                                     |  32|   0|   32|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 324|   0|  340|         16|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_702_p_din0    |  out|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_702_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_702_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_705_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_705_p_dout0   |   in|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_705_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_708_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_708_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_708_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_708_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_din0    |  out|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_din1    |  out|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_opcode  |  out|    2|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_dout0   |   in|   64|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_712_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_opcode  |  out|    2|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_690_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_694_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_694_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_694_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_694_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_698_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_698_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_698_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_698_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_din0    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_din1    |  out|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_opcode  |  out|    2|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_dout0   |   in|   32|  ap_ctrl_hs|    Layer_norm|  return value|
|grp_fu_716_p_ce      |  out|    1|  ap_ctrl_hs|    Layer_norm|  return value|
|v124_address0        |  out|   14|   ap_memory|          v124|         array|
|v124_ce0             |  out|    1|   ap_memory|          v124|         array|
|v124_q0              |   in|   32|   ap_memory|          v124|         array|
|v233_address0        |  out|   10|   ap_memory|          v233|         array|
|v233_ce0             |  out|    1|   ap_memory|          v233|         array|
|v233_q0              |   in|   32|   ap_memory|          v233|         array|
|v234_address0        |  out|   10|   ap_memory|          v234|         array|
|v234_ce0             |  out|    1|   ap_memory|          v234|         array|
|v234_q0              |   in|   32|   ap_memory|          v234|         array|
|v127_address0        |  out|   14|   ap_memory|          v127|         array|
|v127_ce0             |  out|    1|   ap_memory|          v127|         array|
|v127_we0             |  out|    1|   ap_memory|          v127|         array|
|v127_d0              |  out|   32|   ap_memory|          v127|         array|
+---------------------+-----+-----+------------+--------------+--------------+

