# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
COLORTERM=truecolor
TERM_PROGRAM_VERSION=1.90.2
RDI_APPROOT=/home/xilinx/software/Vitis/2022.2
PLATFORM=xilinx_vck5000_gen4x8_qdma_2_202220_1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/135
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/home/xilinx/software/Vitis/2022.2/bin
LC_ADDRESS=hr_HR.UTF-8
XILINX_VIVADO=/home/xilinx/software/Vivado/2022.2
LC_NAME=hr_HR.UTF-8
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.2
RDI_INSTALLROOT=/home/xilinx/software
RDI_PATCHROOT=
LC_MONETARY=hr_HR.UTF-8
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o
PWD=/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw
LOGNAME=edoardo.dalessio
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MAKEOVERRIDES=${-*-command-variables-*-}
VSCODE_GIT_ASKPASS_NODE=/home/users/edoardo.dalessio/.vscode-server/cli/servers/Stable-5437499feb04f7a586f677b155b039bc2b3669eb/server/node
RDI_PREPEND_PATH=/home/xilinx/software/Vitis/2022.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/users/edoardo.dalessio
SYNTH_COMMON=/home/xilinx/software/Vitis/2022.2/scripts/rt/data
LC_PAPER=hr_HR.UTF-8
LANG=en_US.UTF-8
PLATFORM_REPO_PATHS=/opt/xilinx/platforms/
SSL_CERT_DIR=/usr/lib/ssl/certs
XILINX_HLS=/home/xilinx/software/Vitis_HLS/2022.2
GIT_ASKPASS=/home/users/edoardo.dalessio/.vscode-server/cli/servers/Stable-5437499feb04f7a586f677b155b039bc2b3669eb/server/extensions/git/dist/askpass.sh
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINXD_LICENSE_FILE=/home/xilinx/license/
RDI_PROG=/home/xilinx/software/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
SSH_CONNECTION=10.79.250.16 58562 10.79.6.83 22
RT_TCL_PATH=/home/xilinx/software/Vitis/2022.2/scripts/rt/base_tcl/tcl
MFLAGS=-w
XILINX_SDK=/home/xilinx/software/Vitis/2022.2
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
XDG_SESSION_CLASS=user
MAKEFLAGS=w -- PLATFORM=xilinx_vck5000_gen4x8_qdma_2_202220_1 TARGET=hw
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python
LC_IDENTIFICATION=hr_HR.UTF-8
TERM=xterm-256color
USER=edoardo.dalessio
MAKE_TERMERR=/dev/pts/135
XILINX_PLANAHEAD=/home/xilinx/software/Vitis/2022.2
VSCODE_GIT_IPC_HANDLE=/run/user/1155/vscode-git-98cefe3c51.sock
RDI_BASEROOT=/home/xilinx/software/Vitis
RDI_TPS_ROOT=/home/xilinx/software/Vivado/2022.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/home/xilinx/software/Vitis/2022.2/data
SHLVL=3
MAKELEVEL=2
LC_TELEPHONE=hr_HR.UTF-8
LC_MEASUREMENT=hr_HR.UTF-8
XILINX_VIVADO_HLS=/home/xilinx/software/Vivado/2022.2
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=1203
LD_LIBRARY_PATH=/home/xilinx/software/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o:/home/xilinx/software/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/home/xilinx/software/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/home/xilinx/software/Vitis/2022.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/home/xilinx/software/Vitis/2022.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1155
SSL_CERT_FILE=/usr/lib/ssl/certs/ca-certificates.crt
SSH_CLIENT=10.79.250.16 58562 22
LC_TIME=hr_HR.UTF-8
TCL_LIBRARY=/home/xilinx/software/Vitis/2022.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
VSCODE_GIT_ASKPASS_MAIN=/home/users/edoardo.dalessio/.vscode-server/cli/servers/Stable-5437499feb04f7a586f677b155b039bc2b3669eb/server/extensions/git/dist/askpass-main.js
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
BROWSER=/home/users/edoardo.dalessio/.vscode-server/cli/servers/Stable-5437499feb04f7a586f677b155b039bc2b3669eb/server/bin/helpers/browser.sh
PATH=/home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/home/xilinx/software/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/home/xilinx/software/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/home/xilinx/software/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/xilinx/software/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/home/xilinx/software/Vivado/2022.2/gnu/microblaze/lin/bin:/home/xilinx/software/Vitis/2022.2/bin:/home/xilinx/software/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/home/xilinx/software/Vivado/2022.2/bin:/opt/xilinx/xrt/bin:/home/xilinx/software/Vitis_HLS/2022.2/bin:/home/xilinx/software/Vitis/2022.2/gnu/microblaze/lin/bin:/home/xilinx/software/Vitis/2022.2/gnu/arm/lin/bin:/home/xilinx/software/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/xilinx/software/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/xilinx/software/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/xilinx/software/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/home/xilinx/software/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/home/xilinx/software/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/xilinx/software/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/home/xilinx/software/Vitis/2022.2/aietools/bin:/home/xilinx/software/DocNav:/home/users/edoardo.dalessio/.vscode-server/cli/servers/Stable-5437499feb04f7a586f677b155b039bc2b3669eb/server/bin/remote-cli:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/home/xilinx/software/Vitis/2022.2/scripts/rt/data
HDI_APPROOT=/home/xilinx/software/Vitis/2022.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1155/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/home/xilinx/software/Vitis/2022.2/tps/isl
LC_NUMERIC=hr_HR.UTF-8
XILINX_VITIS=/home/xilinx/software/Vitis/2022.2
OLDPWD=/home/xilinx/software/Vitis/2022.2/bin
TARGET=hw
TERM_PROGRAM=vscode
VSCODE_IPC_HOOK_CLI=/run/user/1155/vscode-ipc-80a8a2bf-1d11-41d7-a03e-3a2415799b00.sock
_=/home/xilinx/software/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=36651
XILINX_CD_SESSION=da99ce42-1215-4967-be7d-966680abf93e


V++ command line:
------------------------------------------
/home/xilinx/software/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -l --kernel_frequency 200 --platform xilinx_vck5000_gen4x8_qdma_2_202220_1 -t hw -s -g --config xclbin_overlay.cfg -o overlay_hw.xsa ../data_movers/setup_aie_hw.xo ../data_movers/sink_from_aie_hw.xo ../aie/libadf.a 

FINAL PROGRAM OPTIONS
--config xclbin_overlay.cfg
--connectivity.nk setup_aie:1:setup_aie_0
--connectivity.nk setup_aie:1:setup_aie_1
--connectivity.nk sink_from_aie:1:sink_from_aie_0
--connectivity.slr setup_aie_0:SLR0
--connectivity.slr setup_aie_1:SLR0
--connectivity.slr sink_from_aie_0:SLR0
--connectivity.sp sink_from_aie_0.m_axi_gmem1:MC_NOC0
--connectivity.sp setup_aie_0.m_axi_gmem0:MC_NOC0
--connectivity.sp setup_aie_1.m_axi_gmem0:MC_NOC0
--connectivity.stream_connect setup_aie_0.s:ai_engine_0.in_plio_1
--connectivity.stream_connect ai_engine_0.out_plio_1:sink_from_aie_0.input_stream
--connectivity.stream_connect setup_aie_1.s:ai_engine_0.in_plio_2
--debug
--input_files ../data_movers/setup_aie_hw.xo
--input_files ../data_movers/sink_from_aie_hw.xo
--input_files ../aie/libadf.a
--kernel_frequency 200
--link
--optimize 0
--output overlay_hw.xsa
--platform xilinx_vck5000_gen4x8_qdma_2_202220_1
--report_level 0
--save-temps
--target hw
--vivado.prop fileset.sim_1.xsim.elaborate.xelab.more_options={-override_timeprecision -timescale=1ns/1ps}

PARSED COMMAND LINE OPTIONS
-l 
--kernel_frequency 200 
--platform xilinx_vck5000_gen4x8_qdma_2_202220_1 
-t hw 
-s 
-g 
--config xclbin_overlay.cfg 
-o overlay_hw.xsa 
../data_movers/setup_aie_hw.xo 
../data_movers/sink_from_aie_hw.xo 
../aie/libadf.a 

PARSED CONFIG FILE (1) OPTIONS
file: xclbin_overlay.cfg
connectivity.nk setup_aie:1:setup_aie_0 
connectivity.nk setup_aie:1:setup_aie_1 
connectivity.nk sink_from_aie:1:sink_from_aie_0 
connectivity.slr setup_aie_0:SLR0 
connectivity.slr setup_aie_1:SLR0 
connectivity.slr sink_from_aie_0:SLR0 
connectivity.sp sink_from_aie_0.m_axi_gmem1:MC_NOC0 
connectivity.sp setup_aie_0.m_axi_gmem0:MC_NOC0 
connectivity.sp setup_aie_1.m_axi_gmem0:MC_NOC0 
connectivity.stream_connect setup_aie_0.s:ai_engine_0.in_plio_1 
connectivity.stream_connect ai_engine_0.out_plio_1:sink_from_aie_0.input_stream 
connectivity.stream_connect setup_aie_1.s:ai_engine_0.in_plio_2 
vivado.prop fileset.sim_1.xsim.elaborate.xelab.more_options={-override_timeprecision -timescale=1ns/1ps} 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"

HARDWARE PLATFORM PARAMETERS
--xp vivado_param:project.ensureVersalHasCIPS=false --xp vivado_param:bd.enableAutoConnectionsInNoc=1 --xp vivado_param:constr.restoreXDEFConstraintsASTCL=1 --xp vivado_param:ips.enableSLRParameter=4 

FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_vck5000_gen4x8_qdma_2_202220_1/xilinx_vck5000_gen4x8_qdma_2_202220_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 30 Jun 2024 17:20:21
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 30 Jun 2024 17:20:21
output: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.xml
------------------------------------------
V++ internal step: running ar to extract a object file cfg.o from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/aie/libadf.a to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o
timestamp: 30 Jun 2024 17:20:21
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/ar x /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/aie/libadf.a cfg.o
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.control.config.json from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie_control_config.json
timestamp: 30 Jun 2024 17:20:21
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.control.config.json=alloc -j .aie.control.config.json /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie_control_config.json -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.sim.config.txt from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie_sim_config.txt
timestamp: 30 Jun 2024 17:20:21
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.sim.config.txt=alloc -j .aie.sim.config.txt /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie_sim_config.txt -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.shim.solution.aiesol from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.shim.solution.aiesol
timestamp: 30 Jun 2024 17:20:21
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.shim.solution.aiesol=alloc -j .aie.shim.solution.aiesol /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.shim.solution.aiesol -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.xpe from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.xpe
timestamp: 30 Jun 2024 17:20:21
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.xpe=alloc -j .aie.xpe /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.xpe -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to extract a object file sw.o from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/aie/libadf.a to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/sw.o
timestamp: 30 Jun 2024 17:20:22
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/ar x /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/aie/libadf.a sw.o
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.partial.aiecompile_summary from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.partial.aiecompile_summary
timestamp: 30 Jun 2024 17:20:22
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.partial.aiecompile_summary=alloc -j .aie.partial.aiecompile_summary /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.partial.aiecompile_summary -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.compiler.report.json from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.compiler.report.json
timestamp: 30 Jun 2024 17:20:22
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.compiler.report.json=alloc -j .aie.compiler.report.json /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cfg.o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.compiler.report.json -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.router.soln.json from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/sw.o to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.router.soln.json
timestamp: 30 Jun 2024 17:20:22
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.router.soln.json=alloc -j .aie.router.soln.json /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/sw.o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.router.soln.json -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.mapped.json from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/sw.o to /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.mapped.json
timestamp: 30 Jun 2024 17:20:22
cmd: /home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.mapped.json=alloc -j .aie.mapped.json /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/sw.o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie.mapped.json -I plugin
V++ internal step status: success
------------------------------------------
step: running system_link
timestamp: 30 Jun 2024 17:20:22
cmd: /home/xilinx/software/Vitis/2022.2/bin/system_link --xo /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/setup_aie_hw.xo --xo /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie_hw.xo -keep /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/.Xil/v++-1710855-nags27/hw.o --config /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_vck5000_gen4x8_qdma_2_202220_1/xilinx_vck5000_gen4x8_qdma_2_202220_1.xpfm --target hw --output_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int --temp_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 30 Jun 2024 17:21:34
cmd: /home/xilinx/software/Vitis/2022.2/bin/cf2sw -sdsl /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/sdsl.dat -rtd /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cf2sw.rtd -nofilter /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/cf2sw_full.rtd -xclbin /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xclbin_orig.xml -o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 30 Jun 2024 17:21:47
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 30 Jun 2024 17:21:48
cmd: /home/xilinx/software/Vitis/2022.2/bin/vpl -t hw -f xilinx_vck5000_gen4x8_qdma_2_202220_1 -s -g --kernel_frequency 200 --remote_ip_cache /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/.ipcache --output_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int --log_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/logs/link --report_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/reports/link --config /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vplConfig.ini -k /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link --no-info --iprepo /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0 --iprepo /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0 --messageDb /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/run_link/vpl.pb /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/dr.bd.tcl
Vivado Log File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw
misc=BinaryName=overlay_hw
[connectivity]
nk=setup_aie:2:setup_aie_0,setup_aie_1
nk=sink_from_aie:1:sink_from_aie_0
[vivado]
param=project.ensureVersalHasCIPS=false
param=bd.enableAutoConnectionsInNoc=1
param=constr.restoreXDEFConstraintsASTCL=1
param=ips.enableSLRParameter=4
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=fileset.sim_1.xsim.elaborate.xelab.more_options={-override_timeprecision -timescale=1ns/1ps}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=overlay_hw
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param hw_emu.enableProfiling=1
--advanced.param compiler.vppCurrentWorkingDir=/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw
--config /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vplConfig.ini
--connectivity.nk setup_aie:2:setup_aie_0,setup_aie_1
--connectivity.nk sink_from_aie:1:sink_from_aie_0
--debug
--input_file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/dr.bd.tcl
--iprepo /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0
--iprepo /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0
--kernel_frequency 200
--kernels /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/kernel_info.dat
--log_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/logs/link
--messageDb /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/run_link/vpl.pb
--no-info
--output_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int
--platform xilinx_vck5000_gen4x8_qdma_2_202220_1
--remote_ip_cache /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/.ipcache
--report_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/reports/link
--save_temps
--target hw
--temp_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link
--vivado.param project.ensureVersalHasCIPS=false
--vivado.param bd.enableAutoConnectionsInNoc=1
--vivado.param constr.restoreXDEFConstraintsASTCL=1
--vivado.param ips.enableSLRParameter=4
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop fileset.sim_1.xsim.elaborate.xelab.more_options={-override_timeprecision -timescale=1ns/1ps}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_vck5000_gen4x8_qdma_2_202220_1 
-s 
-g 
--kernel_frequency 200 
--remote_ip_cache /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/.ipcache 
--output_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int 
--log_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/logs/link 
--report_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/reports/link 
--config /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vplConfig.ini 
-k /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link 
--no-info 
--iprepo /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0 
--iprepo /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0 
--messageDb /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/run_link/vpl.pb 
/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param hw_emu.enableProfiling=1 
advanced.param compiler.vppCurrentWorkingDir=/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw 
advanced.misc BinaryName=overlay_hw 
connectivity.nk setup_aie:2:setup_aie_0,setup_aie_1 
connectivity.nk sink_from_aie:1:sink_from_aie_0 
vivado.param project.ensureVersalHasCIPS=false 
vivado.param bd.enableAutoConnectionsInNoc=1 
vivado.param constr.restoreXDEFConstraintsASTCL=1 
vivado.param ips.enableSLRParameter=4 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop fileset.sim_1.xsim.elaborate.xelab.more_options={-override_timeprecision -timescale=1ns/1ps} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 30 Jun 2024 17:22:03
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 30 June 2024 17:22:24
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 30 June 2024 17:22:24
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:566
   timestamp: 30 June 2024 17:22:24
   -----------------------
   VPL internal step: create_project -part xcvc1902-vsvd1760-2MP-e-S -force prj prj
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:881
   timestamp: 30 June 2024 17:22:24
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked.dcp
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:916
   timestamp: 30 June 2024 17:22:41
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp_inst_0
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:922
   timestamp: 30 June 2024 17:22:41
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp_inst_0
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:924
   timestamp: 30 June 2024 17:22:41
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list top_i/ulp:my_rm]
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:935
   timestamp: 30 June 2024 17:22:41
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:2428
   timestamp: 30 June 2024 17:22:41
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/.ipcache
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:2438
   timestamp: 30 June 2024 17:22:48
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/ulp_inst_0/ulp_inst_0.bd -of_objects my_rm
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:2119
   timestamp: 30 June 2024 17:22:48
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp_inst_0.bd]
   File: vpl.tcl:194
   timestamp: 30 June 2024 17:23:01
   -----------------------
   VPL internal step: report locked IPs
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3145
   timestamp: 30 June 2024 17:23:36
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/sys_link_overlay.pre.tcl
   File: vpl.tcl:206
   timestamp: 30 June 2024 17:23:36
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:219
   timestamp: 30 June 2024 17:23:36
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:236
   timestamp: 30 June 2024 17:23:39
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/sys_link_overlay.post.tcl
   File: vpl.tcl:245
   timestamp: 30 June 2024 17:23:40
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:282
   timestamp: 30 June 2024 17:23:40
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:294
   timestamp: 30 June 2024 17:23:40
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:304
   timestamp: 30 June 2024 17:23:40
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:308
   timestamp: 30 June 2024 17:23:40
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:311
   timestamp: 30 June 2024 17:23:40
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp_inst_0.bd]
   File: vpl.tcl:357
   timestamp: 30 June 2024 17:23:40
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp_inst_0.bd]]
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:2276
   timestamp: 30 June 2024 17:25:02
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:2504
   timestamp: 30 June 2024 17:25:02
   -----------------------
   VPL internal step: add_files /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:2508
   timestamp: 30 June 2024 17:25:02
   -----------------------
   VPL internal step: move_files [get_files /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:2523
   timestamp: 30 June 2024 17:25:02
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/synth.xdc -fileset [current_fileset -constrset]
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:2766
   timestamp: 30 June 2024 17:25:02
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:2766
   timestamp: 30 June 2024 17:25:03
   -----------------------
   VPL internal step: read_xdc /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/dont_partition.xdc
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:4617
   timestamp: 30 June 2024 17:25:03
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3929
   timestamp: 30 June 2024 17:25:03
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:403
   timestamp: 30 June 2024 17:25:03
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 30 June 2024 17:25:03
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 30 June 2024 17:25:03
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:411
   timestamp: 30 June 2024 17:25:03
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:473
   timestamp: 30 June 2024 17:27:18
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:517
   timestamp: 30 June 2024 17:27:20
   -----------------------
   VPL internal step: generating resource usage report '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/resource.json'
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:5426
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/generated_reports.log'
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_gpio_null_user_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_dbg_hub_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_ip_pipe_dbg_hub_fw_00_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_dwc_setup_aie_1_s_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_setup_aie_0_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_setup_aie_1_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_sink_from_aie_0_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_dwc_setup_aie_0_s_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_ic_user_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_ic_user_extend_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_noc_kernel0_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_noc_h2c_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_sc_plram_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_plram_ctrl_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_plram_ctrl_bram_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_pipereg_kernel0_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_pipereg_kernel1_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_pipereg_pcie0_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_pipereg_pl_axi0_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_reset_sync_kernel0_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_reset_sync_kernel1_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_reset_sync_fixed_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_noc_aie_prog_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_axi_dbg_fw_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: launched run ulp_inst_0_gate_dbgfw_or_0_synth_1
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 30 June 2024 19:14:46
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:587
   timestamp: 30 June 2024 19:14:46
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/generated_reports.log'
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:994
   timestamp: 30 June 2024 22:15:26
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:1608
   timestamp: 30 June 2024 22:15:29
   -----------------------
   VPL internal step: write_hw_platform -fixed  -rp top_i/ulp  /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vpl_gen_fixed.xsa
   File: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/ocl_util.tcl:1964
   timestamp: 30 June 2024 22:26:35
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 30 Jun 2024 22:26:52
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 30 Jun 2024 22:26:52
cmd: cf2sw -a /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/address_map.xml -sdsl /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/sdsl.dat -xclbin /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xclbin_orig.xml -rtd /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.rtd -o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 30 Jun 2024 22:26:59
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 30 Jun 2024 22:26:59
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 30 Jun 2024 22:26:59
cmd: /home/xilinx/software/Vitis/2022.2/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM_PARTIAL_PDI:raw:/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/partial.pdi --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.rtd --append-section :JSON:/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw_xml.rtd --add-section BUILD_METADATA:JSON:/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.xml --add-section SYSTEM_METADATA:RAW:/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/systemDiagramModelSlrBaseAddress.json --add-section AIE_METADATA:JSON:/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/aie_control_config.json --key-value SYS:PlatformVBNV:xilinx_vck5000_gen4x8_qdma_2_202220_1 --output /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 30 Jun 2024 22:26:59
cmd: /home/xilinx/software/Vitis/2022.2/bin/xclbinutil --quiet --force --info /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.xclbin.info --input /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 30 Jun 2024 22:26:59
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 30 Jun 2024 22:26:59
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 30 Jun 2024 22:26:59
output: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/reports/link/system_estimate_overlay_hw.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 30 Jun 2024 22:26:59
------------------------------------------
V++ internal step: running xclbinutil to remove section BITSTREAM_PARTIAL_PDI from /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.xclbin to generate /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/light.xclbin
timestamp: 30 Jun 2024 22:26:59
cmd: /home/xilinx/software/Vitis/2022.2/bin/xclbinutil --input /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/overlay_hw.xclbin --remove-section BITSTREAM_PARTIAL_PDI -o /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/light.xclbin --quiet --force
V++ internal step status: success
