--
--	Conversion of Dual-PSoC-DCO.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Jun 28 15:35:14 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \OSC1_IDAC8:Net_125\ : bit;
SIGNAL \OSC1_IDAC8:Net_158\ : bit;
SIGNAL \OSC1_IDAC8:Net_123\ : bit;
SIGNAL zero : bit;
TERMINAL \OSC1_IDAC8:Net_124\ : bit;
TERMINAL Net_1333 : bit;
SIGNAL \OSC1_IDAC8:Net_157\ : bit;
SIGNAL Net_1306 : bit;
SIGNAL Net_4623 : bit;
SIGNAL \OSC1_IDAC8:Net_194\ : bit;
SIGNAL \OSC1_IDAC8:Net_195\ : bit;
SIGNAL tmpOE__OSC1_Square_Out_net_0 : bit;
SIGNAL Net_4622 : bit;
SIGNAL tmpFB_0__OSC1_Square_Out_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Square_Out_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Square_Out_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Square_Out_net_0 : bit;
SIGNAL Net_4556 : bit;
SIGNAL tmpOE__OSC1_Soft_Sync_net_0 : bit;
SIGNAL Net_1538 : bit;
SIGNAL tmpIO_0__OSC1_Soft_Sync_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Soft_Sync_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Soft_Sync_net_0 : bit;
SIGNAL \OSC1_Freq_Timer:Net_260\ : bit;
SIGNAL Net_2702 : bit;
SIGNAL \OSC1_Freq_Timer:Net_55\ : bit;
SIGNAL Net_138 : bit;
SIGNAL \OSC1_Freq_Timer:Net_53\ : bit;
SIGNAL Net_191 : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_7\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_6\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_5\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_4\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_3\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1539 : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_6\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_5\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_4\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_3\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_2795 : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc11\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc14\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc10\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc13\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc9\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc12\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:Net_102\ : bit;
SIGNAL \OSC1_Freq_Timer:Net_266\ : bit;
SIGNAL \USBMIDI_1:Net_1010\ : bit;
SIGNAL \USBMIDI_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBMIDI_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBMIDI_1:Net_597\ : bit;
SIGNAL \USBMIDI_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBMIDI_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBMIDI_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBMIDI_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBMIDI_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBMIDI_1:Net_1000\ : bit;
SIGNAL \USBMIDI_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBMIDI_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_4547 : bit;
SIGNAL \USBMIDI_1:Net_1889\ : bit;
SIGNAL \USBMIDI_1:Net_1876\ : bit;
SIGNAL \USBMIDI_1:ep_int_8\ : bit;
SIGNAL \USBMIDI_1:ep_int_7\ : bit;
SIGNAL \USBMIDI_1:ep_int_6\ : bit;
SIGNAL \USBMIDI_1:ep_int_5\ : bit;
SIGNAL \USBMIDI_1:ep_int_4\ : bit;
SIGNAL \USBMIDI_1:ep_int_3\ : bit;
SIGNAL \USBMIDI_1:ep_int_2\ : bit;
SIGNAL \USBMIDI_1:ep_int_1\ : bit;
SIGNAL \USBMIDI_1:ep_int_0\ : bit;
SIGNAL \USBMIDI_1:Net_95\ : bit;
SIGNAL \USBMIDI_1:dma_request_7\ : bit;
SIGNAL \USBMIDI_1:dma_request_6\ : bit;
SIGNAL \USBMIDI_1:dma_request_5\ : bit;
SIGNAL \USBMIDI_1:dma_request_4\ : bit;
SIGNAL \USBMIDI_1:dma_request_3\ : bit;
SIGNAL \USBMIDI_1:dma_request_2\ : bit;
SIGNAL \USBMIDI_1:dma_request_1\ : bit;
SIGNAL \USBMIDI_1:dma_request_0\ : bit;
SIGNAL \USBMIDI_1:dma_terminate\ : bit;
SIGNAL \USBMIDI_1:dma_complete_0\ : bit;
SIGNAL \USBMIDI_1:Net_1922\ : bit;
SIGNAL \USBMIDI_1:dma_complete_1\ : bit;
SIGNAL \USBMIDI_1:Net_1921\ : bit;
SIGNAL \USBMIDI_1:dma_complete_2\ : bit;
SIGNAL \USBMIDI_1:Net_1920\ : bit;
SIGNAL \USBMIDI_1:dma_complete_3\ : bit;
SIGNAL \USBMIDI_1:Net_1919\ : bit;
SIGNAL \USBMIDI_1:dma_complete_4\ : bit;
SIGNAL \USBMIDI_1:Net_1918\ : bit;
SIGNAL \USBMIDI_1:dma_complete_5\ : bit;
SIGNAL \USBMIDI_1:Net_1917\ : bit;
SIGNAL \USBMIDI_1:dma_complete_6\ : bit;
SIGNAL \USBMIDI_1:Net_1916\ : bit;
SIGNAL \USBMIDI_1:dma_complete_7\ : bit;
SIGNAL \USBMIDI_1:Net_1915\ : bit;
SIGNAL \EdgeDetect_1:last\ : bit;
SIGNAL Net_2792 : bit;
SIGNAL tmpOE__OSC1_Tri_Out_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Tri_Out_net_0 : bit;
TERMINAL Net_2680 : bit;
SIGNAL tmpIO_0__OSC1_Tri_Out_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Tri_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Tri_Out_net_0 : bit;
SIGNAL tmpOE__OSC1_CV_IN_net_0 : bit;
SIGNAL tmpFB_0__OSC1_CV_IN_net_0 : bit;
TERMINAL Net_3488 : bit;
SIGNAL tmpIO_0__OSC1_CV_IN_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_CV_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_CV_IN_net_0 : bit;
TERMINAL \ADC_DelSig_1:Net_690\ : bit;
TERMINAL \ADC_DelSig_1:Net_35\ : bit;
TERMINAL \ADC_DelSig_1:Net_34\ : bit;
TERMINAL \ADC_DelSig_1:Net_677\ : bit;
SIGNAL \ADC_DelSig_1:Net_488\ : bit;
TERMINAL Net_2835 : bit;
TERMINAL \ADC_DelSig_1:Net_520\ : bit;
SIGNAL \ADC_DelSig_1:Net_481\ : bit;
SIGNAL \ADC_DelSig_1:Net_482\ : bit;
SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
SIGNAL \ADC_DelSig_1:Net_93\ : bit;
TERMINAL \ADC_DelSig_1:Net_573\ : bit;
TERMINAL \ADC_DelSig_1:Net_41\ : bit;
TERMINAL \ADC_DelSig_1:Net_109\ : bit;
SIGNAL \ADC_DelSig_1:aclock\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
TERMINAL \ADC_DelSig_1:Net_352\ : bit;
TERMINAL \ADC_DelSig_1:Net_257\ : bit;
TERMINAL \ADC_DelSig_1:Net_249\ : bit;
TERMINAL Net_2848 : bit;
SIGNAL Net_1270 : bit;
SIGNAL \ADC_DelSig_1:Net_250\ : bit;
SIGNAL \ADC_DelSig_1:Net_252\ : bit;
SIGNAL \ADC_DelSig_1:soc\ : bit;
SIGNAL \ADC_DelSig_1:Net_268\ : bit;
SIGNAL \ADC_DelSig_1:Net_270\ : bit;
TERMINAL \OSC1_Triangle_Follower:Net_29\ : bit;
SIGNAL tmpOE__OSC1_PW_In_net_0 : bit;
SIGNAL tmpFB_0__OSC1_PW_In_net_0 : bit;
TERMINAL Net_377 : bit;
SIGNAL tmpIO_0__OSC1_PW_In_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_PW_In_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_PW_In_net_0 : bit;
SIGNAL tmpOE__OSC1_Pulse_Out_net_0 : bit;
SIGNAL Net_460 : bit;
SIGNAL tmpFB_0__OSC1_Pulse_Out_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Pulse_Out_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Pulse_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Pulse_Out_net_0 : bit;
SIGNAL \OSC1_Comp:clock\ : bit;
SIGNAL \OSC1_Comp:Net_1\ : bit;
SIGNAL \OSC1_Comp:Net_9\ : bit;
SIGNAL tmpOE__OSC1_Tri_Cap_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Tri_Cap_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Tri_Cap_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Tri_Cap_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Tri_Cap_net_0 : bit;
SIGNAL tmpOE__OSC1_Saw_Out_Cap_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Saw_Out_Cap_net_0 : bit;
TERMINAL Net_2753 : bit;
SIGNAL tmpIO_0__OSC1_Saw_Out_Cap_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Saw_Out_Cap_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Saw_Out_Cap_net_0 : bit;
SIGNAL Net_2819 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL OSC1_FM_Sign : bit;
SIGNAL Net_2678 : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_125\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_158\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_123\ : bit;
TERMINAL \OSC1_IDAC8_SAW:Net_124\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_157\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_194\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_195\ : bit;
SIGNAL tmpOE__OSC1_Saw_Reset_net_0 : bit;
SIGNAL Net_2742 : bit;
SIGNAL tmpFB_0__OSC1_Saw_Reset_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Saw_Reset_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Saw_Reset_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Saw_Reset_net_0 : bit;
SIGNAL Net_2805 : bit;
SIGNAL \PulseConvert_1:out_pulse\ : bit;
SIGNAL \PulseConvert_1:in_sample\ : bit;
SIGNAL Net_2744 : bit;
SIGNAL \PulseConvert_1:out_sample\ : bit;
SIGNAL Net_2732 : bit;
SIGNAL Net_4607 : bit;
TERMINAL \OSC1_Saw_Follower:Net_29\ : bit;
TERMINAL Net_2747 : bit;
SIGNAL tmpOE__OSC1_Saw_Out_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Saw_Out_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Saw_Out_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Saw_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Saw_Out_net_0 : bit;
SIGNAL tmpOE__OSC1_Hard_Sync_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Hard_Sync_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Hard_Sync_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Hard_Sync_net_0 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_2784 : bit;
SIGNAL cydff_1R : bit;
SIGNAL cydff_1S : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL Net_2810 : bit;
SIGNAL tmpOE__OSC1_FM_Input_net_0 : bit;
SIGNAL tmpFB_0__OSC1_FM_Input_net_0 : bit;
SIGNAL tmpIO_0__OSC1_FM_Input_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_FM_Input_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_FM_Input_net_0 : bit;
SIGNAL tmpOE__OSC1_Saw_Preset_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Saw_Preset_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Saw_Preset_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Saw_Preset_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Saw_Preset_net_0 : bit;
SIGNAL \Comp_1:clock\ : bit;
SIGNAL \Comp_1:Net_1\ : bit;
SIGNAL \Comp_1:Net_9\ : bit;
TERMINAL Net_2868 : bit;
TERMINAL Net_3372 : bit;
SIGNAL \Comp_2:clock\ : bit;
SIGNAL \Comp_2:Net_1\ : bit;
SIGNAL OSC2_FM_Sign : bit;
SIGNAL \Comp_2:Net_9\ : bit;
SIGNAL tmpOE__OSC2_FM_Input_net_0 : bit;
SIGNAL tmpFB_0__OSC2_FM_Input_net_0 : bit;
SIGNAL tmpIO_0__OSC2_FM_Input_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_FM_Input_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_FM_Input_net_0 : bit;
SIGNAL \OSC2_IDAC8_1:Net_125\ : bit;
SIGNAL \OSC2_IDAC8_1:Net_158\ : bit;
SIGNAL \OSC2_IDAC8_1:Net_123\ : bit;
TERMINAL \OSC2_IDAC8_1:Net_124\ : bit;
TERMINAL Net_2873 : bit;
SIGNAL \OSC2_IDAC8_1:Net_157\ : bit;
SIGNAL \OSC2_IDAC8_1:Net_194\ : bit;
SIGNAL Net_2875 : bit;
SIGNAL \OSC2_IDAC8_1:Net_195\ : bit;
SIGNAL Net_2876 : bit;
SIGNAL \OSC2_Freq_Timer_1:Net_260\ : bit;
SIGNAL Net_2918 : bit;
SIGNAL \OSC2_Freq_Timer_1:Net_55\ : bit;
SIGNAL Net_2884 : bit;
SIGNAL \OSC2_Freq_Timer_1:Net_53\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_7\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_6\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_5\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_4\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_3\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_2\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:control_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:ctrl_enable\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:ctrl_ten\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_2882 : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:capture_last\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:timer_enable\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:run_mode\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:hwEnable\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_tc\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:trigger_enable\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:per_zero\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:tc_i\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:tc_reg_i\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2920 : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:runmode_enable\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:trig_reg\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_6\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_5\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_4\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_2\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:fifo_full\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:status_3\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_2878 : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:cs_addr_2\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:cs_addr_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:cs_addr_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:nc0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:nc11\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:nc14\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:nc1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:nc10\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:nc13\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:nc2\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:nc9\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:nc12\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \OSC2_Freq_Timer_1:Net_102\ : bit;
SIGNAL \OSC2_Freq_Timer_1:Net_266\ : bit;
SIGNAL tmpOE__OSC2_Square_Out_1_net_0 : bit;
SIGNAL Net_2885 : bit;
SIGNAL tmpFB_0__OSC2_Square_Out_1_net_0 : bit;
SIGNAL tmpIO_0__OSC2_Square_Out_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Square_Out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Square_Out_1_net_0 : bit;
SIGNAL tmpOE__OSC2_Tri_Out_1_net_0 : bit;
SIGNAL tmpFB_0__OSC2_Tri_Out_1_net_0 : bit;
TERMINAL Net_2886 : bit;
SIGNAL tmpIO_0__OSC2_Tri_Out_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Tri_Out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Tri_Out_1_net_0 : bit;
TERMINAL \OSC2_Triangle_Follower_1:Net_29\ : bit;
TERMINAL Net_2888 : bit;
SIGNAL \OSC2_Comp_1:clock\ : bit;
SIGNAL \OSC2_Comp_1:Net_1\ : bit;
SIGNAL Net_2889 : bit;
SIGNAL \OSC2_Comp_1:Net_9\ : bit;
SIGNAL tmpOE__OSC2_Pulse_Out_1_net_0 : bit;
SIGNAL tmpFB_0__OSC2_Pulse_Out_1_net_0 : bit;
SIGNAL tmpIO_0__OSC2_Pulse_Out_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Pulse_Out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Pulse_Out_1_net_0 : bit;
SIGNAL tmpOE__OSC2_PW_In_1_net_0 : bit;
SIGNAL tmpFB_0__OSC2_PW_In_1_net_0 : bit;
SIGNAL tmpIO_0__OSC2_PW_In_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_PW_In_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_PW_In_1_net_0 : bit;
SIGNAL tmpOE__OSC2_Saw_Out_Cap_1_net_0 : bit;
SIGNAL tmpFB_0__OSC2_Saw_Out_Cap_1_net_0 : bit;
TERMINAL Net_2891 : bit;
SIGNAL tmpIO_0__OSC2_Saw_Out_Cap_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Saw_Out_Cap_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Saw_Out_Cap_1_net_0 : bit;
SIGNAL tmpOE__OSC2_Tri_Cap_1_net_0 : bit;
SIGNAL tmpFB_0__OSC2_Tri_Cap_1_net_0 : bit;
SIGNAL tmpIO_0__OSC2_Tri_Cap_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Tri_Cap_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Tri_Cap_1_net_0 : bit;
SIGNAL \OSC2_IDAC8_SAW_1:Net_125\ : bit;
SIGNAL \OSC2_IDAC8_SAW_1:Net_158\ : bit;
SIGNAL \OSC2_IDAC8_SAW_1:Net_123\ : bit;
TERMINAL \OSC2_IDAC8_SAW_1:Net_124\ : bit;
SIGNAL \OSC2_IDAC8_SAW_1:Net_157\ : bit;
SIGNAL \OSC2_IDAC8_SAW_1:Net_194\ : bit;
SIGNAL \OSC2_IDAC8_SAW_1:Net_195\ : bit;
SIGNAL Net_2896 : bit;
SIGNAL \PulseConvert_2:out_pulse\ : bit;
SIGNAL \PulseConvert_2:in_sample\ : bit;
SIGNAL Net_2895 : bit;
SIGNAL \PulseConvert_2:out_sample\ : bit;
SIGNAL Net_2897 : bit;
SIGNAL tmpOE__OSC2_Saw_Reset_1_net_0 : bit;
SIGNAL Net_2899 : bit;
SIGNAL tmpFB_0__OSC2_Saw_Reset_1_net_0 : bit;
SIGNAL tmpIO_0__OSC2_Saw_Reset_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Saw_Reset_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Saw_Reset_1_net_0 : bit;
TERMINAL \OSC2_Saw_Follower_1:Net_29\ : bit;
TERMINAL Net_2900 : bit;
SIGNAL tmpOE__OSC2_Saw_Out_1_net_0 : bit;
SIGNAL tmpFB_0__OSC2_Saw_Out_1_net_0 : bit;
SIGNAL tmpIO_0__OSC2_Saw_Out_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Saw_Out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Saw_Out_1_net_0 : bit;
SIGNAL tmpOE__OSC2_Hard_Sync_1_net_0 : bit;
SIGNAL Net_2902 : bit;
SIGNAL tmpIO_0__OSC2_Hard_Sync_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Hard_Sync_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Hard_Sync_1_net_0 : bit;
SIGNAL tmpOE__OSC2_Soft_Sync_1_net_0 : bit;
SIGNAL tmpIO_0__OSC2_Soft_Sync_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Soft_Sync_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Soft_Sync_1_net_0 : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_2903 : bit;
SIGNAL cydff_2R : bit;
SIGNAL cydff_2S : bit;
SIGNAL \EdgeDetect_3:last\ : bit;
SIGNAL \demux_2:tmp__demux_2_0_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_1_reg\ : bit;
SIGNAL Net_2904 : bit;
SIGNAL tmpOE__OSC2_Saw_Preset_1_net_0 : bit;
SIGNAL tmpFB_0__OSC2_Saw_Preset_1_net_0 : bit;
SIGNAL tmpIO_0__OSC2_Saw_Preset_1_net_0 : bit;
TERMINAL tmpSIOVREF__OSC2_Saw_Preset_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC2_Saw_Preset_1_net_0 : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL Net_2905 : bit;
SIGNAL tmpOE__OSC1_Coarse_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Coarse_net_0 : bit;
TERMINAL Net_3491 : bit;
SIGNAL tmpIO_0__OSC1_Coarse_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Coarse_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Coarse_net_0 : bit;
SIGNAL tmpOE__OSC1_RANGE_net_0 : bit;
SIGNAL tmpFB_0__OSC1_RANGE_net_0 : bit;
TERMINAL Net_3489 : bit;
SIGNAL tmpIO_0__OSC1_RANGE_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_RANGE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_RANGE_net_0 : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \OSC1_ADC_SAR:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \OSC1_ADC_SAR:clock\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \OSC1_ADC_SAR:ch_addr_5\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \OSC1_ADC_SAR:ch_addr_4\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \OSC1_ADC_SAR:ch_addr_3\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \OSC1_ADC_SAR:ch_addr_2\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \OSC1_ADC_SAR:ch_addr_1\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \OSC1_ADC_SAR:ch_addr_0\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_4503 : bit;
TERMINAL Net_4502 : bit;
TERMINAL Net_4501 : bit;
TERMINAL Net_4500 : bit;
TERMINAL Net_4499 : bit;
TERMINAL Net_4498 : bit;
TERMINAL Net_4497 : bit;
TERMINAL Net_4496 : bit;
TERMINAL Net_4495 : bit;
TERMINAL Net_4494 : bit;
TERMINAL Net_4493 : bit;
TERMINAL Net_4492 : bit;
TERMINAL Net_4491 : bit;
TERMINAL Net_4490 : bit;
TERMINAL Net_4489 : bit;
TERMINAL Net_4488 : bit;
TERMINAL Net_4487 : bit;
TERMINAL Net_4485 : bit;
TERMINAL Net_4483 : bit;
TERMINAL Net_4482 : bit;
TERMINAL Net_4480 : bit;
TERMINAL Net_4478 : bit;
TERMINAL Net_4477 : bit;
TERMINAL Net_4475 : bit;
TERMINAL Net_4473 : bit;
TERMINAL Net_4472 : bit;
TERMINAL Net_4470 : bit;
TERMINAL Net_4468 : bit;
TERMINAL Net_4467 : bit;
TERMINAL Net_4465 : bit;
TERMINAL Net_4463 : bit;
TERMINAL Net_4462 : bit;
TERMINAL Net_4460 : bit;
TERMINAL Net_4458 : bit;
TERMINAL Net_4457 : bit;
TERMINAL Net_4455 : bit;
TERMINAL Net_4453 : bit;
TERMINAL Net_4452 : bit;
TERMINAL Net_4450 : bit;
TERMINAL Net_4448 : bit;
TERMINAL Net_4447 : bit;
TERMINAL Net_4445 : bit;
TERMINAL Net_4443 : bit;
TERMINAL Net_4442 : bit;
TERMINAL Net_4440 : bit;
TERMINAL Net_4438 : bit;
TERMINAL Net_4437 : bit;
TERMINAL Net_4435 : bit;
TERMINAL Net_4433 : bit;
TERMINAL Net_4432 : bit;
TERMINAL Net_4430 : bit;
TERMINAL Net_4428 : bit;
TERMINAL Net_4427 : bit;
TERMINAL Net_4425 : bit;
TERMINAL Net_4423 : bit;
TERMINAL Net_4422 : bit;
TERMINAL Net_4420 : bit;
TERMINAL Net_4418 : bit;
TERMINAL Net_4417 : bit;
TERMINAL Net_4415 : bit;
TERMINAL Net_3492 : bit;
TERMINAL \OSC1_ADC_SAR:V_single\ : bit;
TERMINAL \OSC1_ADC_SAR:SAR:Net_248\ : bit;
TERMINAL \OSC1_ADC_SAR:SAR:Net_235\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:vp_ctl_0\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:vp_ctl_2\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:vn_ctl_1\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:vn_ctl_3\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:vp_ctl_1\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:vp_ctl_3\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:vn_ctl_0\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:vn_ctl_2\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_188\ : bit;
TERMINAL \OSC1_ADC_SAR:Net_2803\ : bit;
TERMINAL \OSC1_ADC_SAR:SAR:Net_126\ : bit;
TERMINAL \OSC1_ADC_SAR:SAR:Net_215\ : bit;
TERMINAL \OSC1_ADC_SAR:SAR:Net_257\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:soc\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_252\ : bit;
SIGNAL Net_4411 : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_11\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_10\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_9\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_8\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_7\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_6\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_5\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_4\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_3\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_2\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_1\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_207_0\ : bit;
SIGNAL \OSC1_ADC_SAR:Net_3830\ : bit;
TERMINAL \OSC1_ADC_SAR:SAR:Net_209\ : bit;
TERMINAL \OSC1_ADC_SAR:SAR:Net_149\ : bit;
TERMINAL \OSC1_ADC_SAR:SAR:Net_255\ : bit;
TERMINAL \OSC1_ADC_SAR:SAR:Net_368\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_221\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_376\ : bit;
SIGNAL \OSC1_ADC_SAR:SAR:Net_381\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:enable\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_0\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:load_period\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_1\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_2\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:count_5\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:count_4\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:count_3\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:count_2\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:count_1\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:count_0\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:status_7\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:status_6\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:status_5\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:status_4\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:status_3\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:status_2\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:status_1\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:status_0\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \OSC1_ADC_SAR:Net_3710\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \OSC1_ADC_SAR:Net_3935\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_4412 : bit;
SIGNAL \OSC1_ADC_SAR:soc_out\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_7\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_6\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_5\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_4\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:control_3\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:count_6\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \OSC1_ADC_SAR:Net_3874\ : bit;
SIGNAL \OSC1_ADC_SAR:Net_3698\ : bit;
SIGNAL \OSC1_ADC_SAR:nrq\ : bit;
SIGNAL \OSC1_ADC_SAR:Net_3905\ : bit;
SIGNAL \OSC1_ADC_SAR:Net_3867\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN1_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN1_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN1_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN1_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN1_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN1_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN2_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN2_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN2_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN2_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN2_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODIN2_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \OSC1_ADC_SAR:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \OSC1_ADC_SAR:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \OSC1_ADC_SAR:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \OSC1_ADC_SAR:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \OSC1_ADC_SAR:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \OSC1_ADC_SAR:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \OSC1_ADC_SAR:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \OSC1_ADC_SAR:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \OSC1_ADC_SAR:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \OSC1_ADC_SAR:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__OSC1_Fine_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Fine_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Fine_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Fine_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Fine_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \mux_3:tmp__mux_3_reg\ : bit;
SIGNAL Net_4559 : bit;
SIGNAL Net_4557 : bit;
SIGNAL tmpOE__OSC1_LFO_SW_net_0 : bit;
SIGNAL tmpIO_0__OSC1_LFO_SW_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_LFO_SW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_LFO_SW_net_0 : bit;
SIGNAL tmpOE__test_pin_net_0 : bit;
SIGNAL tmpFB_0__test_pin_net_0 : bit;
SIGNAL tmpIO_0__test_pin_net_0 : bit;
TERMINAL tmpSIOVREF__test_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__test_pin_net_0 : bit;
SIGNAL Net_4603 : bit;
SIGNAL Net_4614 : bit;
SIGNAL \PulseConvert_3:out_pulse\ : bit;
SIGNAL \PulseConvert_3:in_sample\ : bit;
SIGNAL \PulseConvert_3:out_sample\ : bit;
SIGNAL \demux_3:tmp__demux_3_0_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_1_reg\ : bit;
SIGNAL Net_4616 : bit;
SIGNAL Net_4617 : bit;
SIGNAL tmpOE__OSC1_Tri_Reset_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Tri_Reset_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Tri_Reset_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Tri_Reset_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Tri_Reset_net_0 : bit;
SIGNAL tmpOE__OSC1_Tri_Preset_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Tri_Preset_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Tri_Preset_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Tri_Preset_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Tri_Preset_net_0 : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \EdgeDetect_1:last\\D\ : bit;
SIGNAL \PulseConvert_1:out_pulse\\D\ : bit;
SIGNAL \PulseConvert_1:in_sample\\D\ : bit;
SIGNAL \PulseConvert_1:out_sample\\D\ : bit;
SIGNAL cydff_1D : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:capture_last\\D\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \OSC2_Freq_Timer_1:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \PulseConvert_2:out_pulse\\D\ : bit;
SIGNAL \PulseConvert_2:in_sample\\D\ : bit;
SIGNAL \PulseConvert_2:out_sample\\D\ : bit;
SIGNAL cydff_2D : bit;
SIGNAL \EdgeDetect_3:last\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \PulseConvert_3:out_pulse\\D\ : bit;
SIGNAL \PulseConvert_3:in_sample\\D\ : bit;
SIGNAL \PulseConvert_3:out_sample\\D\ : bit;
BEGIN

zero <=  ('0') ;

\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ <= ((not \OSC1_Freq_Timer:TimerUDB:capture_last\ and Net_1538 and \OSC1_Freq_Timer:TimerUDB:control_7\));

\OSC1_Freq_Timer:TimerUDB:status_tc\ <= ((\OSC1_Freq_Timer:TimerUDB:control_7\ and \OSC1_Freq_Timer:TimerUDB:per_zero\));

Net_2795 <= ((not \EdgeDetect_1:last\ and Net_2792));

Net_1306 <=  ('1') ;

Net_4623 <= ((not OSC1_FM_Sign and Net_4622)
	OR (not Net_4622 and OSC1_FM_Sign));

\PulseConvert_1:in_sample\\D\ <= ((not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR (not \EdgeDetect_1:last\ and Net_2792)
	OR (Net_4622 and Net_138));

\PulseConvert_1:out_sample\\D\ <= ((not Net_2805 and not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR (not \EdgeDetect_1:last\ and Net_2792)
	OR (Net_4622 and Net_138));

\PulseConvert_1:out_pulse\\D\ <= ((not \EdgeDetect_1:last\ and not \PulseConvert_1:out_sample\ and Net_2792)
	OR (not \PulseConvert_1:out_sample\ and Net_4622 and Net_138)
	OR (not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\));

Net_2784 <= ((not Net_138 and Net_4622)
	OR (not Net_4622 and Net_138));

Net_2742 <= ((not OSC1_FM_Sign and Net_2805));

Net_2810 <= ((OSC1_FM_Sign and Net_2805));

\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ <= ((not \OSC2_Freq_Timer_1:TimerUDB:capture_last\ and \OSC2_Freq_Timer_1:TimerUDB:control_7\ and Net_2882));

\OSC2_Freq_Timer_1:TimerUDB:status_tc\ <= ((\OSC2_Freq_Timer_1:TimerUDB:control_7\ and \OSC2_Freq_Timer_1:TimerUDB:per_zero\));

\PulseConvert_2:in_sample\\D\ <= ((not \PulseConvert_2:out_sample\ and \PulseConvert_2:in_sample\)
	OR (Net_2884 and Net_2885));

\PulseConvert_2:out_sample\\D\ <= ((not Net_2896 and not \PulseConvert_2:out_sample\ and \PulseConvert_2:in_sample\)
	OR (Net_2884 and Net_2885));

\PulseConvert_2:out_pulse\\D\ <= ((not \PulseConvert_2:out_sample\ and Net_2884 and Net_2885)
	OR (not \PulseConvert_2:out_sample\ and \PulseConvert_2:in_sample\));

Net_2903 <= ((not Net_2885 and Net_2884)
	OR (not Net_2884 and Net_2885));

Net_2878 <= ((not \EdgeDetect_3:last\ and Net_2902));

Net_2899 <= ((not OSC2_FM_Sign and Net_2896));

Net_2904 <= ((OSC2_FM_Sign and Net_2896));

Net_2875 <= ((not Net_2885 and OSC2_FM_Sign)
	OR (not OSC2_FM_Sign and Net_2885));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ <= (\OSC1_ADC_SAR:bSAR_SEQ:load_period\
	OR Net_4411);

\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_4412 and \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \OSC1_ADC_SAR:Net_3935\);

\OSC1_ADC_SAR:bSAR_SEQ:nrq_edge_detect\ <= ((not \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\ and \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\));

\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\)
	OR (not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\)
	OR (not \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\));

\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\));

\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\)
	OR (not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\)
	OR (not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\));

Net_191 <= ((Net_4559 and Net_4557)
	OR (not Net_4559 and Net_4556));

Net_4603 <= (not OSC1_FM_Sign);

\PulseConvert_3:in_sample\\D\ <= ((not \PulseConvert_3:out_sample\ and \PulseConvert_3:in_sample\)
	OR (not \EdgeDetect_1:last\ and Net_2792));

\PulseConvert_3:out_sample\\D\ <= ((not Net_4614 and not \PulseConvert_3:out_sample\ and \PulseConvert_3:in_sample\)
	OR (not \EdgeDetect_1:last\ and Net_2792));

\PulseConvert_3:out_pulse\\D\ <= ((not \EdgeDetect_1:last\ and not \PulseConvert_3:out_sample\ and Net_2792)
	OR (not \PulseConvert_3:out_sample\ and \PulseConvert_3:in_sample\));

Net_4616 <= ((not OSC1_FM_Sign and Net_4614));

Net_4617 <= ((OSC1_FM_Sign and Net_4614));

\OSC1_IDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>Net_4623,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\OSC1_IDAC8:Net_124\,
		iout=>Net_1333);
\OSC1_IDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\OSC1_IDAC8:Net_124\);
OSC1_Square_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ddd894e7-3d1f-4920-83b7-a4c0b2521eff",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_4622,
		fb=>(tmpFB_0__OSC1_Square_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Square_Out_net_0),
		siovref=>(tmpSIOVREF__OSC1_Square_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Square_Out_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4556,
		dig_domain_out=>open);
OSC1_Soft_Sync:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89e82d9e-8bbf-495b-954f-bcf42144900f",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>Net_1538,
		analog=>(open),
		io=>(tmpIO_0__OSC1_Soft_Sync_net_0),
		siovref=>(tmpSIOVREF__OSC1_Soft_Sync_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Soft_Sync_net_0);
\OSC1_Freq_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_191,
		enable=>Net_1306,
		clock_out=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\);
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_191,
		enable=>Net_1306,
		clock_out=>\OSC1_Freq_Timer:TimerUDB:Clk_Ctl_i\);
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\OSC1_Freq_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\OSC1_Freq_Timer:TimerUDB:control_7\, \OSC1_Freq_Timer:TimerUDB:control_6\, \OSC1_Freq_Timer:TimerUDB:control_5\, \OSC1_Freq_Timer:TimerUDB:control_4\,
			\OSC1_Freq_Timer:TimerUDB:control_3\, \OSC1_Freq_Timer:TimerUDB:control_2\, \OSC1_Freq_Timer:TimerUDB:control_1\, \OSC1_Freq_Timer:TimerUDB:control_0\));
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2795,
		clock=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \OSC1_Freq_Timer:TimerUDB:status_3\,
			\OSC1_Freq_Timer:TimerUDB:status_2\, \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\, \OSC1_Freq_Timer:TimerUDB:status_tc\),
		interrupt=>\OSC1_Freq_Timer:Net_55\);
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2795, \OSC1_Freq_Timer:TimerUDB:control_7\, \OSC1_Freq_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC1_Freq_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC1_Freq_Timer:TimerUDB:nc11\,
		f0_blk_stat=>\OSC1_Freq_Timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2795, \OSC1_Freq_Timer:TimerUDB:control_7\, \OSC1_Freq_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC1_Freq_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC1_Freq_Timer:TimerUDB:nc10\,
		f0_blk_stat=>\OSC1_Freq_Timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap0_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2795, \OSC1_Freq_Timer:TimerUDB:control_7\, \OSC1_Freq_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC1_Freq_Timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC1_Freq_Timer:TimerUDB:nc9\,
		f0_blk_stat=>\OSC1_Freq_Timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap1_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2795, \OSC1_Freq_Timer:TimerUDB:control_7\, \OSC1_Freq_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC1_Freq_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC1_Freq_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\OSC1_Freq_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap2_1\, \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\USBMIDI_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:Net_1010\);
\USBMIDI_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d776c25-0fda-4bff-af2b-9962432af301/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(\USBMIDI_1:tmpFB_0__Dm_net_0\),
		analog=>\USBMIDI_1:Net_597\,
		io=>(\USBMIDI_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBMIDI_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>\USBMIDI_1:tmpINTERRUPT_0__Dm_net_0\);
\USBMIDI_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d776c25-0fda-4bff-af2b-9962432af301/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(\USBMIDI_1:tmpFB_0__Dp_net_0\),
		analog=>\USBMIDI_1:Net_1000\,
		io=>(\USBMIDI_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBMIDI_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>\USBMIDI_1:Net_1010\);
\USBMIDI_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBMIDI_1:Net_1000\,
		dm=>\USBMIDI_1:Net_597\,
		sof_int=>Net_4547,
		arb_int=>\USBMIDI_1:Net_1889\,
		usb_int=>\USBMIDI_1:Net_1876\,
		ept_int=>(\USBMIDI_1:ep_int_8\, \USBMIDI_1:ep_int_7\, \USBMIDI_1:ep_int_6\, \USBMIDI_1:ep_int_5\,
			\USBMIDI_1:ep_int_4\, \USBMIDI_1:ep_int_3\, \USBMIDI_1:ep_int_2\, \USBMIDI_1:ep_int_1\,
			\USBMIDI_1:ep_int_0\),
		ord_int=>\USBMIDI_1:Net_95\,
		dma_req=>(\USBMIDI_1:dma_request_7\, \USBMIDI_1:dma_request_6\, \USBMIDI_1:dma_request_5\, \USBMIDI_1:dma_request_4\,
			\USBMIDI_1:dma_request_3\, \USBMIDI_1:dma_request_2\, \USBMIDI_1:dma_request_1\, \USBMIDI_1:dma_request_0\),
		dma_termin=>\USBMIDI_1:dma_terminate\);
\USBMIDI_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:ep_int_2\);
\USBMIDI_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:ep_int_1\);
\USBMIDI_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:ep_int_0\);
\USBMIDI_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:Net_1876\);
\USBMIDI_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:Net_1889\);
\USBMIDI_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_4547);
OSC1_Tri_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Tri_Out_net_0),
		analog=>Net_2680,
		io=>(tmpIO_0__OSC1_Tri_Out_net_0),
		siovref=>(tmpSIOVREF__OSC1_Tri_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Tri_Out_net_0);
OSC1_CV_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"67b68159-239c-44cc-8b71-2c1090bba95b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_CV_IN_net_0),
		analog=>Net_3488,
		io=>(tmpIO_0__OSC1_CV_IN_net_0),
		siovref=>(tmpSIOVREF__OSC1_CV_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_CV_IN_net_0);
\ADC_DelSig_1:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_690\,
		signal2=>\ADC_DelSig_1:Net_35\);
\ADC_DelSig_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_677\,
		signal2=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC_DelSig_1:Net_488\,
		vplus=>Net_2835,
		vminus=>\ADC_DelSig_1:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig_1:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig_1:Net_93\,
		ext_pin_1=>\ADC_DelSig_1:Net_573\,
		ext_pin_2=>\ADC_DelSig_1:Net_41\,
		ext_vssa=>\ADC_DelSig_1:Net_109\,
		qtz_ref=>\ADC_DelSig_1:Net_677\,
		dec_clock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		dout_udb=>(\ADC_DelSig_1:Net_245_7\, \ADC_DelSig_1:Net_245_6\, \ADC_DelSig_1:Net_245_5\, \ADC_DelSig_1:Net_245_4\,
			\ADC_DelSig_1:Net_245_3\, \ADC_DelSig_1:Net_245_2\, \ADC_DelSig_1:Net_245_1\, \ADC_DelSig_1:Net_245_0\));
\ADC_DelSig_1:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_109\,
		signal2=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d8bf07a0-79a9-4247-8425-21c472209604/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_93\,
		dig_domain_out=>open);
\ADC_DelSig_1:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_41\,
		signal2=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_573\,
		signal2=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_520\,
		signal2=>Net_2848);
\ADC_DelSig_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1270);
\ADC_DelSig_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d8bf07a0-79a9-4247-8425-21c472209604/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"325520833.333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_488\,
		dig_domain_out=>open);
\ADC_DelSig_1:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		ext_start=>Net_1306,
		mod_reset=>\ADC_DelSig_1:mod_reset\,
		interrupt=>Net_1270);
\OSC1_Triangle_Follower:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1333,
		vminus=>\OSC1_Triangle_Follower:Net_29\,
		vout=>Net_2680);
\OSC1_Triangle_Follower:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC1_Triangle_Follower:Net_29\,
		signal2=>Net_2680);
OSC1_PW_In:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6f92061-7dc8-4baf-af5b-d3975d869a5b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_PW_In_net_0),
		analog=>Net_377,
		io=>(tmpIO_0__OSC1_PW_In_net_0),
		siovref=>(tmpSIOVREF__OSC1_PW_In_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_PW_In_net_0);
OSC1_Pulse_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d396488-9256-4b1f-ab8f-8ef72428f39f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_460,
		fb=>(tmpFB_0__OSC1_Pulse_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Pulse_Out_net_0),
		siovref=>(tmpSIOVREF__OSC1_Pulse_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Pulse_Out_net_0);
\OSC1_Comp:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_377,
		vminus=>Net_2680,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>Net_460);
OSC1_Tri_Cap:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cce4421a-0098-4635-95d2-3de5ae23ecc5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Tri_Cap_net_0),
		analog=>Net_1333,
		io=>(tmpIO_0__OSC1_Tri_Cap_net_0),
		siovref=>(tmpSIOVREF__OSC1_Tri_Cap_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Tri_Cap_net_0);
OSC1_Saw_Out_Cap:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2e04aa2d-9b00-41ea-b059-6e859d947641",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Saw_Out_Cap_net_0),
		analog=>Net_2753,
		io=>(tmpIO_0__OSC1_Saw_Out_Cap_net_0),
		siovref=>(tmpSIOVREF__OSC1_Saw_Out_Cap_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Saw_Out_Cap_net_0);
\OSC1_IDAC8_SAW:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>OSC1_FM_Sign,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\OSC1_IDAC8_SAW:Net_124\,
		iout=>Net_2753);
\OSC1_IDAC8_SAW:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\OSC1_IDAC8_SAW:Net_124\);
OSC1_Saw_Reset:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12111f7e-f0a0-4c05-a065-9731da1fa997",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_2742,
		fb=>(tmpFB_0__OSC1_Saw_Reset_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Saw_Reset_net_0),
		siovref=>(tmpSIOVREF__OSC1_Saw_Reset_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Saw_Reset_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1ea32aa4-5092-46b1-b277-e9b930be1ae1",
		source_clock_id=>"",
		divisor=>0,
		period=>"8000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2732,
		dig_domain_out=>open);
\OSC1_Saw_Follower:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2753,
		vminus=>\OSC1_Saw_Follower:Net_29\,
		vout=>Net_2747);
\OSC1_Saw_Follower:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC1_Saw_Follower:Net_29\,
		signal2=>Net_2747);
OSC1_Saw_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Saw_Out_net_0),
		analog=>Net_2747,
		io=>(tmpIO_0__OSC1_Saw_Out_net_0),
		siovref=>(tmpSIOVREF__OSC1_Saw_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Saw_Out_net_0);
OSC1_Hard_Sync:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>Net_2792,
		analog=>(open),
		io=>(tmpIO_0__OSC1_Hard_Sync_net_0),
		siovref=>(tmpSIOVREF__OSC1_Hard_Sync_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Hard_Sync_net_0);
OSC1_FM_Input:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3814abba-6d92-47e1-a213-13af2e342eb9",
		drive_mode=>"011",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_FM_Input_net_0),
		analog=>Net_2835,
		io=>(tmpIO_0__OSC1_FM_Input_net_0),
		siovref=>(tmpSIOVREF__OSC1_FM_Input_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_FM_Input_net_0);
OSC1_Saw_Preset:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ef88b424-82c1-4674-97f7-042b46402f7d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_2810,
		fb=>(tmpFB_0__OSC1_Saw_Preset_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Saw_Preset_net_0),
		siovref=>(tmpSIOVREF__OSC1_Saw_Preset_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Saw_Preset_net_0);
\Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2848,
		vminus=>Net_2835,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>OSC1_FM_Sign);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_2848);
\Comp_2:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2868,
		vminus=>Net_3372,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>OSC2_FM_Sign);
vRef_2:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_2868);
OSC2_FM_Input:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98b64ce9-21b0-494b-a6e2-81886f8e3056",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC2_FM_Input_net_0),
		analog=>Net_3372,
		io=>(tmpIO_0__OSC2_FM_Input_net_0),
		siovref=>(tmpSIOVREF__OSC2_FM_Input_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_FM_Input_net_0);
\OSC2_IDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>Net_2875,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\OSC2_IDAC8_1:Net_124\,
		iout=>Net_2873);
\OSC2_IDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\OSC2_IDAC8_1:Net_124\);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"781ac1cb-4aea-42af-810b-458ff13228b2",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2876,
		dig_domain_out=>open);
\OSC2_Freq_Timer_1:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2876,
		enable=>Net_1306,
		clock_out=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\);
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2876,
		enable=>Net_1306,
		clock_out=>\OSC2_Freq_Timer_1:TimerUDB:Clk_Ctl_i\);
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\OSC2_Freq_Timer_1:TimerUDB:Clk_Ctl_i\,
		control=>(\OSC2_Freq_Timer_1:TimerUDB:control_7\, \OSC2_Freq_Timer_1:TimerUDB:control_6\, \OSC2_Freq_Timer_1:TimerUDB:control_5\, \OSC2_Freq_Timer_1:TimerUDB:control_4\,
			\OSC2_Freq_Timer_1:TimerUDB:control_3\, \OSC2_Freq_Timer_1:TimerUDB:control_2\, \OSC2_Freq_Timer_1:TimerUDB:control_1\, \OSC2_Freq_Timer_1:TimerUDB:control_0\));
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2878,
		clock=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \OSC2_Freq_Timer_1:TimerUDB:status_3\,
			\OSC2_Freq_Timer_1:TimerUDB:status_2\, \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\, \OSC2_Freq_Timer_1:TimerUDB:status_tc\),
		interrupt=>\OSC2_Freq_Timer_1:Net_55\);
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2878, \OSC2_Freq_Timer_1:TimerUDB:control_7\, \OSC2_Freq_Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC2_Freq_Timer_1:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC2_Freq_Timer_1:TimerUDB:nc11\,
		f0_blk_stat=>\OSC2_Freq_Timer_1:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2878, \OSC2_Freq_Timer_1:TimerUDB:control_7\, \OSC2_Freq_Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC2_Freq_Timer_1:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC2_Freq_Timer_1:TimerUDB:nc10\,
		f0_blk_stat=>\OSC2_Freq_Timer_1:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry0\,
		co=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry1\,
		sir=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap0_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2878, \OSC2_Freq_Timer_1:TimerUDB:control_7\, \OSC2_Freq_Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC2_Freq_Timer_1:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC2_Freq_Timer_1:TimerUDB:nc9\,
		f0_blk_stat=>\OSC2_Freq_Timer_1:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry1\,
		co=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry2\,
		sir=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap1_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2878, \OSC2_Freq_Timer_1:TimerUDB:control_7\, \OSC2_Freq_Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC2_Freq_Timer_1:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC2_Freq_Timer_1:TimerUDB:status_3\,
		f0_blk_stat=>\OSC2_Freq_Timer_1:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap2_1\, \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
OSC2_Square_Out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d6b60402-a70d-4fba-b31a-8f7921a1540d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_2885,
		fb=>(tmpFB_0__OSC2_Square_Out_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC2_Square_Out_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Square_Out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Square_Out_1_net_0);
OSC2_Tri_Out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"23c593c6-ef60-4aad-bb47-19a2514993d5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC2_Tri_Out_1_net_0),
		analog=>Net_2886,
		io=>(tmpIO_0__OSC2_Tri_Out_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Tri_Out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Tri_Out_1_net_0);
\OSC2_Triangle_Follower_1:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2873,
		vminus=>\OSC2_Triangle_Follower_1:Net_29\,
		vout=>Net_2886);
\OSC2_Triangle_Follower_1:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC2_Triangle_Follower_1:Net_29\,
		signal2=>Net_2886);
\OSC2_Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2888,
		vminus=>Net_2886,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>Net_2889);
OSC2_Pulse_Out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7d2ca0bf-28b0-4823-a071-135003688d32",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_2889,
		fb=>(tmpFB_0__OSC2_Pulse_Out_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC2_Pulse_Out_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Pulse_Out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Pulse_Out_1_net_0);
OSC2_PW_In_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4943aa4e-a5a4-40d2-818e-6c71731b0e2a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC2_PW_In_1_net_0),
		analog=>Net_2888,
		io=>(tmpIO_0__OSC2_PW_In_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_PW_In_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_PW_In_1_net_0);
OSC2_Saw_Out_Cap_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"965b22ad-c7d3-4831-a5e9-cf3e437a11d1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC2_Saw_Out_Cap_1_net_0),
		analog=>Net_2891,
		io=>(tmpIO_0__OSC2_Saw_Out_Cap_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Saw_Out_Cap_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Saw_Out_Cap_1_net_0);
OSC2_Tri_Cap_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"86370006-68da-4c41-90cb-968fa7d980e3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC2_Tri_Cap_1_net_0),
		analog=>Net_2873,
		io=>(tmpIO_0__OSC2_Tri_Cap_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Tri_Cap_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Tri_Cap_1_net_0);
\OSC2_IDAC8_SAW_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>OSC2_FM_Sign,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\OSC2_IDAC8_SAW_1:Net_124\,
		iout=>Net_2891);
\OSC2_IDAC8_SAW_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\OSC2_IDAC8_SAW_1:Net_124\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0d136e32-9731-4c69-9634-5720f0b45c41",
		source_clock_id=>"",
		divisor=>0,
		period=>"8000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2897,
		dig_domain_out=>open);
OSC2_Saw_Reset_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0f1f954b-dd42-4a0b-a76e-cb1ad053277a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_2899,
		fb=>(tmpFB_0__OSC2_Saw_Reset_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC2_Saw_Reset_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Saw_Reset_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Saw_Reset_1_net_0);
\OSC2_Saw_Follower_1:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2891,
		vminus=>\OSC2_Saw_Follower_1:Net_29\,
		vout=>Net_2900);
\OSC2_Saw_Follower_1:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC2_Saw_Follower_1:Net_29\,
		signal2=>Net_2900);
OSC2_Saw_Out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c4bdcd6c-ebc1-430a-a798-746b60cd2fc9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC2_Saw_Out_1_net_0),
		analog=>Net_2900,
		io=>(tmpIO_0__OSC2_Saw_Out_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Saw_Out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Saw_Out_1_net_0);
OSC2_Hard_Sync_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3aa50fc8-8c4a-45d1-a2d7-df9222dd7405",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>Net_2902,
		analog=>(open),
		io=>(tmpIO_0__OSC2_Hard_Sync_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Hard_Sync_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Hard_Sync_1_net_0);
OSC2_Soft_Sync_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"738adc42-e843-419f-8724-ec486a31a3ed",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>Net_2882,
		analog=>(open),
		io=>(tmpIO_0__OSC2_Soft_Sync_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Soft_Sync_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Soft_Sync_1_net_0);
OSC2_Saw_Preset_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"56db4266-d7b8-4937-95db-a30243e69298",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_2904,
		fb=>(tmpFB_0__OSC2_Saw_Preset_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC2_Saw_Preset_1_net_0),
		siovref=>(tmpSIOVREF__OSC2_Saw_Preset_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC2_Saw_Preset_1_net_0);
OSC1_Coarse:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c39d67a-b716-4ba6-b4eb-f4350e315b24",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Coarse_net_0),
		analog=>Net_3491,
		io=>(tmpIO_0__OSC1_Coarse_net_0),
		siovref=>(tmpSIOVREF__OSC1_Coarse_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Coarse_net_0);
OSC1_RANGE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6326fc3b-1792-44bb-8b78-cdb631eafd79",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_RANGE_net_0),
		analog=>Net_3489,
		io=>(tmpIO_0__OSC1_RANGE_net_0),
		siovref=>(tmpSIOVREF__OSC1_RANGE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_RANGE_net_0);
\OSC1_ADC_SAR:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_4503, Net_4502, Net_4501, Net_4500,
			Net_4499, Net_4498, Net_4497, Net_4496,
			Net_4495, Net_4494, Net_4493, Net_4492,
			Net_4491, Net_4490, Net_4489, Net_4488,
			Net_4487, Net_4485, Net_4483, Net_4482,
			Net_4480, Net_4478, Net_4477, Net_4475,
			Net_4473, Net_4472, Net_4470, Net_4468,
			Net_4467, Net_4465, Net_4463, Net_4462,
			Net_4460, Net_4458, Net_4457, Net_4455,
			Net_4453, Net_4452, Net_4450, Net_4448,
			Net_4447, Net_4445, Net_4443, Net_4442,
			Net_4440, Net_4438, Net_4437, Net_4435,
			Net_4433, Net_4432, Net_4430, Net_4428,
			Net_4427, Net_4425, Net_4423, Net_4422,
			Net_4420, Net_4418, Net_4417, Net_4415,
			Net_3492, Net_3491, Net_3489, Net_3488),
		hw_ctrl_en=>(\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\,
			\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\, \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\OSC1_ADC_SAR:V_single\);
\OSC1_ADC_SAR:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC1_ADC_SAR:SAR:Net_248\,
		signal2=>\OSC1_ADC_SAR:SAR:Net_235\);
\OSC1_ADC_SAR:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\OSC1_ADC_SAR:Net_2803\,
		vminus=>\OSC1_ADC_SAR:SAR:Net_126\,
		ext_pin=>\OSC1_ADC_SAR:SAR:Net_215\,
		vrefhi_out=>\OSC1_ADC_SAR:SAR:Net_257\,
		vref=>\OSC1_ADC_SAR:SAR:Net_248\,
		clock=>\OSC1_ADC_SAR:clock\,
		pump_clock=>\OSC1_ADC_SAR:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\OSC1_ADC_SAR:SAR:Net_252\,
		next_out=>Net_4411,
		data_out=>(\OSC1_ADC_SAR:SAR:Net_207_11\, \OSC1_ADC_SAR:SAR:Net_207_10\, \OSC1_ADC_SAR:SAR:Net_207_9\, \OSC1_ADC_SAR:SAR:Net_207_8\,
			\OSC1_ADC_SAR:SAR:Net_207_7\, \OSC1_ADC_SAR:SAR:Net_207_6\, \OSC1_ADC_SAR:SAR:Net_207_5\, \OSC1_ADC_SAR:SAR:Net_207_4\,
			\OSC1_ADC_SAR:SAR:Net_207_3\, \OSC1_ADC_SAR:SAR:Net_207_2\, \OSC1_ADC_SAR:SAR:Net_207_1\, \OSC1_ADC_SAR:SAR:Net_207_0\),
		eof_udb=>\OSC1_ADC_SAR:Net_3830\);
\OSC1_ADC_SAR:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC1_ADC_SAR:SAR:Net_215\,
		signal2=>\OSC1_ADC_SAR:SAR:Net_209\);
\OSC1_ADC_SAR:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC1_ADC_SAR:SAR:Net_126\,
		signal2=>\OSC1_ADC_SAR:SAR:Net_149\);
\OSC1_ADC_SAR:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\OSC1_ADC_SAR:SAR:Net_209\);
\OSC1_ADC_SAR:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC1_ADC_SAR:SAR:Net_257\,
		signal2=>\OSC1_ADC_SAR:SAR:Net_149\);
\OSC1_ADC_SAR:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\OSC1_ADC_SAR:SAR:Net_255\);
\OSC1_ADC_SAR:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\OSC1_ADC_SAR:SAR:Net_235\);
\OSC1_ADC_SAR:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\OSC1_ADC_SAR:SAR:Net_368\);
\OSC1_ADC_SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC1_ADC_SAR:Net_2803\,
		signal2=>\OSC1_ADC_SAR:V_single\);
\OSC1_ADC_SAR:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\OSC1_ADC_SAR:clock\,
		enable=>\OSC1_ADC_SAR:bSAR_SEQ:enable\,
		clock_out=>\OSC1_ADC_SAR:bSAR_SEQ:clk_fin\);
\OSC1_ADC_SAR:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\OSC1_ADC_SAR:clock\,
		enable=>Net_1306,
		clock_out=>\OSC1_ADC_SAR:bSAR_SEQ:clk_ctrl\);
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\OSC1_ADC_SAR:bSAR_SEQ:clk_ctrl\,
		control=>(\OSC1_ADC_SAR:bSAR_SEQ:control_7\, \OSC1_ADC_SAR:bSAR_SEQ:control_6\, \OSC1_ADC_SAR:bSAR_SEQ:control_5\, \OSC1_ADC_SAR:bSAR_SEQ:control_4\,
			\OSC1_ADC_SAR:bSAR_SEQ:control_3\, \OSC1_ADC_SAR:bSAR_SEQ:control_2\, \OSC1_ADC_SAR:bSAR_SEQ:load_period\, \OSC1_ADC_SAR:bSAR_SEQ:enable\));
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000011",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\OSC1_ADC_SAR:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\OSC1_ADC_SAR:bSAR_SEQ:load_period\,
		enable=>\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\,
		count=>(\OSC1_ADC_SAR:bSAR_SEQ:count_6\, \OSC1_ADC_SAR:ch_addr_5\, \OSC1_ADC_SAR:ch_addr_4\, \OSC1_ADC_SAR:ch_addr_3\,
			\OSC1_ADC_SAR:ch_addr_2\, \OSC1_ADC_SAR:ch_addr_1\, \OSC1_ADC_SAR:ch_addr_0\),
		tc=>\OSC1_ADC_SAR:bSAR_SEQ:cnt_tc\);
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\OSC1_ADC_SAR:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_4412));
\OSC1_ADC_SAR:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"83af6409-e1c1-41e8-99b6-087170953d49/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\OSC1_ADC_SAR:clock\,
		dig_domain_out=>open);
\OSC1_ADC_SAR:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\OSC1_ADC_SAR:Net_3830\,
		trq=>zero,
		nrq=>\OSC1_ADC_SAR:Net_3698\);
\OSC1_ADC_SAR:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\OSC1_ADC_SAR:Net_3698\,
		trq=>zero,
		nrq=>\OSC1_ADC_SAR:nrq\);
\OSC1_ADC_SAR:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"83af6409-e1c1-41e8-99b6-087170953d49/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\OSC1_ADC_SAR:Net_3710\,
		dig_domain_out=>open);
\OSC1_ADC_SAR:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_4412);
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\OSC1_ADC_SAR:Net_3710\,
		sc_in=>\OSC1_ADC_SAR:nrq\,
		sc_out=>\OSC1_ADC_SAR:Net_3935\);
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_1\);
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_1\);
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_0\);
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_0\);
OSC1_Fine:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9112e17b-7250-42b0-bdd6-5482644388c7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Fine_net_0),
		analog=>Net_3492,
		io=>(tmpIO_0__OSC1_Fine_net_0),
		siovref=>(tmpSIOVREF__OSC1_Fine_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Fine_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f9cee7a4-108e-428d-bdee-5a9960aa27ea",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>OSC1_FM_Sign,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d1577c15-07d7-4472-9523-c3107e9a4339",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1024,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4557,
		dig_domain_out=>open);
OSC1_LFO_SW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"03806295-2ab5-4785-8125-45acd3773959",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>Net_4559,
		analog=>(open),
		io=>(tmpIO_0__OSC1_LFO_SW_net_0),
		siovref=>(tmpSIOVREF__OSC1_LFO_SW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_LFO_SW_net_0);
test_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__test_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__test_pin_net_0),
		siovref=>(tmpSIOVREF__test_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__test_pin_net_0);
OSC1_SIGNCHANGE_PositiveISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>OSC1_FM_Sign);
OSC1_SIGNCHANGE_NegativeISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_4603);
OSC1_Tri_Reset:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"54f22883-7bb7-441d-b2e6-561da093864b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_4616,
		fb=>(tmpFB_0__OSC1_Tri_Reset_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Tri_Reset_net_0),
		siovref=>(tmpSIOVREF__OSC1_Tri_Reset_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Tri_Reset_net_0);
OSC1_Tri_Preset:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6a4d8e1f-3ae7-4024-b6b9-359e69c40666",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_4617,
		fb=>(tmpFB_0__OSC1_Tri_Preset_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Tri_Preset_net_0),
		siovref=>(tmpSIOVREF__OSC1_Tri_Preset_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Tri_Preset_net_0);
\OSC1_Freq_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1538,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC1_Freq_Timer:TimerUDB:capture_last\);
\OSC1_Freq_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\OSC1_Freq_Timer:TimerUDB:status_tc\,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_138);
\OSC1_Freq_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\OSC1_Freq_Timer:TimerUDB:control_7\,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC1_Freq_Timer:TimerUDB:hwEnable_reg\);
\OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\);
\EdgeDetect_1:last\:cy_dff
	PORT MAP(d=>Net_2792,
		clk=>Net_191,
		q=>\EdgeDetect_1:last\);
\PulseConvert_1:out_pulse\:cy_dff
	PORT MAP(d=>\PulseConvert_1:out_pulse\\D\,
		clk=>Net_2732,
		q=>Net_2805);
\PulseConvert_1:in_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_1:in_sample\\D\,
		clk=>Net_191,
		q=>\PulseConvert_1:in_sample\);
\PulseConvert_1:out_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_1:out_sample\\D\,
		clk=>Net_2732,
		q=>\PulseConvert_1:out_sample\);
cydff_1:cy_dsrff
	PORT MAP(d=>Net_2784,
		s=>zero,
		r=>Net_2795,
		clk=>Net_191,
		q=>Net_4622);
\OSC2_Freq_Timer_1:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_2882,
		clk=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC2_Freq_Timer_1:TimerUDB:capture_last\);
\OSC2_Freq_Timer_1:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\OSC2_Freq_Timer_1:TimerUDB:status_tc\,
		clk=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_2884);
\OSC2_Freq_Timer_1:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\OSC2_Freq_Timer_1:TimerUDB:control_7\,
		clk=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC2_Freq_Timer_1:TimerUDB:hwEnable_reg\);
\OSC2_Freq_Timer_1:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\,
		clk=>\OSC2_Freq_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC2_Freq_Timer_1:TimerUDB:capture_out_reg_i\);
\PulseConvert_2:out_pulse\:cy_dff
	PORT MAP(d=>\PulseConvert_2:out_pulse\\D\,
		clk=>Net_2897,
		q=>Net_2896);
\PulseConvert_2:in_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_2:in_sample\\D\,
		clk=>Net_2876,
		q=>\PulseConvert_2:in_sample\);
\PulseConvert_2:out_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_2:out_sample\\D\,
		clk=>Net_2897,
		q=>\PulseConvert_2:out_sample\);
cydff_2:cy_dsrff
	PORT MAP(d=>Net_2903,
		s=>zero,
		r=>Net_2878,
		clk=>Net_2876,
		q=>Net_2885);
\EdgeDetect_3:last\:cy_dff
	PORT MAP(d=>Net_2902,
		clk=>Net_2876,
		q=>\EdgeDetect_3:last\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:ch_addr_5\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:ch_addr_4\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:ch_addr_3\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:ch_addr_2\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:ch_addr_1\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:ch_addr_0\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\);
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\OSC1_ADC_SAR:clock\,
		q=>\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\);
\OSC1_ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:bSAR_SEQ:nrq_edge_detect\,
		clk=>\OSC1_ADC_SAR:bSAR_SEQ:clk_fin\,
		q=>Net_4412);
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\OSC1_ADC_SAR:Net_3710\,
		q=>\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\);
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\OSC1_ADC_SAR:bSAR_SEQ:clk_fin\,
		q=>\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\);
\PulseConvert_3:out_pulse\:cy_dff
	PORT MAP(d=>\PulseConvert_3:out_pulse\\D\,
		clk=>Net_2732,
		q=>Net_4614);
\PulseConvert_3:in_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_3:in_sample\\D\,
		clk=>Net_191,
		q=>\PulseConvert_3:in_sample\);
\PulseConvert_3:out_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_3:out_sample\\D\,
		clk=>Net_2732,
		q=>\PulseConvert_3:out_sample\);

END R_T_L;
