module uart_rx #(
    parameter CLK_FREQ = 50000000,
    parameter BAUD_RATE = 115200
)(
    input        clk,
    input        rst_n,
    input        rx_i,        // UART RX å¯¦é«”å¼•è…³
    input        read_en_i,   // CPU è®€å–ä½¿èƒ½ (è®€å–å¾Œæ¸…é™¤ ready)
    output [7:0] data_o,      // æ”¶åˆ°çš„è³‡æ–™
    output reg   ready_o      // è³‡æ–™æº–å‚™å¥½æ¨™èªŒ
);

    localparam CLKS_PER_BIT = CLK_FREQ / BAUD_RATE;
    
    // ç‹€æ…‹æ©Ÿå®šç¾©
    localparam IDLE  = 2'b00;
    localparam START = 2'b01;
    localparam DATA  = 2'b10;
    localparam STOP  = 2'b11;

    reg [1:0]  state;
    reg [31:0] clk_cnt;
    reg [2:0]  bit_cnt;
    reg [7:0]  rx_data;
    
    // ğŸ† æ¡æ¨£åŒæ­¥ï¼šé˜²æ­¢äºç©©æ…‹
    reg rx_sync_0, rx_sync_1;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            rx_sync_0 <= 1'b1;
            rx_sync_1 <= 1'b1;
        end else begin
            rx_sync_0 <= rx_i;
            rx_sync_1 <= rx_sync_0;
        end
    end

    // ğŸ† ä¸»ç‹€æ…‹æ©Ÿ
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state    <= IDLE;
            clk_cnt  <= 0;
            bit_cnt  <= 0;
            rx_data  <= 8'b0;
            ready_o  <= 1'b0;
        end else begin
            // è®€å–æ¡æ‰‹ï¼šä¸€æ—¦ CPU è®€å–ï¼Œå°±æ¸…é™¤ ready ä½å…ƒ
            if (read_en_i) ready_o <= 1'b0;

            case (state)
                IDLE: begin
                    clk_cnt <= 0;
                    bit_cnt <= 0;
                    if (rx_sync_1 == 1'b0) begin // åµæ¸¬åˆ°èµ·å§‹ä½å…ƒ (ä¸‹é™æ²¿)
                        state <= START;
                    end
                end

                START: begin
                    if (clk_cnt == (CLKS_PER_BIT / 2)) begin
                        if (rx_sync_1 == 1'b0) begin // ç¢ºèªä¸­é»ä»ç‚ºä½é›»å¹³
                            clk_cnt <= 0;
                            state   <= DATA;
                        end else begin
                            state   <= IDLE; // é›œè¨Šèª¤åˆ¤ï¼Œå›åˆ° IDLE
                        end
                    end else begin
                        clk_cnt <= clk_cnt + 1;
                    end
                end

                DATA: begin
                    if (clk_cnt == CLKS_PER_BIT - 1) begin
                        clk_cnt <= 0;
                        rx_data[bit_cnt] <= rx_sync_1; // åœ¨ä½å…ƒä¸­é»æ¡æ¨£
                        if (bit_cnt == 7) begin
                            state <= STOP;
                        end else begin
                            bit_cnt <= bit_cnt + 1;
                        end
                    end else begin
                        clk_cnt <= clk_cnt + 1;
                    end
                end

                STOP: begin
                    if (clk_cnt == CLKS_PER_BIT - 1) begin
                        ready_o <= 1'b1; // æ¥æ”¶å®Œæˆ
                        state   <= IDLE;
                        clk_cnt <= 0;
                    end else begin
                        clk_cnt <= clk_cnt + 1;
                    end
                end
                
                default: state <= IDLE;
            endcase
        end
    end

    assign data_o = rx_data;

endmodule