VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/synthesis/dpram_8x4096_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/packing/dpram_8x4096_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_8x4096_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_8x4096 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/packing/dpram_8x4096_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/placement/dpram_8x4096_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/routing/dpram_8x4096_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: dpram_8x4096_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 26.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/packing/dpram_8x4096_post_synth.net
Circuit placement file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/placement/dpram_8x4096_post_synth.place
Circuit routing file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/routing/dpram_8x4096_post_synth.route
Circuit SDC file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/packing/dpram_8x4096_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: dpram_8x4096_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 26.2 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/synthesis/dpram_8x4096_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 26.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 93
Swept block(s)      : 36
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 26.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 26.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 26.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 107
    .input   :      47
    .output  :      16
    0-LUT    :       3
    6-LUT    :      22
    RS_TDP36K:       1
    dffre    :      18
  Nets  : 106
    Avg Fanout:     2.8
    Max Fanout:    56.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 408
  Timing Graph Edges: 600
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 26.2 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock1' Fanout: 11 pins (2.7%), 10 blocks (9.3%)
  Netlist Clock 'clock0' Fanout: 11 pins (2.7%), 10 blocks (9.3%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 168: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 169: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 170: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 171: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 172: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 173: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 174: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 175: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 176: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 177: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 178: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 179: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 180: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 181: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 182: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 183: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 184: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 185: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 186: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 187: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 188: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 189: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 190: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 191: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 192: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 193: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 194: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 195: set_output_delay command matched but was not applied to primary input 'addr_a[10]'
Warning 196: set_output_delay command matched but was not applied to primary input 'addr_a[11]'
Warning 197: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 198: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 199: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 200: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 201: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 202: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 203: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 204: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 205: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 206: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 207: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 208: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 209: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 210: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 211: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 212: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 213: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 214: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 215: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 216: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 217: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 218: set_output_delay command matched but was not applied to primary input 'addr_b[10]'
Warning 219: set_output_delay command matched but was not applied to primary input 'addr_b[11]'
Warning 220: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 221: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 222: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 223: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 224: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 225: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 226: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 227: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 228: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 229: set_output_delay command matched but was not applied to primary input 'id[0]'
Warning 230: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 231: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 232: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 233: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 234: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 235: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 236: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 237: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 238: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 239: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 240: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 241: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 242: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 243: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 244: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 245: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 246: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 247: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 248: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 249: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 250: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 251: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 252: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 253: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 254: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 255: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 256: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 257: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 258: set_output_delay command matched but was not applied to primary input 'addr_a[10]'
Warning 259: set_output_delay command matched but was not applied to primary input 'addr_a[11]'
Warning 260: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 261: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 262: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 263: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 264: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 265: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 266: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 267: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 268: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 269: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 270: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 271: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 272: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 273: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 274: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 275: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 276: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 277: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 278: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 279: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 280: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 281: set_output_delay command matched but was not applied to primary input 'addr_b[10]'
Warning 282: set_output_delay command matched but was not applied to primary input 'addr_b[11]'
Warning 283: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 284: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 285: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 286: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 287: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 288: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 289: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 290: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 291: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 292: set_output_delay command matched but was not applied to primary input 'id[0]'

Applied 6 SDC commands from '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/packing/dpram_8x4096_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'
  Constrained Clock 'clock1' Source: 'clock1.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 26.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/packing/dpram_8x4096_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.07 seconds (max_rss 58.5 MiB, delta_rss +32.4 MiB)
Warning 293: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 63
   io_output     : 16
    outpad       : 16
   io_input      : 47
    inpad        : 47
  clb            : 4
   clb_lr        : 4
    fle          : 22
     ble5        : 43
      lut5       : 25
       lut       : 25
      ff         : 18
       DFFRE     : 18
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		63	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		4	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.07 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.11 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
Warning 294: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 295: Sized nonsensical R=0 transistor to minimum width
Warning 296: Sized nonsensical R=0 transistor to minimum width
Warning 297: Sized nonsensical R=0 transistor to minimum width
Warning 298: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.49 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.51 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/placement/dpram_8x4096_post_synth.place.

Successfully read /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_8x4096/dpram_8x4096/run_1/synth_1_1/impl_1_1_1/placement/dpram_8x4096_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.55 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 299: Found no more sample locations for SOURCE in io_top
Warning 300: Found no more sample locations for OPIN in io_top
Warning 301: Found no more sample locations for SOURCE in io_right
Warning 302: Found no more sample locations for OPIN in io_right
Warning 303: Found no more sample locations for SOURCE in io_bottom
Warning 304: Found no more sample locations for OPIN in io_bottom
Warning 305: Found no more sample locations for SOURCE in io_left
Warning 306: Found no more sample locations for OPIN in io_left
Warning 307: Found no more sample locations for SOURCE in clb
Warning 308: Found no more sample locations for OPIN in clb
Warning 309: Found no more sample locations for SOURCE in dsp
Warning 310: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.56 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 20 ( 16.8%) |*************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 13 ( 10.9%) |****************
[      0.5:      0.6) 14 ( 11.8%) |*****************
[      0.6:      0.7) 12 ( 10.1%) |***************
[      0.7:      0.8) 14 ( 11.8%) |*****************
[      0.8:      0.9)  7 (  5.9%) |*********
[      0.9:        1) 39 ( 32.8%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   27500      92     113      37 ( 0.033%)    1022 ( 3.6%)    4.288     -26.31     -1.788      0.000      0.000      N/A
   2    0.0     0.5    0    9780      39      53      24 ( 0.021%)    1021 ( 3.6%)    4.288     -26.31     -1.788      0.000      0.000      N/A
   3    0.0     0.6    0    9409      30      43      13 ( 0.011%)    1020 ( 3.6%)    4.288     -26.31     -1.788      0.000      0.000      N/A
   4    0.0     0.8    0    8066      23      32      10 ( 0.009%)    1019 ( 3.6%)    4.288     -26.31     -1.788      0.000      0.000      N/A
   5    0.0     1.1    0    7529      20      29      10 ( 0.009%)    1022 ( 3.6%)    4.288     -26.31     -1.788      0.000      0.000      N/A
   6    0.0     1.4    0    4991      15      24       7 ( 0.006%)    1016 ( 3.6%)    4.288     -26.31     -1.788      0.000      0.000      N/A
   7    0.0     1.9    0    4535      11      18       3 ( 0.003%)    1016 ( 3.6%)    4.288     -26.37     -1.788      0.000      0.000      N/A
   8    0.0     2.4    0    2912       7      13       2 ( 0.002%)    1016 ( 3.6%)    4.288     -26.37     -1.788      0.000      0.000      N/A
   9    0.0     3.1    0    2440       2       8       1 ( 0.001%)    1021 ( 3.6%)    4.288     -26.43     -1.788      0.000      0.000      N/A
  10    0.0     4.1    0     162       2       2       1 ( 0.001%)    1021 ( 3.6%)    4.288     -26.43     -1.788      0.000      0.000        9
  11    0.0     5.3    0     162       2       2       1 ( 0.001%)    1021 ( 3.6%)    4.288     -26.43     -1.788      0.000      0.000        9
  12    0.0     6.9    0     173       2       2       1 ( 0.001%)    1021 ( 3.6%)    4.288     -26.43     -1.788      0.000      0.000       10
  13    0.0     9.0    0      70       1       1       0 ( 0.000%)    1022 ( 3.6%)    4.288     -26.49     -1.788      0.000      0.000       11
Restoring best routing
Critical path: 4.28786 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 20 ( 16.8%) |*********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 10 (  8.4%) |***********
[      0.5:      0.6) 14 ( 11.8%) |***************
[      0.6:      0.7)  9 (  7.6%) |**********
[      0.7:      0.8) 20 ( 16.8%) |*********************
[      0.8:      0.9)  1 (  0.8%) |*
[      0.9:        1) 45 ( 37.8%) |************************************************
Router Stats: total_nets_routed: 246 total_connections_routed: 340 total_heap_pushes: 77729 total_heap_pops: 24457 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 77729 total_external_heap_pops: 24457 total_external_SOURCE_pushes: 340 total_external_SOURCE_pops: 309 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 340 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 340 total_external_SINK_pushes: 3771 total_external_SINK_pops: 3541 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 7547 total_external_IPIN_pops: 7000 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 340 total_external_OPIN_pops: 317 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 94 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 94 total_external_CHANX_pushes: 32240 total_external_CHANX_pops: 7173 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 197 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 197 total_external_CHANY_pushes: 33491 total_external_CHANY_pops: 6117 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 195 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 195 total_number_of_adding_all_rt: 1314 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.06 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -52915377
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
Found 137 mismatches between routing and packing results.
Fixed 82 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
Warning 311: All 2 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         63                               0.253968                     0.746032   
       clb          4                                  11.25                         7.75   
       dsp          0                                      0                            0   
      bram          1                                     58                           16   
Absorbed logical nets 12 out of 106 nets, 94 nets not absorbed.


Average number of bends per net: 2.66304  Maximum # of bends: 7

Number of global nets: 2
Number of routed nets (nonglobal): 92
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1022, average net length: 11.1087
	Maximum net length: 25

Wire length results in terms of physical segments...
	Total wiring segments used: 376, average wire segments per net: 4.08696
	Maximum segments used by a net: 9
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)  24 ( 12.1%) |******
[        0:      0.1) 174 ( 87.9%) |***********************************************
Maximum routing channel utilization:      0.16 at (7,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       2   0.500      160
                         2      25   8.667      160
                         3      22   9.000      160
                         4      26   8.500      160
                         5       9   4.000      160
                         6       5   1.917      160
                         7       5   2.167      160
                         8      20   9.250      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.300      160
                         1       8   4.200      160
                         2      13   2.800      160
                         3       3   1.000      160
                         4      10   5.200      160
                         5      19  11.600      160
                         6      18   8.600      160
                         7      22  12.200      160
                         8       8   3.100      160
                         9       0   0.000      160
                        10       1   0.400      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 763576

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0316
                                             4      0.0304

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0153
                                             4      0.0331

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0235
                             L4          0.0318

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0235
                             L4    1      0.0318

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.2e-10:  6.2e-10) 12 (  9.8%) |**********
[  6.2e-10:  9.2e-10)  4 (  3.3%) |***
[  9.2e-10:  1.2e-09)  3 (  2.5%) |***
[  1.2e-09:  1.5e-09) 55 ( 45.1%) |************************************************
[  1.5e-09:  1.8e-09)  8 (  6.6%) |*******
[  1.8e-09:  2.1e-09) 14 ( 11.5%) |************
[  2.1e-09:  2.4e-09) 10 (  8.2%) |*********
[  2.4e-09:  2.7e-09)  0 (  0.0%) |
[  2.7e-09:    3e-09)  0 (  0.0%) |
[    3e-09:  3.3e-09) 16 ( 13.1%) |**************

Final intra-domain worst hold slacks per constraint:
  clock0 to clock0 worst hold slack: 0.319552 ns
  clock1 to clock1 worst hold slack: 0.319552 ns

Final inter-domain worst hold slacks per constraint:
  clock0 to clock1 worst hold slack: 1.18756 ns
  clock1 to clock0 worst hold slack: 3.03435 ns

Final critical path delay (least slack): 4.28786 ns
Final setup Worst Negative Slack (sWNS): -1.78786 ns
Final setup Total Negative Slack (sTNS): -26.4945 ns

Final setup slack histogram:
[ -1.8e-09: -1.5e-09) 16 ( 13.1%) |******************
[ -1.5e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -7.9e-10)  0 (  0.0%) |
[ -7.9e-10: -4.5e-10)  0 (  0.0%) |
[ -4.5e-10: -1.2e-10)  0 (  0.0%) |
[ -1.2e-10:  2.2e-10) 20 ( 16.4%) |***********************
[  2.2e-10:  5.5e-10)  8 (  6.6%) |*********
[  5.5e-10:  8.8e-10) 42 ( 34.4%) |************************************************
[  8.8e-10:  1.2e-09) 27 ( 22.1%) |*******************************
[  1.2e-09:  1.6e-09)  9 (  7.4%) |**********

Final intra-domain critical path delays (CPDs):
  clock0 to clock0 CPD: 4.28786 ns (233.216 MHz)
  clock1 to clock1 CPD: 1.40966 ns (709.391 MHz)

Final inter-domain critical path delays (CPDs):
  clock0 to clock1 CPD: 2.54651 ns (392.695 MHz)
  clock1 to clock0 CPD: 4.18062 ns (239.199 MHz)

Final intra-domain worst setup slacks per constraint:
  clock0 to clock0 worst setup slack: -1.78786 ns
  clock1 to clock1 worst setup slack: 1.09034 ns

Final inter-domain worst setup slacks per constraint:
  clock0 to clock1 worst setup slack: -0.0465075 ns
  clock1 to clock0 worst setup slack: -1.68062 ns

Final geomean non-virtual intra-domain period: 2.45854 ns (406.745 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.07271 ns (932.222 MHz)

Writing Implementation Netlist: dpram_8x4096_post_synthesis.v
Writing Implementation Netlist: dpram_8x4096_post_synthesis.blif
Writing Implementation SDF    : dpram_8x4096_post_synthesis.sdf
Incr Slack updates 1 in 1.1948e-05 sec
Full Max Req/Worst Slack updates 1 in 3.2233e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.891e-05 sec
Flow timing analysis took 0.0135971 seconds (0.0123782 STA, 0.00121883 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 1.53 seconds (max_rss 58.9 MiB)
Incr Slack updates 14 in 0.000113512 sec
Full Max Req/Worst Slack updates 2 in 2.5651e-05 sec
Incr Max Req/Worst Slack updates 12 in 0.000146532 sec
Incr Criticality updates 12 in 0.000162055 sec
Full Criticality updates 2 in 4.4433e-05 sec
