Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ip/qsys_top/ext_hps_m_master.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ip/qsys_top/ext_hps_m_master --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: ext_hps_m_master: "Transforming system: ext_hps_m_master"
Info: ext_hps_m_master: "Naming system components in system: ext_hps_m_master"
Info: ext_hps_m_master: "Processing generation queue"
Info: ext_hps_m_master: "Generating: ext_hps_m_master"
Info: ext_hps_m_master: "Generating: ext_hps_m_master_altera_address_span_extender_1920_ce2ojky"
Info: ext_hps_m_master: Done "ext_hps_m_master" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
