

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_227_17'
================================================================
* Date:           Sat May 11 11:31:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.755 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.168 us|  0.168 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_227_17  |       19|       19|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    177|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     141|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     141|    213|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln227_fu_260_p2   |         +|   0|  0|  14|           7|           3|
    |ret_V_35_fu_293_p2    |         +|   0|  0|  36|          29|          29|
    |ret_V_36_fu_307_p2    |         +|   0|  0|  36|          29|          29|
    |ret_V_37_fu_321_p2    |         +|   0|  0|  36|          29|          29|
    |ret_V_fu_279_p2       |         +|   0|  0|  36|          29|          29|
    |icmp_ln227_fu_254_p2  |      icmp|   0|  0|  10|           7|           7|
    |or_ln227_fu_248_p2    |        or|   0|  0|   7|           7|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 177|         138|         130|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9              |   9|          2|    7|         14|
    |i_fu_58                           |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_58                           |   7|   0|    7|          0|
    |icmp_ln227_reg_362                |   1|   0|    1|          0|
    |icmp_ln227_reg_362_pp0_iter1_reg  |   1|   0|    1|          0|
    |ret_V_35_reg_391                  |  29|   0|   29|          0|
    |ret_V_36_reg_396                  |  29|   0|   29|          0|
    |ret_V_37_reg_401                  |  29|   0|   29|          0|
    |ret_V_reg_386                     |  29|   0|   29|          0|
    |zext_ln813_reg_334                |   5|   0|   64|         59|
    |zext_ln813_reg_334_pp0_iter1_reg  |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 141|   0|  259|        118|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|arr_5_I_V_address0    |  out|    5|   ap_memory|                            arr_5_I_V|         array|
|arr_5_I_V_ce0         |  out|    1|   ap_memory|                            arr_5_I_V|         array|
|arr_5_I_V_q0          |   in|   28|   ap_memory|                            arr_5_I_V|         array|
|arr_5_I_V_1_address0  |  out|    5|   ap_memory|                          arr_5_I_V_1|         array|
|arr_5_I_V_1_ce0       |  out|    1|   ap_memory|                          arr_5_I_V_1|         array|
|arr_5_I_V_1_q0        |   in|   28|   ap_memory|                          arr_5_I_V_1|         array|
|arr_6_I_V_address0    |  out|    5|   ap_memory|                            arr_6_I_V|         array|
|arr_6_I_V_ce0         |  out|    1|   ap_memory|                            arr_6_I_V|         array|
|arr_6_I_V_we0         |  out|    1|   ap_memory|                            arr_6_I_V|         array|
|arr_6_I_V_d0          |  out|   29|   ap_memory|                            arr_6_I_V|         array|
|arr_5_Q_V_address0    |  out|    5|   ap_memory|                            arr_5_Q_V|         array|
|arr_5_Q_V_ce0         |  out|    1|   ap_memory|                            arr_5_Q_V|         array|
|arr_5_Q_V_q0          |   in|   28|   ap_memory|                            arr_5_Q_V|         array|
|arr_5_Q_V_1_address0  |  out|    5|   ap_memory|                          arr_5_Q_V_1|         array|
|arr_5_Q_V_1_ce0       |  out|    1|   ap_memory|                          arr_5_Q_V_1|         array|
|arr_5_Q_V_1_q0        |   in|   28|   ap_memory|                          arr_5_Q_V_1|         array|
|arr_6_Q_V_address0    |  out|    5|   ap_memory|                            arr_6_Q_V|         array|
|arr_6_Q_V_ce0         |  out|    1|   ap_memory|                            arr_6_Q_V|         array|
|arr_6_Q_V_we0         |  out|    1|   ap_memory|                            arr_6_Q_V|         array|
|arr_6_Q_V_d0          |  out|   29|   ap_memory|                            arr_6_Q_V|         array|
|arr_5_I_V_2_address0  |  out|    5|   ap_memory|                          arr_5_I_V_2|         array|
|arr_5_I_V_2_ce0       |  out|    1|   ap_memory|                          arr_5_I_V_2|         array|
|arr_5_I_V_2_q0        |   in|   28|   ap_memory|                          arr_5_I_V_2|         array|
|arr_5_I_V_3_address0  |  out|    5|   ap_memory|                          arr_5_I_V_3|         array|
|arr_5_I_V_3_ce0       |  out|    1|   ap_memory|                          arr_5_I_V_3|         array|
|arr_5_I_V_3_q0        |   in|   28|   ap_memory|                          arr_5_I_V_3|         array|
|arr_6_I_V_2_address0  |  out|    5|   ap_memory|                          arr_6_I_V_2|         array|
|arr_6_I_V_2_ce0       |  out|    1|   ap_memory|                          arr_6_I_V_2|         array|
|arr_6_I_V_2_we0       |  out|    1|   ap_memory|                          arr_6_I_V_2|         array|
|arr_6_I_V_2_d0        |  out|   29|   ap_memory|                          arr_6_I_V_2|         array|
|arr_5_Q_V_2_address0  |  out|    5|   ap_memory|                          arr_5_Q_V_2|         array|
|arr_5_Q_V_2_ce0       |  out|    1|   ap_memory|                          arr_5_Q_V_2|         array|
|arr_5_Q_V_2_q0        |   in|   28|   ap_memory|                          arr_5_Q_V_2|         array|
|arr_5_Q_V_3_address0  |  out|    5|   ap_memory|                          arr_5_Q_V_3|         array|
|arr_5_Q_V_3_ce0       |  out|    1|   ap_memory|                          arr_5_Q_V_3|         array|
|arr_5_Q_V_3_q0        |   in|   28|   ap_memory|                          arr_5_Q_V_3|         array|
|arr_6_Q_V_2_address0  |  out|    5|   ap_memory|                          arr_6_Q_V_2|         array|
|arr_6_Q_V_2_ce0       |  out|    1|   ap_memory|                          arr_6_Q_V_2|         array|
|arr_6_Q_V_2_we0       |  out|    1|   ap_memory|                          arr_6_Q_V_2|         array|
|arr_6_Q_V_2_d0        |  out|   29|   ap_memory|                          arr_6_Q_V_2|         array|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

