
ptm_dyktafon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006204  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  0800638c  0800638c  0001638c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006424  08006424  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08006424  08006424  00016424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800642c  0800642c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800642c  0800642c  0001642c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006430  08006430  00016430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08006434  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000718  20000014  08006448  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000072c  08006448  0002072c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001015e  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002143  00000000  00000000  000301a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ff0  00000000  00000000  000322e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ee8  00000000  00000000  000332d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003577  00000000  00000000  000341c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bd60  00000000  00000000  00037737  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3749  00000000  00000000  00043497  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00116be0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000433c  00000000  00000000  00116c5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006374 	.word	0x08006374

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08006374 	.word	0x08006374

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <SELECT>:

static BYTE PowerFlag = 0; /* indicates if "power" is on */

static
inline void SELECT(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0

}
 80004cc:	bf00      	nop
 80004ce:	46bd      	mov	sp, r7
 80004d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d4:	4770      	bx	lr

080004d6 <DESELECT>:

static
inline void DESELECT(void)
{
 80004d6:	b480      	push	{r7}
 80004d8:	af00      	add	r7, sp, #0

}
 80004da:	bf00      	nop
 80004dc:	46bd      	mov	sp, r7
 80004de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e2:	4770      	bx	lr

080004e4 <xmit_spi>:

extern SPI_HandleTypeDef hspi1;

static
void xmit_spi(BYTE Data)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80004ee:	bf00      	nop
 80004f0:	4808      	ldr	r0, [pc, #32]	; (8000514 <xmit_spi+0x30>)
 80004f2:	f004 ff53 	bl	800539c <HAL_SPI_GetState>
 80004f6:	4603      	mov	r3, r0
 80004f8:	2b01      	cmp	r3, #1
 80004fa:	d1f9      	bne.n	80004f0 <xmit_spi+0xc>
	HAL_SPI_Transmit(&hspi1, &Data, 1, 5000);
 80004fc:	1df9      	adds	r1, r7, #7
 80004fe:	f241 3388 	movw	r3, #5000	; 0x1388
 8000502:	2201      	movs	r2, #1
 8000504:	4803      	ldr	r0, [pc, #12]	; (8000514 <xmit_spi+0x30>)
 8000506:	f004 fc73 	bl	8004df0 <HAL_SPI_Transmit>
}
 800050a:	bf00      	nop
 800050c:	3708      	adds	r7, #8
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	2000068c 	.word	0x2000068c

08000518 <rcvr_spi>:

static BYTE rcvr_spi(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af02      	add	r7, sp, #8
	unsigned char Dummy, Data;
	Dummy = 0xFF;
 800051e:	23ff      	movs	r3, #255	; 0xff
 8000520:	71fb      	strb	r3, [r7, #7]
	Data = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	71bb      	strb	r3, [r7, #6]
	while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8000526:	bf00      	nop
 8000528:	4809      	ldr	r0, [pc, #36]	; (8000550 <rcvr_spi+0x38>)
 800052a:	f004 ff37 	bl	800539c <HAL_SPI_GetState>
 800052e:	4603      	mov	r3, r0
 8000530:	2b01      	cmp	r3, #1
 8000532:	d1f9      	bne.n	8000528 <rcvr_spi+0x10>
	HAL_SPI_TransmitReceive(&hspi1, &Dummy, &Data, 1, 5000);
 8000534:	1dba      	adds	r2, r7, #6
 8000536:	1df9      	adds	r1, r7, #7
 8000538:	f241 3388 	movw	r3, #5000	; 0x1388
 800053c:	9300      	str	r3, [sp, #0]
 800053e:	2301      	movs	r3, #1
 8000540:	4803      	ldr	r0, [pc, #12]	; (8000550 <rcvr_spi+0x38>)
 8000542:	f004 fd89 	bl	8005058 <HAL_SPI_TransmitReceive>

	return Data;
 8000546:	79bb      	ldrb	r3, [r7, #6]
}
 8000548:	4618      	mov	r0, r3
 800054a:	3708      	adds	r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	2000068c 	.word	0x2000068c

08000554 <rcvr_spi_m>:

static
void rcvr_spi_m(BYTE *dst) {
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	*dst = rcvr_spi();
 800055c:	f7ff ffdc 	bl	8000518 <rcvr_spi>
 8000560:	4603      	mov	r3, r0
 8000562:	461a      	mov	r2, r3
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	701a      	strb	r2, [r3, #0]
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}

08000570 <wait_ready>:

/*-----------------------------------------------------------------------*/
/* Wait for card ready                                                   */
/*-----------------------------z------------------------------------------*/

static BYTE wait_ready(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
	BYTE res;

	Timer2 = 50;
 8000576:	4b0b      	ldr	r3, [pc, #44]	; (80005a4 <wait_ready+0x34>)
 8000578:	2232      	movs	r2, #50	; 0x32
 800057a:	701a      	strb	r2, [r3, #0]
	rcvr_spi();
 800057c:	f7ff ffcc 	bl	8000518 <rcvr_spi>
	do
		res = rcvr_spi();
 8000580:	f7ff ffca 	bl	8000518 <rcvr_spi>
 8000584:	4603      	mov	r3, r0
 8000586:	71fb      	strb	r3, [r7, #7]
	while ((res != 0xFF) && Timer2);
 8000588:	79fb      	ldrb	r3, [r7, #7]
 800058a:	2bff      	cmp	r3, #255	; 0xff
 800058c:	d004      	beq.n	8000598 <wait_ready+0x28>
 800058e:	4b05      	ldr	r3, [pc, #20]	; (80005a4 <wait_ready+0x34>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	b2db      	uxtb	r3, r3
 8000594:	2b00      	cmp	r3, #0
 8000596:	d1f3      	bne.n	8000580 <wait_ready+0x10>

	return res;
 8000598:	79fb      	ldrb	r3, [r7, #7]
}
 800059a:	4618      	mov	r0, r3
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000031 	.word	0x20000031

080005a8 <power_on>:
/*-----------------------------------------------------------------------*/
/* When the target system does not support socket power control, there   */
/* is nothing to do in these functions and chk_power always returns 1.   */

static
void power_on(void) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
	unsigned char i, cmd_arg[6];
	unsigned int Count = 0x1FFF;
 80005ae:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80005b2:	60bb      	str	r3, [r7, #8]

	DESELECT();
 80005b4:	f7ff ff8f 	bl	80004d6 <DESELECT>

	for (i = 0; i < 10; i++)
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]
 80005bc:	e005      	b.n	80005ca <power_on+0x22>
		xmit_spi(0xFF);
 80005be:	20ff      	movs	r0, #255	; 0xff
 80005c0:	f7ff ff90 	bl	80004e4 <xmit_spi>
	for (i = 0; i < 10; i++)
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	3301      	adds	r3, #1
 80005c8:	73fb      	strb	r3, [r7, #15]
 80005ca:	7bfb      	ldrb	r3, [r7, #15]
 80005cc:	2b09      	cmp	r3, #9
 80005ce:	d9f6      	bls.n	80005be <power_on+0x16>

	SELECT();
 80005d0:	f7ff ff7a 	bl	80004c8 <SELECT>

	cmd_arg[0] = (CMD0 | 0x40);
 80005d4:	2340      	movs	r3, #64	; 0x40
 80005d6:	703b      	strb	r3, [r7, #0]
	cmd_arg[1] = 0;
 80005d8:	2300      	movs	r3, #0
 80005da:	707b      	strb	r3, [r7, #1]
	cmd_arg[2] = 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	70bb      	strb	r3, [r7, #2]
	cmd_arg[3] = 0;
 80005e0:	2300      	movs	r3, #0
 80005e2:	70fb      	strb	r3, [r7, #3]
	cmd_arg[4] = 0;
 80005e4:	2300      	movs	r3, #0
 80005e6:	713b      	strb	r3, [r7, #4]
	cmd_arg[5] = 0x95;
 80005e8:	2395      	movs	r3, #149	; 0x95
 80005ea:	717b      	strb	r3, [r7, #5]

	for (i = 0; i < 6; i++)
 80005ec:	2300      	movs	r3, #0
 80005ee:	73fb      	strb	r3, [r7, #15]
 80005f0:	e00b      	b.n	800060a <power_on+0x62>
		xmit_spi(cmd_arg[i]);
 80005f2:	7bfb      	ldrb	r3, [r7, #15]
 80005f4:	f107 0210 	add.w	r2, r7, #16
 80005f8:	4413      	add	r3, r2
 80005fa:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff ff70 	bl	80004e4 <xmit_spi>
	for (i = 0; i < 6; i++)
 8000604:	7bfb      	ldrb	r3, [r7, #15]
 8000606:	3301      	adds	r3, #1
 8000608:	73fb      	strb	r3, [r7, #15]
 800060a:	7bfb      	ldrb	r3, [r7, #15]
 800060c:	2b05      	cmp	r3, #5
 800060e:	d9f0      	bls.n	80005f2 <power_on+0x4a>

	while ((rcvr_spi() != 0x01) && Count)
 8000610:	e002      	b.n	8000618 <power_on+0x70>
		Count--;
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	3b01      	subs	r3, #1
 8000616:	60bb      	str	r3, [r7, #8]
	while ((rcvr_spi() != 0x01) && Count)
 8000618:	f7ff ff7e 	bl	8000518 <rcvr_spi>
 800061c:	4603      	mov	r3, r0
 800061e:	2b01      	cmp	r3, #1
 8000620:	d002      	beq.n	8000628 <power_on+0x80>
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d1f4      	bne.n	8000612 <power_on+0x6a>

	DESELECT();
 8000628:	f7ff ff55 	bl	80004d6 <DESELECT>
	xmit_spi(0XFF);
 800062c:	20ff      	movs	r0, #255	; 0xff
 800062e:	f7ff ff59 	bl	80004e4 <xmit_spi>

	PowerFlag = 1;
 8000632:	4b03      	ldr	r3, [pc, #12]	; (8000640 <power_on+0x98>)
 8000634:	2201      	movs	r2, #1
 8000636:	701a      	strb	r2, [r3, #0]
}
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000033 	.word	0x20000033

08000644 <power_off>:

static
void power_off(void) {
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000648:	4b03      	ldr	r3, [pc, #12]	; (8000658 <power_off+0x14>)
 800064a:	2200      	movs	r2, #0
 800064c:	701a      	strb	r2, [r3, #0]
}
 800064e:	bf00      	nop
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	20000033 	.word	0x20000033

0800065c <rcvr_datablock>:
/* Receive a data packet from MMC                                        */
/*-----------------------------------------------------------------------*/

static bool rcvr_datablock(BYTE *buff, /* Data buffer to store received data */
UINT btr /* Byte count (must be even number) */
) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	6039      	str	r1, [r7, #0]
	BYTE token;

	Timer1 = 10;
 8000666:	4b17      	ldr	r3, [pc, #92]	; (80006c4 <rcvr_datablock+0x68>)
 8000668:	220a      	movs	r2, #10
 800066a:	701a      	strb	r2, [r3, #0]
	do { /* Wait for data packet in timeout of 100ms */
		token = rcvr_spi();
 800066c:	f7ff ff54 	bl	8000518 <rcvr_spi>
 8000670:	4603      	mov	r3, r0
 8000672:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 8000674:	7bfb      	ldrb	r3, [r7, #15]
 8000676:	2bff      	cmp	r3, #255	; 0xff
 8000678:	d104      	bne.n	8000684 <rcvr_datablock+0x28>
 800067a:	4b12      	ldr	r3, [pc, #72]	; (80006c4 <rcvr_datablock+0x68>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	b2db      	uxtb	r3, r3
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1f3      	bne.n	800066c <rcvr_datablock+0x10>
	if (token != 0xFE)
 8000684:	7bfb      	ldrb	r3, [r7, #15]
 8000686:	2bfe      	cmp	r3, #254	; 0xfe
 8000688:	d001      	beq.n	800068e <rcvr_datablock+0x32>
		return FALSE; /* If not valid data token, retutn with error */
 800068a:	2300      	movs	r3, #0
 800068c:	e016      	b.n	80006bc <rcvr_datablock+0x60>

	do { /* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	1c5a      	adds	r2, r3, #1
 8000692:	607a      	str	r2, [r7, #4]
 8000694:	4618      	mov	r0, r3
 8000696:	f7ff ff5d 	bl	8000554 <rcvr_spi_m>
		rcvr_spi_m(buff++);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	1c5a      	adds	r2, r3, #1
 800069e:	607a      	str	r2, [r7, #4]
 80006a0:	4618      	mov	r0, r3
 80006a2:	f7ff ff57 	bl	8000554 <rcvr_spi_m>
	} while (btr -= 2);
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	3b02      	subs	r3, #2
 80006aa:	603b      	str	r3, [r7, #0]
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d1ed      	bne.n	800068e <rcvr_datablock+0x32>
	rcvr_spi(); /* Discard CRC */
 80006b2:	f7ff ff31 	bl	8000518 <rcvr_spi>
	rcvr_spi();
 80006b6:	f7ff ff2f 	bl	8000518 <rcvr_spi>

	return TRUE; /* Return with success */
 80006ba:	2301      	movs	r3, #1
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000030 	.word	0x20000030

080006c8 <xmit_datablock>:
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
static bool xmit_datablock(const BYTE *buff, /* 512 byte data block to be transmitted */
BYTE token /* Data/Stop token */
) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
 80006d0:	460b      	mov	r3, r1
 80006d2:	70fb      	strb	r3, [r7, #3]
	BYTE resp, wc;
	uint32_t i = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	60bb      	str	r3, [r7, #8]

	if (wait_ready() != 0xFF)
 80006d8:	f7ff ff4a 	bl	8000570 <wait_ready>
 80006dc:	4603      	mov	r3, r0
 80006de:	2bff      	cmp	r3, #255	; 0xff
 80006e0:	d001      	beq.n	80006e6 <xmit_datablock+0x1e>
		return FALSE;
 80006e2:	2300      	movs	r3, #0
 80006e4:	e040      	b.n	8000768 <xmit_datablock+0xa0>

	xmit_spi(token); /* Xmit data token */
 80006e6:	78fb      	ldrb	r3, [r7, #3]
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff fefb 	bl	80004e4 <xmit_spi>
	if (token != 0xFD) { /* Is data token */
 80006ee:	78fb      	ldrb	r3, [r7, #3]
 80006f0:	2bfd      	cmp	r3, #253	; 0xfd
 80006f2:	d031      	beq.n	8000758 <xmit_datablock+0x90>
		wc = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	73bb      	strb	r3, [r7, #14]
		do { /* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	1c5a      	adds	r2, r3, #1
 80006fc:	607a      	str	r2, [r7, #4]
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff feef 	bl	80004e4 <xmit_spi>
			xmit_spi(*buff++);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	1c5a      	adds	r2, r3, #1
 800070a:	607a      	str	r2, [r7, #4]
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff fee8 	bl	80004e4 <xmit_spi>
		} while (--wc);
 8000714:	7bbb      	ldrb	r3, [r7, #14]
 8000716:	3b01      	subs	r3, #1
 8000718:	73bb      	strb	r3, [r7, #14]
 800071a:	7bbb      	ldrb	r3, [r7, #14]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d1eb      	bne.n	80006f8 <xmit_datablock+0x30>

		rcvr_spi();
 8000720:	f7ff fefa 	bl	8000518 <rcvr_spi>
		rcvr_spi();
 8000724:	f7ff fef8 	bl	8000518 <rcvr_spi>

		while (i <= 64) {
 8000728:	e00b      	b.n	8000742 <xmit_datablock+0x7a>
			resp = rcvr_spi(); /* Reveive data response */
 800072a:	f7ff fef5 	bl	8000518 <rcvr_spi>
 800072e:	4603      	mov	r3, r0
 8000730:	73fb      	strb	r3, [r7, #15]
			if ((resp & 0x1F) == 0x05) /* If not accepted, return with error */
 8000732:	7bfb      	ldrb	r3, [r7, #15]
 8000734:	f003 031f 	and.w	r3, r3, #31
 8000738:	2b05      	cmp	r3, #5
 800073a:	d006      	beq.n	800074a <xmit_datablock+0x82>
				break;
			i++;
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	3301      	adds	r3, #1
 8000740:	60bb      	str	r3, [r7, #8]
		while (i <= 64) {
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b40      	cmp	r3, #64	; 0x40
 8000746:	d9f0      	bls.n	800072a <xmit_datablock+0x62>
 8000748:	e000      	b.n	800074c <xmit_datablock+0x84>
				break;
 800074a:	bf00      	nop
		}
		while (rcvr_spi() == 0)
 800074c:	bf00      	nop
 800074e:	f7ff fee3 	bl	8000518 <rcvr_spi>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d0fa      	beq.n	800074e <xmit_datablock+0x86>
			;
	}
	if ((resp & 0x1F) == 0x05)
 8000758:	7bfb      	ldrb	r3, [r7, #15]
 800075a:	f003 031f 	and.w	r3, r3, #31
 800075e:	2b05      	cmp	r3, #5
 8000760:	d101      	bne.n	8000766 <xmit_datablock+0x9e>
		return TRUE;
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <xmit_datablock+0xa0>
	else
		return FALSE;
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	3710      	adds	r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <send_cmd>:
/* Send a command packet to MMC                                          */
/*-----------------------------------------------------------------------*/

static BYTE send_cmd(BYTE cmd, /* Command byte */
DWORD arg /* Argument */
) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	6039      	str	r1, [r7, #0]
 800077a:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;

	if (wait_ready() != 0xFF)
 800077c:	f7ff fef8 	bl	8000570 <wait_ready>
 8000780:	4603      	mov	r3, r0
 8000782:	2bff      	cmp	r3, #255	; 0xff
 8000784:	d001      	beq.n	800078a <send_cmd+0x1a>
		return 0xFF;
 8000786:	23ff      	movs	r3, #255	; 0xff
 8000788:	e040      	b.n	800080c <send_cmd+0x9c>

	/* Send command packet */
	xmit_spi(cmd); /* Command */
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	4618      	mov	r0, r3
 800078e:	f7ff fea9 	bl	80004e4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 24)); /* Argument[31..24] */
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	0e1b      	lsrs	r3, r3, #24
 8000796:	b2db      	uxtb	r3, r3
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff fea3 	bl	80004e4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 16)); /* Argument[23..16] */
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	0c1b      	lsrs	r3, r3, #16
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff fe9d 	bl	80004e4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 8)); /* Argument[15..8] */
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	0a1b      	lsrs	r3, r3, #8
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	4618      	mov	r0, r3
 80007b2:	f7ff fe97 	bl	80004e4 <xmit_spi>
	xmit_spi((BYTE) arg); /* Argument[7..0] */
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff fe92 	bl	80004e4 <xmit_spi>
	n = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0)
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	2b40      	cmp	r3, #64	; 0x40
 80007c8:	d101      	bne.n	80007ce <send_cmd+0x5e>
		n = 0x95; /* CRC for CMD0(0) */
 80007ca:	2395      	movs	r3, #149	; 0x95
 80007cc:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8)
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	2b48      	cmp	r3, #72	; 0x48
 80007d2:	d101      	bne.n	80007d8 <send_cmd+0x68>
		n = 0x87; /* CRC for CMD8(0x1AA) */
 80007d4:	2387      	movs	r3, #135	; 0x87
 80007d6:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff fe82 	bl	80004e4 <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12)
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	2b4c      	cmp	r3, #76	; 0x4c
 80007e4:	d101      	bne.n	80007ea <send_cmd+0x7a>
		rcvr_spi(); /* Skip a stuff byte when stop reading */
 80007e6:	f7ff fe97 	bl	8000518 <rcvr_spi>
	n = 10; /* Wait for a valid response in timeout of 10 attempts */
 80007ea:	230a      	movs	r3, #10
 80007ec:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 80007ee:	f7ff fe93 	bl	8000518 <rcvr_spi>
 80007f2:	4603      	mov	r3, r0
 80007f4:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 80007f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	da05      	bge.n	800080a <send_cmd+0x9a>
 80007fe:	7bfb      	ldrb	r3, [r7, #15]
 8000800:	3b01      	subs	r3, #1
 8000802:	73fb      	strb	r3, [r7, #15]
 8000804:	7bfb      	ldrb	r3, [r7, #15]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d1f1      	bne.n	80007ee <send_cmd+0x7e>

	return res; /* Return with the response value */
 800080a:	7bbb      	ldrb	r3, [r7, #14]
}
 800080c:	4618      	mov	r0, r3
 800080e:	3710      	adds	r7, #16
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <disk_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize Disk Drive                                                 */
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize(BYTE drv /* Physical drive nmuber (0) */
) {
 8000814:	b590      	push	{r4, r7, lr}
 8000816:	b085      	sub	sp, #20
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
	BYTE n, ty, ocr[4];

	if (drv)
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <disk_initialize+0x14>
		return STA_NOINIT; /* Supports only single drive */
 8000824:	2301      	movs	r3, #1
 8000826:	e0d5      	b.n	80009d4 <disk_initialize+0x1c0>
	if (Stat & STA_NODISK)
 8000828:	4b6c      	ldr	r3, [pc, #432]	; (80009dc <disk_initialize+0x1c8>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	b2db      	uxtb	r3, r3
 800082e:	f003 0302 	and.w	r3, r3, #2
 8000832:	2b00      	cmp	r3, #0
 8000834:	d003      	beq.n	800083e <disk_initialize+0x2a>
		return Stat; /* No card in the socket */
 8000836:	4b69      	ldr	r3, [pc, #420]	; (80009dc <disk_initialize+0x1c8>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	b2db      	uxtb	r3, r3
 800083c:	e0ca      	b.n	80009d4 <disk_initialize+0x1c0>

	power_on(); /* Force socket power on */
 800083e:	f7ff feb3 	bl	80005a8 <power_on>
	//send_initial_clock_train();

	SELECT(); /* CS = L */
 8000842:	f7ff fe41 	bl	80004c8 <SELECT>
	ty = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	73bb      	strb	r3, [r7, #14]
	if (send_cmd(CMD0, 0) == 1) { /* Enter Idle state */
 800084a:	2100      	movs	r1, #0
 800084c:	2040      	movs	r0, #64	; 0x40
 800084e:	f7ff ff8f 	bl	8000770 <send_cmd>
 8000852:	4603      	mov	r3, r0
 8000854:	2b01      	cmp	r3, #1
 8000856:	f040 80a5 	bne.w	80009a4 <disk_initialize+0x190>
		Timer1 = 100; /* Initialization timeout of 1000 msec */
 800085a:	4b61      	ldr	r3, [pc, #388]	; (80009e0 <disk_initialize+0x1cc>)
 800085c:	2264      	movs	r2, #100	; 0x64
 800085e:	701a      	strb	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) { /* SDC Ver2+ */
 8000860:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000864:	2048      	movs	r0, #72	; 0x48
 8000866:	f7ff ff83 	bl	8000770 <send_cmd>
 800086a:	4603      	mov	r3, r0
 800086c:	2b01      	cmp	r3, #1
 800086e:	d158      	bne.n	8000922 <disk_initialize+0x10e>
			for (n = 0; n < 4; n++)
 8000870:	2300      	movs	r3, #0
 8000872:	73fb      	strb	r3, [r7, #15]
 8000874:	e00c      	b.n	8000890 <disk_initialize+0x7c>
				ocr[n] = rcvr_spi();
 8000876:	7bfc      	ldrb	r4, [r7, #15]
 8000878:	f7ff fe4e 	bl	8000518 <rcvr_spi>
 800087c:	4603      	mov	r3, r0
 800087e:	461a      	mov	r2, r3
 8000880:	f107 0310 	add.w	r3, r7, #16
 8000884:	4423      	add	r3, r4
 8000886:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	3301      	adds	r3, #1
 800088e:	73fb      	strb	r3, [r7, #15]
 8000890:	7bfb      	ldrb	r3, [r7, #15]
 8000892:	2b03      	cmp	r3, #3
 8000894:	d9ef      	bls.n	8000876 <disk_initialize+0x62>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* The card can work at vdd range of 2.7-3.6V */
 8000896:	7abb      	ldrb	r3, [r7, #10]
 8000898:	2b01      	cmp	r3, #1
 800089a:	f040 8083 	bne.w	80009a4 <disk_initialize+0x190>
 800089e:	7afb      	ldrb	r3, [r7, #11]
 80008a0:	2baa      	cmp	r3, #170	; 0xaa
 80008a2:	d17f      	bne.n	80009a4 <disk_initialize+0x190>
				do {
					if (send_cmd(CMD55, 0) <= 1
 80008a4:	2100      	movs	r1, #0
 80008a6:	2077      	movs	r0, #119	; 0x77
 80008a8:	f7ff ff62 	bl	8000770 <send_cmd>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b01      	cmp	r3, #1
 80008b0:	d807      	bhi.n	80008c2 <disk_initialize+0xae>
							&& send_cmd(CMD41, 1UL << 30) == 0)
 80008b2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80008b6:	2069      	movs	r0, #105	; 0x69
 80008b8:	f7ff ff5a 	bl	8000770 <send_cmd>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d005      	beq.n	80008ce <disk_initialize+0xba>
						break; /* ACMD41 with HCS bit */
				} while (Timer1);
 80008c2:	4b47      	ldr	r3, [pc, #284]	; (80009e0 <disk_initialize+0x1cc>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d1eb      	bne.n	80008a4 <disk_initialize+0x90>
 80008cc:	e000      	b.n	80008d0 <disk_initialize+0xbc>
						break; /* ACMD41 with HCS bit */
 80008ce:	bf00      	nop
				if (Timer1 && send_cmd(CMD58, 0) == 0) { /* Check CCS bit */
 80008d0:	4b43      	ldr	r3, [pc, #268]	; (80009e0 <disk_initialize+0x1cc>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d064      	beq.n	80009a4 <disk_initialize+0x190>
 80008da:	2100      	movs	r1, #0
 80008dc:	207a      	movs	r0, #122	; 0x7a
 80008de:	f7ff ff47 	bl	8000770 <send_cmd>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d15d      	bne.n	80009a4 <disk_initialize+0x190>
					for (n = 0; n < 4; n++)
 80008e8:	2300      	movs	r3, #0
 80008ea:	73fb      	strb	r3, [r7, #15]
 80008ec:	e00c      	b.n	8000908 <disk_initialize+0xf4>
						ocr[n] = rcvr_spi();
 80008ee:	7bfc      	ldrb	r4, [r7, #15]
 80008f0:	f7ff fe12 	bl	8000518 <rcvr_spi>
 80008f4:	4603      	mov	r3, r0
 80008f6:	461a      	mov	r2, r3
 80008f8:	f107 0310 	add.w	r3, r7, #16
 80008fc:	4423      	add	r3, r4
 80008fe:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8000902:	7bfb      	ldrb	r3, [r7, #15]
 8000904:	3301      	adds	r3, #1
 8000906:	73fb      	strb	r3, [r7, #15]
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	2b03      	cmp	r3, #3
 800090c:	d9ef      	bls.n	80008ee <disk_initialize+0xda>
					ty = (ocr[0] & 0x40) ? 6 : 2;
 800090e:	7a3b      	ldrb	r3, [r7, #8]
 8000910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <disk_initialize+0x108>
 8000918:	2306      	movs	r3, #6
 800091a:	e000      	b.n	800091e <disk_initialize+0x10a>
 800091c:	2302      	movs	r3, #2
 800091e:	73bb      	strb	r3, [r7, #14]
 8000920:	e040      	b.n	80009a4 <disk_initialize+0x190>
				}
			}
		} else { /* SDC Ver1 or MMC */
			ty = (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 8000922:	2100      	movs	r1, #0
 8000924:	2077      	movs	r0, #119	; 0x77
 8000926:	f7ff ff23 	bl	8000770 <send_cmd>
 800092a:	4603      	mov	r3, r0
 800092c:	2b01      	cmp	r3, #1
 800092e:	d808      	bhi.n	8000942 <disk_initialize+0x12e>
 8000930:	2100      	movs	r1, #0
 8000932:	2069      	movs	r0, #105	; 0x69
 8000934:	f7ff ff1c 	bl	8000770 <send_cmd>
 8000938:	4603      	mov	r3, r0
 800093a:	2b01      	cmp	r3, #1
 800093c:	d801      	bhi.n	8000942 <disk_initialize+0x12e>
 800093e:	2302      	movs	r3, #2
 8000940:	e000      	b.n	8000944 <disk_initialize+0x130>
 8000942:	2301      	movs	r3, #1
 8000944:	73bb      	strb	r3, [r7, #14]
			do {
				if (ty == 2) {
 8000946:	7bbb      	ldrb	r3, [r7, #14]
 8000948:	2b02      	cmp	r3, #2
 800094a:	d10e      	bne.n	800096a <disk_initialize+0x156>
					if (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) == 0)
 800094c:	2100      	movs	r1, #0
 800094e:	2077      	movs	r0, #119	; 0x77
 8000950:	f7ff ff0e 	bl	8000770 <send_cmd>
 8000954:	4603      	mov	r3, r0
 8000956:	2b01      	cmp	r3, #1
 8000958:	d80e      	bhi.n	8000978 <disk_initialize+0x164>
 800095a:	2100      	movs	r1, #0
 800095c:	2069      	movs	r0, #105	; 0x69
 800095e:	f7ff ff07 	bl	8000770 <send_cmd>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d107      	bne.n	8000978 <disk_initialize+0x164>
						break; /* ACMD41 */
 8000968:	e00d      	b.n	8000986 <disk_initialize+0x172>
				} else {
					if (send_cmd(CMD1, 0) == 0)
 800096a:	2100      	movs	r1, #0
 800096c:	2041      	movs	r0, #65	; 0x41
 800096e:	f7ff feff 	bl	8000770 <send_cmd>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d005      	beq.n	8000984 <disk_initialize+0x170>
						break; /* CMD1 */
				}
			} while (Timer1);
 8000978:	4b19      	ldr	r3, [pc, #100]	; (80009e0 <disk_initialize+0x1cc>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d1e1      	bne.n	8000946 <disk_initialize+0x132>
 8000982:	e000      	b.n	8000986 <disk_initialize+0x172>
						break; /* CMD1 */
 8000984:	bf00      	nop
			if (!Timer1 || send_cmd(CMD16, 512) != 0) /* Select R/W block length */
 8000986:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <disk_initialize+0x1cc>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	b2db      	uxtb	r3, r3
 800098c:	2b00      	cmp	r3, #0
 800098e:	d007      	beq.n	80009a0 <disk_initialize+0x18c>
 8000990:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000994:	2050      	movs	r0, #80	; 0x50
 8000996:	f7ff feeb 	bl	8000770 <send_cmd>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <disk_initialize+0x190>
				ty = 0;
 80009a0:	2300      	movs	r3, #0
 80009a2:	73bb      	strb	r3, [r7, #14]
		}
	}
	CardType = ty;
 80009a4:	4a0f      	ldr	r2, [pc, #60]	; (80009e4 <disk_initialize+0x1d0>)
 80009a6:	7bbb      	ldrb	r3, [r7, #14]
 80009a8:	7013      	strb	r3, [r2, #0]
	DESELECT(); /* CS = H */
 80009aa:	f7ff fd94 	bl	80004d6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 80009ae:	f7ff fdb3 	bl	8000518 <rcvr_spi>

	if (ty) /* Initialization succeded */
 80009b2:	7bbb      	ldrb	r3, [r7, #14]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d008      	beq.n	80009ca <disk_initialize+0x1b6>
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT */
 80009b8:	4b08      	ldr	r3, [pc, #32]	; (80009dc <disk_initialize+0x1c8>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	f023 0301 	bic.w	r3, r3, #1
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	4b05      	ldr	r3, [pc, #20]	; (80009dc <disk_initialize+0x1c8>)
 80009c6:	701a      	strb	r2, [r3, #0]
 80009c8:	e001      	b.n	80009ce <disk_initialize+0x1ba>
	else
		/* Initialization failed */
		power_off();
 80009ca:	f7ff fe3b 	bl	8000644 <power_off>

	return Stat;
 80009ce:	4b03      	ldr	r3, [pc, #12]	; (80009dc <disk_initialize+0x1c8>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	b2db      	uxtb	r3, r3
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3714      	adds	r7, #20
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd90      	pop	{r4, r7, pc}
 80009dc:	20000000 	.word	0x20000000
 80009e0:	20000030 	.word	0x20000030
 80009e4:	20000032 	.word	0x20000032

080009e8 <disk_status>:
/*-----------------------------------------------------------------------*/
/* Get Disk Status                                                       */
/*-----------------------------------------------------------------------*/

DSTATUS disk_status(BYTE drv /* Physical drive nmuber (0) */
) {
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
	if (drv)
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <disk_status+0x14>
		return STA_NOINIT; /* Supports only single drive */
 80009f8:	2301      	movs	r3, #1
 80009fa:	e002      	b.n	8000a02 <disk_status+0x1a>
	return Stat;
 80009fc:	4b04      	ldr	r3, [pc, #16]	; (8000a10 <disk_status+0x28>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	b2db      	uxtb	r3, r3
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	20000000 	.word	0x20000000

08000a14 <disk_read>:

/*-----------------------------------------------------------------------*/
/* Read Sector(s)                                                        */
/*-----------------------------------------------------------------------*/

DRESULT disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60b9      	str	r1, [r7, #8]
 8000a1c:	607a      	str	r2, [r7, #4]
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	4603      	mov	r3, r0
 8000a22:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8000a24:	7bfb      	ldrb	r3, [r7, #15]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d102      	bne.n	8000a30 <disk_read+0x1c>
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d101      	bne.n	8000a34 <disk_read+0x20>
		return RES_PARERR;
 8000a30:	2304      	movs	r3, #4
 8000a32:	e051      	b.n	8000ad8 <disk_read+0xc4>
	if (Stat & STA_NOINIT)
 8000a34:	4b2a      	ldr	r3, [pc, #168]	; (8000ae0 <disk_read+0xcc>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <disk_read+0x32>
		return RES_NOTRDY;
 8000a42:	2303      	movs	r3, #3
 8000a44:	e048      	b.n	8000ad8 <disk_read+0xc4>

	if (!(CardType & 4))
 8000a46:	4b27      	ldr	r3, [pc, #156]	; (8000ae4 <disk_read+0xd0>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	f003 0304 	and.w	r3, r3, #4
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d102      	bne.n	8000a58 <disk_read+0x44>
		sector *= 512; /* Convert to byte address if needed */
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	025b      	lsls	r3, r3, #9
 8000a56:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8000a58:	f7ff fd36 	bl	80004c8 <SELECT>

	if (count == 1) { /* Single block read */
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d111      	bne.n	8000a86 <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
 8000a62:	6879      	ldr	r1, [r7, #4]
 8000a64:	2051      	movs	r0, #81	; 0x51
 8000a66:	f7ff fe83 	bl	8000770 <send_cmd>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d129      	bne.n	8000ac4 <disk_read+0xb0>
		&& rcvr_datablock(buff, 512))
 8000a70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a74:	68b8      	ldr	r0, [r7, #8]
 8000a76:	f7ff fdf1 	bl	800065c <rcvr_datablock>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d021      	beq.n	8000ac4 <disk_read+0xb0>
			count = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	603b      	str	r3, [r7, #0]
 8000a84:	e01e      	b.n	8000ac4 <disk_read+0xb0>
	} else { /* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	2052      	movs	r0, #82	; 0x52
 8000a8a:	f7ff fe71 	bl	8000770 <send_cmd>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d117      	bne.n	8000ac4 <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512))
 8000a94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a98:	68b8      	ldr	r0, [r7, #8]
 8000a9a:	f7ff fddf 	bl	800065c <rcvr_datablock>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d00a      	beq.n	8000aba <disk_read+0xa6>
					break;
				buff += 512;
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000aaa:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	603b      	str	r3, [r7, #0]
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d1ed      	bne.n	8000a94 <disk_read+0x80>
 8000ab8:	e000      	b.n	8000abc <disk_read+0xa8>
					break;
 8000aba:	bf00      	nop
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 8000abc:	2100      	movs	r1, #0
 8000abe:	204c      	movs	r0, #76	; 0x4c
 8000ac0:	f7ff fe56 	bl	8000770 <send_cmd>
		}
	}

	DESELECT(); /* CS = H */
 8000ac4:	f7ff fd07 	bl	80004d6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8000ac8:	f7ff fd26 	bl	8000518 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	bf14      	ite	ne
 8000ad2:	2301      	movne	r3, #1
 8000ad4:	2300      	moveq	r3, #0
 8000ad6:	b2db      	uxtb	r3, r3
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3710      	adds	r7, #16
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000000 	.word	0x20000000
 8000ae4:	20000032 	.word	0x20000032

08000ae8 <disk_write>:
/*-----------------------------------------------------------------------*/
/* Write Sector(s)                                                       */
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
DRESULT disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) {
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60b9      	str	r1, [r7, #8]
 8000af0:	607a      	str	r2, [r7, #4]
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	4603      	mov	r3, r0
 8000af6:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8000af8:	7bfb      	ldrb	r3, [r7, #15]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d102      	bne.n	8000b04 <disk_write+0x1c>
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d101      	bne.n	8000b08 <disk_write+0x20>
		return RES_PARERR;
 8000b04:	2304      	movs	r3, #4
 8000b06:	e06b      	b.n	8000be0 <disk_write+0xf8>
	if (Stat & STA_NOINIT)
 8000b08:	4b37      	ldr	r3, [pc, #220]	; (8000be8 <disk_write+0x100>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <disk_write+0x32>
		return RES_NOTRDY;
 8000b16:	2303      	movs	r3, #3
 8000b18:	e062      	b.n	8000be0 <disk_write+0xf8>
	if (Stat & STA_PROTECT)
 8000b1a:	4b33      	ldr	r3, [pc, #204]	; (8000be8 <disk_write+0x100>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	f003 0304 	and.w	r3, r3, #4
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <disk_write+0x44>
		return RES_WRPRT;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	e059      	b.n	8000be0 <disk_write+0xf8>

	if (!(CardType & 4))
 8000b2c:	4b2f      	ldr	r3, [pc, #188]	; (8000bec <disk_write+0x104>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	f003 0304 	and.w	r3, r3, #4
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d102      	bne.n	8000b3e <disk_write+0x56>
		sector *= 512; /* Convert to byte address if needed */
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	025b      	lsls	r3, r3, #9
 8000b3c:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8000b3e:	f7ff fcc3 	bl	80004c8 <SELECT>

	if (count == 1) { /* Single block write */
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d110      	bne.n	8000b6a <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
 8000b48:	6879      	ldr	r1, [r7, #4]
 8000b4a:	2058      	movs	r0, #88	; 0x58
 8000b4c:	f7ff fe10 	bl	8000770 <send_cmd>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d13a      	bne.n	8000bcc <disk_write+0xe4>
		&& xmit_datablock(buff, 0xFE))
 8000b56:	21fe      	movs	r1, #254	; 0xfe
 8000b58:	68b8      	ldr	r0, [r7, #8]
 8000b5a:	f7ff fdb5 	bl	80006c8 <xmit_datablock>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d033      	beq.n	8000bcc <disk_write+0xe4>
			count = 0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	e030      	b.n	8000bcc <disk_write+0xe4>
	} else { /* Multiple block write */
		if (CardType & 2) {
 8000b6a:	4b20      	ldr	r3, [pc, #128]	; (8000bec <disk_write+0x104>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	f003 0302 	and.w	r3, r3, #2
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d007      	beq.n	8000b86 <disk_write+0x9e>
			send_cmd(CMD55, 0);
 8000b76:	2100      	movs	r1, #0
 8000b78:	2077      	movs	r0, #119	; 0x77
 8000b7a:	f7ff fdf9 	bl	8000770 <send_cmd>
			send_cmd(CMD23, count); /* ACMD23 */
 8000b7e:	6839      	ldr	r1, [r7, #0]
 8000b80:	2057      	movs	r0, #87	; 0x57
 8000b82:	f7ff fdf5 	bl	8000770 <send_cmd>
		}
		if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 8000b86:	6879      	ldr	r1, [r7, #4]
 8000b88:	2059      	movs	r0, #89	; 0x59
 8000b8a:	f7ff fdf1 	bl	8000770 <send_cmd>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d11b      	bne.n	8000bcc <disk_write+0xe4>
			do {
				if (!xmit_datablock(buff, 0xFC))
 8000b94:	21fc      	movs	r1, #252	; 0xfc
 8000b96:	68b8      	ldr	r0, [r7, #8]
 8000b98:	f7ff fd96 	bl	80006c8 <xmit_datablock>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d00a      	beq.n	8000bb8 <disk_write+0xd0>
					break;
				buff += 512;
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000ba8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	3b01      	subs	r3, #1
 8000bae:	603b      	str	r3, [r7, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1ee      	bne.n	8000b94 <disk_write+0xac>
 8000bb6:	e000      	b.n	8000bba <disk_write+0xd2>
					break;
 8000bb8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) /* STOP_TRAN token */
 8000bba:	21fd      	movs	r1, #253	; 0xfd
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	f7ff fd83 	bl	80006c8 <xmit_datablock>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d101      	bne.n	8000bcc <disk_write+0xe4>
				count = 1;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	603b      	str	r3, [r7, #0]
		}
	}

	DESELECT(); /* CS = H */
 8000bcc:	f7ff fc83 	bl	80004d6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8000bd0:	f7ff fca2 	bl	8000518 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	bf14      	ite	ne
 8000bda:	2301      	movne	r3, #1
 8000bdc:	2300      	moveq	r3, #0
 8000bde:	b2db      	uxtb	r3, r3
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000000 	.word	0x20000000
 8000bec:	20000032 	.word	0x20000032

08000bf0 <disk_timerproc>:
/*-----------------------------------------------------------------------*/
/* Device Timer Interrupt Procedure  (Platform dependent)                */
/*-----------------------------------------------------------------------*/
/* This function must be called in period of 10ms                        */

void disk_timerproc(void) {
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
//    BYTE n, s;
	BYTE n;

	n = Timer1; /* 100Hz decrement timer */
 8000bf6:	4b0f      	ldr	r3, [pc, #60]	; (8000c34 <disk_timerproc+0x44>)
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	71fb      	strb	r3, [r7, #7]
	if (n)
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d005      	beq.n	8000c0e <disk_timerproc+0x1e>
		Timer1 = --n;
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	3b01      	subs	r3, #1
 8000c06:	71fb      	strb	r3, [r7, #7]
 8000c08:	4a0a      	ldr	r2, [pc, #40]	; (8000c34 <disk_timerproc+0x44>)
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	7013      	strb	r3, [r2, #0]
	n = Timer2;
 8000c0e:	4b0a      	ldr	r3, [pc, #40]	; (8000c38 <disk_timerproc+0x48>)
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	71fb      	strb	r3, [r7, #7]
	if (n)
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d005      	beq.n	8000c26 <disk_timerproc+0x36>
		Timer2 = --n;
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	3b01      	subs	r3, #1
 8000c1e:	71fb      	strb	r3, [r7, #7]
 8000c20:	4a05      	ldr	r2, [pc, #20]	; (8000c38 <disk_timerproc+0x48>)
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	7013      	strb	r3, [r2, #0]

}
 8000c26:	bf00      	nop
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	20000030 	.word	0x20000030
 8000c38:	20000031 	.word	0x20000031

08000c3c <sdcard_systick_timerproc>:

volatile unsigned short int sdcard_timer;

void sdcard_systick_timerproc(void) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
	++sdcard_timer;
 8000c40:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <sdcard_systick_timerproc+0x2c>)
 8000c42:	881b      	ldrh	r3, [r3, #0]
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	3301      	adds	r3, #1
 8000c48:	b29a      	uxth	r2, r3
 8000c4a:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <sdcard_systick_timerproc+0x2c>)
 8000c4c:	801a      	strh	r2, [r3, #0]
	if (sdcard_timer >= 10) {
 8000c4e:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <sdcard_systick_timerproc+0x2c>)
 8000c50:	881b      	ldrh	r3, [r3, #0]
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	2b09      	cmp	r3, #9
 8000c56:	d904      	bls.n	8000c62 <sdcard_systick_timerproc+0x26>
		sdcard_timer = 0;
 8000c58:	4b03      	ldr	r3, [pc, #12]	; (8000c68 <sdcard_systick_timerproc+0x2c>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	801a      	strh	r2, [r3, #0]
		disk_timerproc();
 8000c5e:	f7ff ffc7 	bl	8000bf0 <disk_timerproc>
	}
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	20000046 	.word	0x20000046

08000c6c <get_fattime>:
/*---------------------------------------------------------*/
/* This is a real time clock service to be called from     */
/* FatFs module. Any valid time must be returned even if   */
/* the system does not support a real time clock.          */

DWORD get_fattime(void) {
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0

	return ((2007UL - 1980) << 25) // Year = 2007
 8000c70:	4b02      	ldr	r3, [pc, #8]	; (8000c7c <get_fattime+0x10>)
			| (11U << 11) // Hour = 11
			| (38U << 5) // Min = 38
			| (0U >> 1) // Sec = 0
	;

}
 8000c72:	4618      	mov	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	36c55cc0 	.word	0x36c55cc0

08000c80 <ld_word>:
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	81fb      	strh	r3, [r7, #14]
 8000c90:	89fb      	ldrh	r3, [r7, #14]
 8000c92:	021b      	lsls	r3, r3, #8
 8000c94:	b21a      	sxth	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	b21b      	sxth	r3, r3
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	81fb      	strh	r3, [r7, #14]
 8000ca2:	89fb      	ldrh	r3, [r7, #14]
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3714      	adds	r7, #20
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <ld_dword>:
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3303      	adds	r3, #3
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	021b      	lsls	r3, r3, #8
 8000cc4:	687a      	ldr	r2, [r7, #4]
 8000cc6:	3202      	adds	r2, #2
 8000cc8:	7812      	ldrb	r2, [r2, #0]
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	021b      	lsls	r3, r3, #8
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	3201      	adds	r2, #1
 8000cd6:	7812      	ldrb	r2, [r2, #0]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	7812      	ldrb	r2, [r2, #0]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	4618      	mov	r0, r3
 8000cec:	3714      	adds	r7, #20
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <st_word>:
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
 8000cfe:	460b      	mov	r3, r1
 8000d00:	807b      	strh	r3, [r7, #2]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	1c5a      	adds	r2, r3, #1
 8000d06:	607a      	str	r2, [r7, #4]
 8000d08:	887a      	ldrh	r2, [r7, #2]
 8000d0a:	b2d2      	uxtb	r2, r2
 8000d0c:	701a      	strb	r2, [r3, #0]
 8000d0e:	887b      	ldrh	r3, [r7, #2]
 8000d10:	0a1b      	lsrs	r3, r3, #8
 8000d12:	807b      	strh	r3, [r7, #2]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	1c5a      	adds	r2, r3, #1
 8000d18:	607a      	str	r2, [r7, #4]
 8000d1a:	887a      	ldrh	r2, [r7, #2]
 8000d1c:	b2d2      	uxtb	r2, r2
 8000d1e:	701a      	strb	r2, [r3, #0]
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <st_dword>:
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	1c5a      	adds	r2, r3, #1
 8000d3a:	607a      	str	r2, [r7, #4]
 8000d3c:	683a      	ldr	r2, [r7, #0]
 8000d3e:	b2d2      	uxtb	r2, r2
 8000d40:	701a      	strb	r2, [r3, #0]
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	0a1b      	lsrs	r3, r3, #8
 8000d46:	603b      	str	r3, [r7, #0]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	1c5a      	adds	r2, r3, #1
 8000d4c:	607a      	str	r2, [r7, #4]
 8000d4e:	683a      	ldr	r2, [r7, #0]
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	0a1b      	lsrs	r3, r3, #8
 8000d58:	603b      	str	r3, [r7, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	1c5a      	adds	r2, r3, #1
 8000d5e:	607a      	str	r2, [r7, #4]
 8000d60:	683a      	ldr	r2, [r7, #0]
 8000d62:	b2d2      	uxtb	r2, r2
 8000d64:	701a      	strb	r2, [r3, #0]
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	0a1b      	lsrs	r3, r3, #8
 8000d6a:	603b      	str	r3, [r7, #0]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	1c5a      	adds	r2, r3, #1
 8000d70:	607a      	str	r2, [r7, #4]
 8000d72:	683a      	ldr	r2, [r7, #0]
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	701a      	strb	r2, [r3, #0]
 8000d78:	bf00      	nop
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <mem_cpy>:
 8000d84:	b480      	push	{r7}
 8000d86:	b087      	sub	sp, #28
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d00d      	beq.n	8000dba <mem_cpy+0x36>
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	1c53      	adds	r3, r2, #1
 8000da2:	613b      	str	r3, [r7, #16]
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	1c59      	adds	r1, r3, #1
 8000da8:	6179      	str	r1, [r7, #20]
 8000daa:	7812      	ldrb	r2, [r2, #0]
 8000dac:	701a      	strb	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	3b01      	subs	r3, #1
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d1f1      	bne.n	8000d9e <mem_cpy+0x1a>
 8000dba:	bf00      	nop
 8000dbc:	371c      	adds	r7, #28
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr

08000dc6 <mem_set>:
 8000dc6:	b480      	push	{r7}
 8000dc8:	b087      	sub	sp, #28
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	60f8      	str	r0, [r7, #12]
 8000dce:	60b9      	str	r1, [r7, #8]
 8000dd0:	607a      	str	r2, [r7, #4]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	617b      	str	r3, [r7, #20]
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	1c5a      	adds	r2, r3, #1
 8000dda:	617a      	str	r2, [r7, #20]
 8000ddc:	68ba      	ldr	r2, [r7, #8]
 8000dde:	b2d2      	uxtb	r2, r2
 8000de0:	701a      	strb	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	3b01      	subs	r3, #1
 8000de6:	607b      	str	r3, [r7, #4]
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d1f3      	bne.n	8000dd6 <mem_set+0x10>
 8000dee:	bf00      	nop
 8000df0:	371c      	adds	r7, #28
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <mem_cmp>:
 8000dfa:	b480      	push	{r7}
 8000dfc:	b089      	sub	sp, #36	; 0x24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	60f8      	str	r0, [r7, #12]
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	61fb      	str	r3, [r7, #28]
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	61bb      	str	r3, [r7, #24]
 8000e0e:	2300      	movs	r3, #0
 8000e10:	617b      	str	r3, [r7, #20]
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	1c5a      	adds	r2, r3, #1
 8000e16:	61fa      	str	r2, [r7, #28]
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	69bb      	ldr	r3, [r7, #24]
 8000e1e:	1c5a      	adds	r2, r3, #1
 8000e20:	61ba      	str	r2, [r7, #24]
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	1acb      	subs	r3, r1, r3
 8000e26:	617b      	str	r3, [r7, #20]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	607b      	str	r3, [r7, #4]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d002      	beq.n	8000e3a <mem_cmp+0x40>
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d0eb      	beq.n	8000e12 <mem_cmp+0x18>
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3724      	adds	r7, #36	; 0x24
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <chk_chr>:
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
 8000e52:	e002      	b.n	8000e5a <chk_chr+0x12>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3301      	adds	r3, #1
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d005      	beq.n	8000e6e <chk_chr+0x26>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	461a      	mov	r2, r3
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d1f2      	bne.n	8000e54 <chk_chr+0xc>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	4618      	mov	r0, r3
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <dbc_1st>:
 8000e7e:	b480      	push	{r7}
 8000e80:	b083      	sub	sp, #12
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	4603      	mov	r3, r0
 8000e86:	71fb      	strb	r3, [r7, #7]
 8000e88:	2281      	movs	r2, #129	; 0x81
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d30f      	bcc.n	8000eb0 <dbc_1st+0x32>
 8000e90:	229f      	movs	r2, #159	; 0x9f
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d801      	bhi.n	8000e9c <dbc_1st+0x1e>
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e00a      	b.n	8000eb2 <dbc_1st+0x34>
 8000e9c:	22e0      	movs	r2, #224	; 0xe0
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d305      	bcc.n	8000eb0 <dbc_1st+0x32>
 8000ea4:	22fc      	movs	r2, #252	; 0xfc
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d801      	bhi.n	8000eb0 <dbc_1st+0x32>
 8000eac:	2301      	movs	r3, #1
 8000eae:	e000      	b.n	8000eb2 <dbc_1st+0x34>
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr

08000ebe <dbc_2nd>:
 8000ebe:	b480      	push	{r7}
 8000ec0:	b083      	sub	sp, #12
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	2240      	movs	r2, #64	; 0x40
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d319      	bcc.n	8000f04 <dbc_2nd+0x46>
 8000ed0:	227e      	movs	r2, #126	; 0x7e
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d801      	bhi.n	8000edc <dbc_2nd+0x1e>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e014      	b.n	8000f06 <dbc_2nd+0x48>
 8000edc:	2280      	movs	r2, #128	; 0x80
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d305      	bcc.n	8000ef0 <dbc_2nd+0x32>
 8000ee4:	22fc      	movs	r2, #252	; 0xfc
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d801      	bhi.n	8000ef0 <dbc_2nd+0x32>
 8000eec:	2301      	movs	r3, #1
 8000eee:	e00a      	b.n	8000f06 <dbc_2nd+0x48>
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d305      	bcc.n	8000f04 <dbc_2nd+0x46>
 8000ef8:	2200      	movs	r2, #0
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d801      	bhi.n	8000f04 <dbc_2nd+0x46>
 8000f00:	2301      	movs	r3, #1
 8000f02:	e000      	b.n	8000f06 <dbc_2nd+0x48>
 8000f04:	2300      	movs	r3, #0
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <sync_window>:
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b084      	sub	sp, #16
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	73fb      	strb	r3, [r7, #15]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	78db      	ldrb	r3, [r3, #3]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d02c      	beq.n	8000f80 <sync_window+0x6e>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	7858      	ldrb	r0, [r3, #1]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f34:	2301      	movs	r3, #1
 8000f36:	f7ff fdd7 	bl	8000ae8 <disk_write>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d11d      	bne.n	8000f7c <sync_window+0x6a>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2200      	movs	r2, #0
 8000f44:	70da      	strb	r2, [r3, #3]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6a1b      	ldr	r3, [r3, #32]
 8000f4e:	1ad2      	subs	r2, r2, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d213      	bcs.n	8000f80 <sync_window+0x6e>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	789b      	ldrb	r3, [r3, #2]
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d10f      	bne.n	8000f80 <sync_window+0x6e>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	7858      	ldrb	r0, [r3, #1]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	699b      	ldr	r3, [r3, #24]
 8000f72:	441a      	add	r2, r3
 8000f74:	2301      	movs	r3, #1
 8000f76:	f7ff fdb7 	bl	8000ae8 <disk_write>
 8000f7a:	e001      	b.n	8000f80 <sync_window+0x6e>
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	73fb      	strb	r3, [r7, #15]
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	4618      	mov	r0, r3
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <move_window>:
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b084      	sub	sp, #16
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
 8000f92:	6039      	str	r1, [r7, #0]
 8000f94:	2300      	movs	r3, #0
 8000f96:	73fb      	strb	r3, [r7, #15]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f9c:	683a      	ldr	r2, [r7, #0]
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d01b      	beq.n	8000fda <move_window+0x50>
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff ffb5 	bl	8000f12 <sync_window>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	73fb      	strb	r3, [r7, #15]
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d113      	bne.n	8000fda <move_window+0x50>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	7858      	ldrb	r0, [r3, #1]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	683a      	ldr	r2, [r7, #0]
 8000fc0:	f7ff fd28 	bl	8000a14 <disk_read>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d004      	beq.n	8000fd4 <move_window+0x4a>
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295
 8000fce:	603b      	str	r3, [r7, #0]
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	73fb      	strb	r3, [r7, #15]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	683a      	ldr	r2, [r7, #0]
 8000fd8:	62da      	str	r2, [r3, #44]	; 0x2c
 8000fda:	7bfb      	ldrb	r3, [r7, #15]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <clst2sect>:
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	3b02      	subs	r3, #2
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	695b      	ldr	r3, [r3, #20]
 8000ff8:	3b02      	subs	r3, #2
 8000ffa:	683a      	ldr	r2, [r7, #0]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d301      	bcc.n	8001004 <clst2sect+0x20>
 8001000:	2300      	movs	r3, #0
 8001002:	e008      	b.n	8001016 <clst2sect+0x32>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	895b      	ldrh	r3, [r3, #10]
 800100c:	4619      	mov	r1, r3
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	fb03 f301 	mul.w	r3, r3, r1
 8001014:	4413      	add	r3, r2
 8001016:	4618      	mov	r0, r3
 8001018:	370c      	adds	r7, #12
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <get_fat>:
 8001022:	b580      	push	{r7, lr}
 8001024:	b086      	sub	sp, #24
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
 800102a:	6039      	str	r1, [r7, #0]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d904      	bls.n	8001042 <get_fat+0x20>
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	683a      	ldr	r2, [r7, #0]
 800103e:	429a      	cmp	r2, r3
 8001040:	d302      	bcc.n	8001048 <get_fat+0x26>
 8001042:	2301      	movs	r3, #1
 8001044:	617b      	str	r3, [r7, #20]
 8001046:	e08c      	b.n	8001162 <get_fat+0x140>
 8001048:	f04f 33ff 	mov.w	r3, #4294967295
 800104c:	617b      	str	r3, [r7, #20]
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b02      	cmp	r3, #2
 8001054:	d045      	beq.n	80010e2 <get_fat+0xc0>
 8001056:	2b03      	cmp	r3, #3
 8001058:	d05d      	beq.n	8001116 <get_fat+0xf4>
 800105a:	2b01      	cmp	r3, #1
 800105c:	d177      	bne.n	800114e <get_fat+0x12c>
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	60fb      	str	r3, [r7, #12]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	085b      	lsrs	r3, r3, #1
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	4413      	add	r3, r2
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	6a1a      	ldr	r2, [r3, #32]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	0a5b      	lsrs	r3, r3, #9
 8001074:	4413      	add	r3, r2
 8001076:	4619      	mov	r1, r3
 8001078:	6938      	ldr	r0, [r7, #16]
 800107a:	f7ff ff86 	bl	8000f8a <move_window>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d167      	bne.n	8001154 <get_fat+0x132>
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	1c5a      	adds	r2, r3, #1
 8001088:	60fa      	str	r2, [r7, #12]
 800108a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	4413      	add	r3, r2
 8001092:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	6a1a      	ldr	r2, [r3, #32]
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	0a5b      	lsrs	r3, r3, #9
 80010a0:	4413      	add	r3, r2
 80010a2:	4619      	mov	r1, r3
 80010a4:	6938      	ldr	r0, [r7, #16]
 80010a6:	f7ff ff70 	bl	8000f8a <move_window>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d153      	bne.n	8001158 <get_fat+0x136>
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4413      	add	r3, r2
 80010ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80010be:	021b      	lsls	r3, r3, #8
 80010c0:	461a      	mov	r2, r3
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d002      	beq.n	80010d8 <get_fat+0xb6>
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	091b      	lsrs	r3, r3, #4
 80010d6:	e002      	b.n	80010de <get_fat+0xbc>
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010de:	617b      	str	r3, [r7, #20]
 80010e0:	e03f      	b.n	8001162 <get_fat+0x140>
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	6a1a      	ldr	r2, [r3, #32]
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	0a1b      	lsrs	r3, r3, #8
 80010ea:	4413      	add	r3, r2
 80010ec:	4619      	mov	r1, r3
 80010ee:	6938      	ldr	r0, [r7, #16]
 80010f0:	f7ff ff4b 	bl	8000f8a <move_window>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d130      	bne.n	800115c <get_fat+0x13a>
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001108:	4413      	add	r3, r2
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fdb8 	bl	8000c80 <ld_word>
 8001110:	4603      	mov	r3, r0
 8001112:	617b      	str	r3, [r7, #20]
 8001114:	e025      	b.n	8001162 <get_fat+0x140>
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	6a1a      	ldr	r2, [r3, #32]
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	09db      	lsrs	r3, r3, #7
 800111e:	4413      	add	r3, r2
 8001120:	4619      	mov	r1, r3
 8001122:	6938      	ldr	r0, [r7, #16]
 8001124:	f7ff ff31 	bl	8000f8a <move_window>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d118      	bne.n	8001160 <get_fat+0x13e>
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800113c:	4413      	add	r3, r2
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fdb6 	bl	8000cb0 <ld_dword>
 8001144:	4603      	mov	r3, r0
 8001146:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800114a:	617b      	str	r3, [r7, #20]
 800114c:	e009      	b.n	8001162 <get_fat+0x140>
 800114e:	2301      	movs	r3, #1
 8001150:	617b      	str	r3, [r7, #20]
 8001152:	e006      	b.n	8001162 <get_fat+0x140>
 8001154:	bf00      	nop
 8001156:	e004      	b.n	8001162 <get_fat+0x140>
 8001158:	bf00      	nop
 800115a:	e002      	b.n	8001162 <get_fat+0x140>
 800115c:	bf00      	nop
 800115e:	e000      	b.n	8001162 <get_fat+0x140>
 8001160:	bf00      	nop
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	4618      	mov	r0, r3
 8001166:	3718      	adds	r7, #24
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <put_fat>:
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b089      	sub	sp, #36	; 0x24
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
 8001178:	2302      	movs	r3, #2
 800117a:	77fb      	strb	r3, [r7, #31]
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	2b01      	cmp	r3, #1
 8001180:	f240 80d6 	bls.w	8001330 <put_fat+0x1c4>
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	68ba      	ldr	r2, [r7, #8]
 800118a:	429a      	cmp	r2, r3
 800118c:	f080 80d0 	bcs.w	8001330 <put_fat+0x1c4>
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b02      	cmp	r3, #2
 8001196:	d073      	beq.n	8001280 <put_fat+0x114>
 8001198:	2b03      	cmp	r3, #3
 800119a:	f000 8091 	beq.w	80012c0 <put_fat+0x154>
 800119e:	2b01      	cmp	r3, #1
 80011a0:	f040 80c6 	bne.w	8001330 <put_fat+0x1c4>
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	61bb      	str	r3, [r7, #24]
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	085b      	lsrs	r3, r3, #1
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4413      	add	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	6a1a      	ldr	r2, [r3, #32]
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	0a5b      	lsrs	r3, r3, #9
 80011ba:	4413      	add	r3, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	68f8      	ldr	r0, [r7, #12]
 80011c0:	f7ff fee3 	bl	8000f8a <move_window>
 80011c4:	4603      	mov	r3, r0
 80011c6:	77fb      	strb	r3, [r7, #31]
 80011c8:	7ffb      	ldrb	r3, [r7, #31]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f040 80a9 	bne.w	8001322 <put_fat+0x1b6>
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	1c59      	adds	r1, r3, #1
 80011da:	61b9      	str	r1, [r7, #24]
 80011dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80011e0:	4413      	add	r3, r2
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d00d      	beq.n	800120a <put_fat+0x9e>
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	b25b      	sxtb	r3, r3
 80011f4:	f003 030f 	and.w	r3, r3, #15
 80011f8:	b25a      	sxtb	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	011b      	lsls	r3, r3, #4
 8001200:	b25b      	sxtb	r3, r3
 8001202:	4313      	orrs	r3, r2
 8001204:	b25b      	sxtb	r3, r3
 8001206:	b2db      	uxtb	r3, r3
 8001208:	e001      	b.n	800120e <put_fat+0xa2>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	697a      	ldr	r2, [r7, #20]
 8001210:	7013      	strb	r3, [r2, #0]
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2201      	movs	r2, #1
 8001216:	70da      	strb	r2, [r3, #3]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	6a1a      	ldr	r2, [r3, #32]
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	0a5b      	lsrs	r3, r3, #9
 8001220:	4413      	add	r3, r2
 8001222:	4619      	mov	r1, r3
 8001224:	68f8      	ldr	r0, [r7, #12]
 8001226:	f7ff feb0 	bl	8000f8a <move_window>
 800122a:	4603      	mov	r3, r0
 800122c:	77fb      	strb	r3, [r7, #31]
 800122e:	7ffb      	ldrb	r3, [r7, #31]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d178      	bne.n	8001326 <put_fat+0x1ba>
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001240:	4413      	add	r3, r2
 8001242:	617b      	str	r3, [r7, #20]
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <put_fat+0xea>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	091b      	lsrs	r3, r3, #4
 8001252:	b2db      	uxtb	r3, r3
 8001254:	e00e      	b.n	8001274 <put_fat+0x108>
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	b25b      	sxtb	r3, r3
 800125c:	f023 030f 	bic.w	r3, r3, #15
 8001260:	b25a      	sxtb	r2, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	0a1b      	lsrs	r3, r3, #8
 8001266:	b25b      	sxtb	r3, r3
 8001268:	f003 030f 	and.w	r3, r3, #15
 800126c:	b25b      	sxtb	r3, r3
 800126e:	4313      	orrs	r3, r2
 8001270:	b25b      	sxtb	r3, r3
 8001272:	b2db      	uxtb	r3, r3
 8001274:	697a      	ldr	r2, [r7, #20]
 8001276:	7013      	strb	r3, [r2, #0]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	2201      	movs	r2, #1
 800127c:	70da      	strb	r2, [r3, #3]
 800127e:	e057      	b.n	8001330 <put_fat+0x1c4>
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	6a1a      	ldr	r2, [r3, #32]
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	0a1b      	lsrs	r3, r3, #8
 8001288:	4413      	add	r3, r2
 800128a:	4619      	mov	r1, r3
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f7ff fe7c 	bl	8000f8a <move_window>
 8001292:	4603      	mov	r3, r0
 8001294:	77fb      	strb	r3, [r7, #31]
 8001296:	7ffb      	ldrb	r3, [r7, #31]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d146      	bne.n	800132a <put_fat+0x1be>
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80012aa:	4413      	add	r3, r2
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	b292      	uxth	r2, r2
 80012b0:	4611      	mov	r1, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fd1f 	bl	8000cf6 <st_word>
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2201      	movs	r2, #1
 80012bc:	70da      	strb	r2, [r3, #3]
 80012be:	e037      	b.n	8001330 <put_fat+0x1c4>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	6a1a      	ldr	r2, [r3, #32]
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	09db      	lsrs	r3, r3, #7
 80012c8:	4413      	add	r3, r2
 80012ca:	4619      	mov	r1, r3
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f7ff fe5c 	bl	8000f8a <move_window>
 80012d2:	4603      	mov	r3, r0
 80012d4:	77fb      	strb	r3, [r7, #31]
 80012d6:	7ffb      	ldrb	r3, [r7, #31]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d128      	bne.n	800132e <put_fat+0x1c2>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80012f0:	4413      	add	r3, r2
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fcdc 	bl	8000cb0 <ld_dword>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80012fe:	4323      	orrs	r3, r4
 8001300:	607b      	str	r3, [r7, #4]
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001310:	4413      	add	r3, r2
 8001312:	6879      	ldr	r1, [r7, #4]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fd09 	bl	8000d2c <st_dword>
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2201      	movs	r2, #1
 800131e:	70da      	strb	r2, [r3, #3]
 8001320:	e006      	b.n	8001330 <put_fat+0x1c4>
 8001322:	bf00      	nop
 8001324:	e004      	b.n	8001330 <put_fat+0x1c4>
 8001326:	bf00      	nop
 8001328:	e002      	b.n	8001330 <put_fat+0x1c4>
 800132a:	bf00      	nop
 800132c:	e000      	b.n	8001330 <put_fat+0x1c4>
 800132e:	bf00      	nop
 8001330:	7ffb      	ldrb	r3, [r7, #31]
 8001332:	4618      	mov	r0, r3
 8001334:	3724      	adds	r7, #36	; 0x24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd90      	pop	{r4, r7, pc}

0800133a <remove_chain>:
 800133a:	b580      	push	{r7, lr}
 800133c:	b088      	sub	sp, #32
 800133e:	af00      	add	r7, sp, #0
 8001340:	60f8      	str	r0, [r7, #12]
 8001342:	60b9      	str	r1, [r7, #8]
 8001344:	607a      	str	r2, [r7, #4]
 8001346:	2300      	movs	r3, #0
 8001348:	77fb      	strb	r3, [r7, #31]
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	61bb      	str	r3, [r7, #24]
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d904      	bls.n	8001360 <remove_chain+0x26>
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	429a      	cmp	r2, r3
 800135e:	d301      	bcc.n	8001364 <remove_chain+0x2a>
 8001360:	2302      	movs	r3, #2
 8001362:	e04b      	b.n	80013fc <remove_chain+0xc2>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d00c      	beq.n	8001384 <remove_chain+0x4a>
 800136a:	f04f 32ff 	mov.w	r2, #4294967295
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	69b8      	ldr	r0, [r7, #24]
 8001372:	f7ff fefb 	bl	800116c <put_fat>
 8001376:	4603      	mov	r3, r0
 8001378:	77fb      	strb	r3, [r7, #31]
 800137a:	7ffb      	ldrb	r3, [r7, #31]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <remove_chain+0x4a>
 8001380:	7ffb      	ldrb	r3, [r7, #31]
 8001382:	e03b      	b.n	80013fc <remove_chain+0xc2>
 8001384:	68b9      	ldr	r1, [r7, #8]
 8001386:	68f8      	ldr	r0, [r7, #12]
 8001388:	f7ff fe4b 	bl	8001022 <get_fat>
 800138c:	6178      	str	r0, [r7, #20]
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d031      	beq.n	80013f8 <remove_chain+0xbe>
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <remove_chain+0x64>
 800139a:	2302      	movs	r3, #2
 800139c:	e02e      	b.n	80013fc <remove_chain+0xc2>
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013a4:	d101      	bne.n	80013aa <remove_chain+0x70>
 80013a6:	2301      	movs	r3, #1
 80013a8:	e028      	b.n	80013fc <remove_chain+0xc2>
 80013aa:	2200      	movs	r2, #0
 80013ac:	68b9      	ldr	r1, [r7, #8]
 80013ae:	69b8      	ldr	r0, [r7, #24]
 80013b0:	f7ff fedc 	bl	800116c <put_fat>
 80013b4:	4603      	mov	r3, r0
 80013b6:	77fb      	strb	r3, [r7, #31]
 80013b8:	7ffb      	ldrb	r3, [r7, #31]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <remove_chain+0x88>
 80013be:	7ffb      	ldrb	r3, [r7, #31]
 80013c0:	e01c      	b.n	80013fc <remove_chain+0xc2>
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	691a      	ldr	r2, [r3, #16]
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	695b      	ldr	r3, [r3, #20]
 80013ca:	3b02      	subs	r3, #2
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d20b      	bcs.n	80013e8 <remove_chain+0xae>
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	691b      	ldr	r3, [r3, #16]
 80013d4:	1c5a      	adds	r2, r3, #1
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	611a      	str	r2, [r3, #16]
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	791b      	ldrb	r3, [r3, #4]
 80013de:	f043 0301 	orr.w	r3, r3, #1
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	711a      	strb	r2, [r3, #4]
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	60bb      	str	r3, [r7, #8]
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	695b      	ldr	r3, [r3, #20]
 80013f0:	68ba      	ldr	r2, [r7, #8]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d3c6      	bcc.n	8001384 <remove_chain+0x4a>
 80013f6:	e000      	b.n	80013fa <remove_chain+0xc0>
 80013f8:	bf00      	nop
 80013fa:	2300      	movs	r3, #0
 80013fc:	4618      	mov	r0, r3
 80013fe:	3720      	adds	r7, #32
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <create_chain>:
 8001404:	b580      	push	{r7, lr}
 8001406:	b088      	sub	sp, #32
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	613b      	str	r3, [r7, #16]
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d10d      	bne.n	8001436 <create_chain+0x32>
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	68db      	ldr	r3, [r3, #12]
 800141e:	61bb      	str	r3, [r7, #24]
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d004      	beq.n	8001430 <create_chain+0x2c>
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	695b      	ldr	r3, [r3, #20]
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	429a      	cmp	r2, r3
 800142e:	d31b      	bcc.n	8001468 <create_chain+0x64>
 8001430:	2301      	movs	r3, #1
 8001432:	61bb      	str	r3, [r7, #24]
 8001434:	e018      	b.n	8001468 <create_chain+0x64>
 8001436:	6839      	ldr	r1, [r7, #0]
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff fdf2 	bl	8001022 <get_fat>
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d801      	bhi.n	800144a <create_chain+0x46>
 8001446:	2301      	movs	r3, #1
 8001448:	e0a9      	b.n	800159e <create_chain+0x19a>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001450:	d101      	bne.n	8001456 <create_chain+0x52>
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	e0a3      	b.n	800159e <create_chain+0x19a>
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	429a      	cmp	r2, r3
 800145e:	d201      	bcs.n	8001464 <create_chain+0x60>
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	e09c      	b.n	800159e <create_chain+0x19a>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	61bb      	str	r3, [r7, #24]
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	691b      	ldr	r3, [r3, #16]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d101      	bne.n	8001474 <create_chain+0x70>
 8001470:	2300      	movs	r3, #0
 8001472:	e094      	b.n	800159e <create_chain+0x19a>
 8001474:	2300      	movs	r3, #0
 8001476:	61fb      	str	r3, [r7, #28]
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	429a      	cmp	r2, r3
 800147e:	d129      	bne.n	80014d4 <create_chain+0xd0>
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	3301      	adds	r3, #1
 8001484:	61fb      	str	r3, [r7, #28]
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	695b      	ldr	r3, [r3, #20]
 800148a:	69fa      	ldr	r2, [r7, #28]
 800148c:	429a      	cmp	r2, r3
 800148e:	d301      	bcc.n	8001494 <create_chain+0x90>
 8001490:	2302      	movs	r3, #2
 8001492:	61fb      	str	r3, [r7, #28]
 8001494:	69f9      	ldr	r1, [r7, #28]
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff fdc3 	bl	8001022 <get_fat>
 800149c:	60f8      	str	r0, [r7, #12]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d003      	beq.n	80014ac <create_chain+0xa8>
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014aa:	d101      	bne.n	80014b0 <create_chain+0xac>
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	e076      	b.n	800159e <create_chain+0x19a>
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d00e      	beq.n	80014d4 <create_chain+0xd0>
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	68db      	ldr	r3, [r3, #12]
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d906      	bls.n	80014d0 <create_chain+0xcc>
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d201      	bcs.n	80014d0 <create_chain+0xcc>
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	61bb      	str	r3, [r7, #24]
 80014d0:	2300      	movs	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d129      	bne.n	800152e <create_chain+0x12a>
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	61fb      	str	r3, [r7, #28]
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3301      	adds	r3, #1
 80014e2:	61fb      	str	r3, [r7, #28]
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	695b      	ldr	r3, [r3, #20]
 80014e8:	69fa      	ldr	r2, [r7, #28]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d307      	bcc.n	80014fe <create_chain+0xfa>
 80014ee:	2302      	movs	r3, #2
 80014f0:	61fb      	str	r3, [r7, #28]
 80014f2:	69fa      	ldr	r2, [r7, #28]
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d901      	bls.n	80014fe <create_chain+0xfa>
 80014fa:	2300      	movs	r3, #0
 80014fc:	e04f      	b.n	800159e <create_chain+0x19a>
 80014fe:	69f9      	ldr	r1, [r7, #28]
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff fd8e 	bl	8001022 <get_fat>
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d00e      	beq.n	800152c <create_chain+0x128>
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d003      	beq.n	800151c <create_chain+0x118>
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800151a:	d101      	bne.n	8001520 <create_chain+0x11c>
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	e03e      	b.n	800159e <create_chain+0x19a>
 8001520:	69fa      	ldr	r2, [r7, #28]
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	429a      	cmp	r2, r3
 8001526:	d1da      	bne.n	80014de <create_chain+0xda>
 8001528:	2300      	movs	r3, #0
 800152a:	e038      	b.n	800159e <create_chain+0x19a>
 800152c:	bf00      	nop
 800152e:	f04f 32ff 	mov.w	r2, #4294967295
 8001532:	69f9      	ldr	r1, [r7, #28]
 8001534:	6938      	ldr	r0, [r7, #16]
 8001536:	f7ff fe19 	bl	800116c <put_fat>
 800153a:	4603      	mov	r3, r0
 800153c:	75fb      	strb	r3, [r7, #23]
 800153e:	7dfb      	ldrb	r3, [r7, #23]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d109      	bne.n	8001558 <create_chain+0x154>
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d006      	beq.n	8001558 <create_chain+0x154>
 800154a:	69fa      	ldr	r2, [r7, #28]
 800154c:	6839      	ldr	r1, [r7, #0]
 800154e:	6938      	ldr	r0, [r7, #16]
 8001550:	f7ff fe0c 	bl	800116c <put_fat>
 8001554:	4603      	mov	r3, r0
 8001556:	75fb      	strb	r3, [r7, #23]
 8001558:	7dfb      	ldrb	r3, [r7, #23]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d116      	bne.n	800158c <create_chain+0x188>
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	69fa      	ldr	r2, [r7, #28]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	691a      	ldr	r2, [r3, #16]
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	695b      	ldr	r3, [r3, #20]
 800156c:	3b02      	subs	r3, #2
 800156e:	429a      	cmp	r2, r3
 8001570:	d804      	bhi.n	800157c <create_chain+0x178>
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	1e5a      	subs	r2, r3, #1
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	611a      	str	r2, [r3, #16]
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	791b      	ldrb	r3, [r3, #4]
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	b2da      	uxtb	r2, r3
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	711a      	strb	r2, [r3, #4]
 800158a:	e007      	b.n	800159c <create_chain+0x198>
 800158c:	7dfb      	ldrb	r3, [r7, #23]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d102      	bne.n	8001598 <create_chain+0x194>
 8001592:	f04f 33ff 	mov.w	r3, #4294967295
 8001596:	e000      	b.n	800159a <create_chain+0x196>
 8001598:	2301      	movs	r3, #1
 800159a:	61fb      	str	r3, [r7, #28]
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	4618      	mov	r0, r3
 80015a0:	3720      	adds	r7, #32
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <dir_clear>:
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b086      	sub	sp, #24
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	6039      	str	r1, [r7, #0]
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff fcae 	bl	8000f12 <sync_window>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <dir_clear+0x1a>
 80015bc:	2301      	movs	r3, #1
 80015be:	e036      	b.n	800162e <dir_clear+0x88>
 80015c0:	6839      	ldr	r1, [r7, #0]
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff fd0e 	bl	8000fe4 <clst2sect>
 80015c8:	6138      	str	r0, [r7, #16]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	3330      	adds	r3, #48	; 0x30
 80015d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff fbf3 	bl	8000dc6 <mem_set>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3330      	adds	r3, #48	; 0x30
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	2301      	movs	r3, #1
 80015e8:	60bb      	str	r3, [r7, #8]
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
 80015ee:	e003      	b.n	80015f8 <dir_clear+0x52>
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	4413      	add	r3, r2
 80015f6:	617b      	str	r3, [r7, #20]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	895b      	ldrh	r3, [r3, #10]
 80015fc:	461a      	mov	r2, r3
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	4293      	cmp	r3, r2
 8001602:	d20b      	bcs.n	800161c <dir_clear+0x76>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	7858      	ldrb	r0, [r3, #1]
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	441a      	add	r2, r3
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	68f9      	ldr	r1, [r7, #12]
 8001612:	f7ff fa69 	bl	8000ae8 <disk_write>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0e9      	beq.n	80015f0 <dir_clear+0x4a>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	895b      	ldrh	r3, [r3, #10]
 8001620:	461a      	mov	r2, r3
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	4293      	cmp	r3, r2
 8001626:	bf14      	ite	ne
 8001628:	2301      	movne	r3, #1
 800162a:	2300      	moveq	r3, #0
 800162c:	b2db      	uxtb	r3, r3
 800162e:	4618      	mov	r0, r3
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <dir_sdi>:
 8001636:	b580      	push	{r7, lr}
 8001638:	b086      	sub	sp, #24
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
 800163e:	6039      	str	r1, [r7, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	613b      	str	r3, [r7, #16]
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800164c:	d204      	bcs.n	8001658 <dir_sdi+0x22>
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	f003 031f 	and.w	r3, r3, #31
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <dir_sdi+0x26>
 8001658:	2302      	movs	r3, #2
 800165a:	e063      	b.n	8001724 <dir_sdi+0xee>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	611a      	str	r2, [r3, #16]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d106      	bne.n	800167c <dir_sdi+0x46>
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b02      	cmp	r3, #2
 8001674:	d902      	bls.n	800167c <dir_sdi+0x46>
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d10c      	bne.n	800169c <dir_sdi+0x66>
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	095b      	lsrs	r3, r3, #5
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	8912      	ldrh	r2, [r2, #8]
 800168a:	4293      	cmp	r3, r2
 800168c:	d301      	bcc.n	8001692 <dir_sdi+0x5c>
 800168e:	2302      	movs	r3, #2
 8001690:	e048      	b.n	8001724 <dir_sdi+0xee>
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	619a      	str	r2, [r3, #24]
 800169a:	e029      	b.n	80016f0 <dir_sdi+0xba>
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	895b      	ldrh	r3, [r3, #10]
 80016a0:	025b      	lsls	r3, r3, #9
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	e019      	b.n	80016da <dir_sdi+0xa4>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6979      	ldr	r1, [r7, #20]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff fcb9 	bl	8001022 <get_fat>
 80016b0:	6178      	str	r0, [r7, #20]
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b8:	d101      	bne.n	80016be <dir_sdi+0x88>
 80016ba:	2301      	movs	r3, #1
 80016bc:	e032      	b.n	8001724 <dir_sdi+0xee>
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d904      	bls.n	80016ce <dir_sdi+0x98>
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	695b      	ldr	r3, [r3, #20]
 80016c8:	697a      	ldr	r2, [r7, #20]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d301      	bcc.n	80016d2 <dir_sdi+0x9c>
 80016ce:	2302      	movs	r3, #2
 80016d0:	e028      	b.n	8001724 <dir_sdi+0xee>
 80016d2:	683a      	ldr	r2, [r7, #0]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	603b      	str	r3, [r7, #0]
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d2e1      	bcs.n	80016a6 <dir_sdi+0x70>
 80016e2:	6979      	ldr	r1, [r7, #20]
 80016e4:	6938      	ldr	r0, [r7, #16]
 80016e6:	f7ff fc7d 	bl	8000fe4 <clst2sect>
 80016ea:	4602      	mov	r2, r0
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	619a      	str	r2, [r3, #24]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	697a      	ldr	r2, [r7, #20]
 80016f4:	615a      	str	r2, [r3, #20]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <dir_sdi+0xcc>
 80016fe:	2302      	movs	r3, #2
 8001700:	e010      	b.n	8001724 <dir_sdi+0xee>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	699a      	ldr	r2, [r3, #24]
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	0a5b      	lsrs	r3, r3, #9
 800170a:	441a      	add	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	619a      	str	r2, [r3, #24]
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800171c:	441a      	add	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	61da      	str	r2, [r3, #28]
 8001722:	2300      	movs	r3, #0
 8001724:	4618      	mov	r0, r3
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <dir_next>:
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	3320      	adds	r3, #32
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800174a:	d302      	bcc.n	8001752 <dir_next+0x26>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	619a      	str	r2, [r3, #24]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d101      	bne.n	800175e <dir_next+0x32>
 800175a:	2304      	movs	r3, #4
 800175c:	e078      	b.n	8001850 <dir_next+0x124>
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001764:	2b00      	cmp	r3, #0
 8001766:	d166      	bne.n	8001836 <dir_next+0x10a>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	1c5a      	adds	r2, r3, #1
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	619a      	str	r2, [r3, #24]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	695b      	ldr	r3, [r3, #20]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d10a      	bne.n	8001790 <dir_next+0x64>
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	095b      	lsrs	r3, r3, #5
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	8912      	ldrh	r2, [r2, #8]
 8001782:	4293      	cmp	r3, r2
 8001784:	d357      	bcc.n	8001836 <dir_next+0x10a>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	619a      	str	r2, [r3, #24]
 800178c:	2304      	movs	r3, #4
 800178e:	e05f      	b.n	8001850 <dir_next+0x124>
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	0a5b      	lsrs	r3, r3, #9
 8001794:	693a      	ldr	r2, [r7, #16]
 8001796:	8952      	ldrh	r2, [r2, #10]
 8001798:	3a01      	subs	r2, #1
 800179a:	4013      	ands	r3, r2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d14a      	bne.n	8001836 <dir_next+0x10a>
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	695b      	ldr	r3, [r3, #20]
 80017a6:	4619      	mov	r1, r3
 80017a8:	4610      	mov	r0, r2
 80017aa:	f7ff fc3a 	bl	8001022 <get_fat>
 80017ae:	6178      	str	r0, [r7, #20]
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d801      	bhi.n	80017ba <dir_next+0x8e>
 80017b6:	2302      	movs	r3, #2
 80017b8:	e04a      	b.n	8001850 <dir_next+0x124>
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017c0:	d101      	bne.n	80017c6 <dir_next+0x9a>
 80017c2:	2301      	movs	r3, #1
 80017c4:	e044      	b.n	8001850 <dir_next+0x124>
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d328      	bcc.n	8001822 <dir_next+0xf6>
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d104      	bne.n	80017e0 <dir_next+0xb4>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	619a      	str	r2, [r3, #24]
 80017dc:	2304      	movs	r3, #4
 80017de:	e037      	b.n	8001850 <dir_next+0x124>
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	695b      	ldr	r3, [r3, #20]
 80017e6:	4619      	mov	r1, r3
 80017e8:	4610      	mov	r0, r2
 80017ea:	f7ff fe0b 	bl	8001404 <create_chain>
 80017ee:	6178      	str	r0, [r7, #20]
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d101      	bne.n	80017fa <dir_next+0xce>
 80017f6:	2307      	movs	r3, #7
 80017f8:	e02a      	b.n	8001850 <dir_next+0x124>
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d101      	bne.n	8001804 <dir_next+0xd8>
 8001800:	2302      	movs	r3, #2
 8001802:	e025      	b.n	8001850 <dir_next+0x124>
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800180a:	d101      	bne.n	8001810 <dir_next+0xe4>
 800180c:	2301      	movs	r3, #1
 800180e:	e01f      	b.n	8001850 <dir_next+0x124>
 8001810:	6979      	ldr	r1, [r7, #20]
 8001812:	6938      	ldr	r0, [r7, #16]
 8001814:	f7ff fec7 	bl	80015a6 <dir_clear>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <dir_next+0xf6>
 800181e:	2301      	movs	r3, #1
 8001820:	e016      	b.n	8001850 <dir_next+0x124>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	615a      	str	r2, [r3, #20]
 8001828:	6979      	ldr	r1, [r7, #20]
 800182a:	6938      	ldr	r0, [r7, #16]
 800182c:	f7ff fbda 	bl	8000fe4 <clst2sect>
 8001830:	4602      	mov	r2, r0
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	619a      	str	r2, [r3, #24]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	611a      	str	r2, [r3, #16]
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001848:	441a      	add	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	61da      	str	r2, [r3, #28]
 800184e:	2300      	movs	r3, #0
 8001850:	4618      	mov	r0, r3
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <dir_alloc>:
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	2100      	movs	r1, #0
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f7ff fee3 	bl	8001636 <dir_sdi>
 8001870:	4603      	mov	r3, r0
 8001872:	75fb      	strb	r3, [r7, #23]
 8001874:	7dfb      	ldrb	r3, [r7, #23]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d12b      	bne.n	80018d2 <dir_alloc+0x7a>
 800187a:	2300      	movs	r3, #0
 800187c:	613b      	str	r3, [r7, #16]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	699b      	ldr	r3, [r3, #24]
 8001882:	4619      	mov	r1, r3
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f7ff fb80 	bl	8000f8a <move_window>
 800188a:	4603      	mov	r3, r0
 800188c:	75fb      	strb	r3, [r7, #23]
 800188e:	7dfb      	ldrb	r3, [r7, #23]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d11d      	bne.n	80018d0 <dir_alloc+0x78>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	69db      	ldr	r3, [r3, #28]
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2be5      	cmp	r3, #229	; 0xe5
 800189c:	d004      	beq.n	80018a8 <dir_alloc+0x50>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d107      	bne.n	80018b8 <dir_alloc+0x60>
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	3301      	adds	r3, #1
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d102      	bne.n	80018bc <dir_alloc+0x64>
 80018b6:	e00c      	b.n	80018d2 <dir_alloc+0x7a>
 80018b8:	2300      	movs	r3, #0
 80018ba:	613b      	str	r3, [r7, #16]
 80018bc:	2101      	movs	r1, #1
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f7ff ff34 	bl	800172c <dir_next>
 80018c4:	4603      	mov	r3, r0
 80018c6:	75fb      	strb	r3, [r7, #23]
 80018c8:	7dfb      	ldrb	r3, [r7, #23]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d0d7      	beq.n	800187e <dir_alloc+0x26>
 80018ce:	e000      	b.n	80018d2 <dir_alloc+0x7a>
 80018d0:	bf00      	nop
 80018d2:	7dfb      	ldrb	r3, [r7, #23]
 80018d4:	2b04      	cmp	r3, #4
 80018d6:	d101      	bne.n	80018dc <dir_alloc+0x84>
 80018d8:	2307      	movs	r3, #7
 80018da:	75fb      	strb	r3, [r7, #23]
 80018dc:	7dfb      	ldrb	r3, [r7, #23]
 80018de:	4618      	mov	r0, r3
 80018e0:	3718      	adds	r7, #24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <ld_clust>:
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b084      	sub	sp, #16
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	6039      	str	r1, [r7, #0]
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	331a      	adds	r3, #26
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff f9c3 	bl	8000c80 <ld_word>
 80018fa:	4603      	mov	r3, r0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b03      	cmp	r3, #3
 8001904:	d109      	bne.n	800191a <ld_clust+0x34>
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	3314      	adds	r3, #20
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff f9b8 	bl	8000c80 <ld_word>
 8001910:	4603      	mov	r3, r0
 8001912:	041b      	lsls	r3, r3, #16
 8001914:	68fa      	ldr	r2, [r7, #12]
 8001916:	4313      	orrs	r3, r2
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	4618      	mov	r0, r3
 800191e:	3710      	adds	r7, #16
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <st_clust>:
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	331a      	adds	r3, #26
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	b292      	uxth	r2, r2
 8001938:	4611      	mov	r1, r2
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff f9db 	bl	8000cf6 <st_word>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b03      	cmp	r3, #3
 8001946:	d109      	bne.n	800195c <st_clust+0x38>
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	f103 0214 	add.w	r2, r3, #20
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	0c1b      	lsrs	r3, r3, #16
 8001952:	b29b      	uxth	r3, r3
 8001954:	4619      	mov	r1, r3
 8001956:	4610      	mov	r0, r2
 8001958:	f7ff f9cd 	bl	8000cf6 <st_word>
 800195c:	bf00      	nop
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <dir_find>:
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	2100      	movs	r1, #0
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff fe5e 	bl	8001636 <dir_sdi>
 800197a:	4603      	mov	r3, r0
 800197c:	75fb      	strb	r3, [r7, #23]
 800197e:	7dfb      	ldrb	r3, [r7, #23]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <dir_find+0x24>
 8001984:	7dfb      	ldrb	r3, [r7, #23]
 8001986:	e03e      	b.n	8001a06 <dir_find+0xa2>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	4619      	mov	r1, r3
 800198e:	6938      	ldr	r0, [r7, #16]
 8001990:	f7ff fafb 	bl	8000f8a <move_window>
 8001994:	4603      	mov	r3, r0
 8001996:	75fb      	strb	r3, [r7, #23]
 8001998:	7dfb      	ldrb	r3, [r7, #23]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d12f      	bne.n	80019fe <dir_find+0x9a>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	73fb      	strb	r3, [r7, #15]
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d102      	bne.n	80019b2 <dir_find+0x4e>
 80019ac:	2304      	movs	r3, #4
 80019ae:	75fb      	strb	r3, [r7, #23]
 80019b0:	e028      	b.n	8001a04 <dir_find+0xa0>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	330b      	adds	r3, #11
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	719a      	strb	r2, [r3, #6]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	330b      	adds	r3, #11
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	f003 0308 	and.w	r3, r3, #8
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d10a      	bne.n	80019ea <dir_find+0x86>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	69d8      	ldr	r0, [r3, #28]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3320      	adds	r3, #32
 80019dc:	220b      	movs	r2, #11
 80019de:	4619      	mov	r1, r3
 80019e0:	f7ff fa0b 	bl	8000dfa <mem_cmp>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d00b      	beq.n	8001a02 <dir_find+0x9e>
 80019ea:	2100      	movs	r1, #0
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff fe9d 	bl	800172c <dir_next>
 80019f2:	4603      	mov	r3, r0
 80019f4:	75fb      	strb	r3, [r7, #23]
 80019f6:	7dfb      	ldrb	r3, [r7, #23]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0c5      	beq.n	8001988 <dir_find+0x24>
 80019fc:	e002      	b.n	8001a04 <dir_find+0xa0>
 80019fe:	bf00      	nop
 8001a00:	e000      	b.n	8001a04 <dir_find+0xa0>
 8001a02:	bf00      	nop
 8001a04:	7dfb      	ldrb	r3, [r7, #23]
 8001a06:	4618      	mov	r0, r3
 8001a08:	3718      	adds	r7, #24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <dir_register>:
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b084      	sub	sp, #16
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	60bb      	str	r3, [r7, #8]
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f7ff ff1a 	bl	8001858 <dir_alloc>
 8001a24:	4603      	mov	r3, r0
 8001a26:	73fb      	strb	r3, [r7, #15]
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d11c      	bne.n	8001a68 <dir_register+0x5a>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	699b      	ldr	r3, [r3, #24]
 8001a32:	4619      	mov	r1, r3
 8001a34:	68b8      	ldr	r0, [r7, #8]
 8001a36:	f7ff faa8 	bl	8000f8a <move_window>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	73fb      	strb	r3, [r7, #15]
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d111      	bne.n	8001a68 <dir_register+0x5a>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	2220      	movs	r2, #32
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff f9ba 	bl	8000dc6 <mem_set>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	69d8      	ldr	r0, [r3, #28]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	3320      	adds	r3, #32
 8001a5a:	220b      	movs	r2, #11
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f7ff f991 	bl	8000d84 <mem_cpy>
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	2201      	movs	r2, #1
 8001a66:	70da      	strb	r2, [r3, #3]
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <create_name>:
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08a      	sub	sp, #40	; 0x28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3320      	adds	r3, #32
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	220b      	movs	r2, #11
 8001a8c:	2120      	movs	r1, #32
 8001a8e:	6938      	ldr	r0, [r7, #16]
 8001a90:	f7ff f999 	bl	8000dc6 <mem_set>
 8001a94:	2300      	movs	r3, #0
 8001a96:	61bb      	str	r3, [r7, #24]
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	61fb      	str	r3, [r7, #28]
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	623b      	str	r3, [r7, #32]
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	61fa      	str	r2, [r7, #28]
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ab4:	2b20      	cmp	r3, #32
 8001ab6:	d97c      	bls.n	8001bb2 <create_name+0x13e>
 8001ab8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001abc:	2b2f      	cmp	r3, #47	; 0x2f
 8001abe:	d007      	beq.n	8001ad0 <create_name+0x5c>
 8001ac0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ac4:	2b5c      	cmp	r3, #92	; 0x5c
 8001ac6:	d110      	bne.n	8001aea <create_name+0x76>
 8001ac8:	e002      	b.n	8001ad0 <create_name+0x5c>
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	3301      	adds	r3, #1
 8001ace:	61fb      	str	r3, [r7, #28]
 8001ad0:	697a      	ldr	r2, [r7, #20]
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b2f      	cmp	r3, #47	; 0x2f
 8001ada:	d0f6      	beq.n	8001aca <create_name+0x56>
 8001adc:	697a      	ldr	r2, [r7, #20]
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b5c      	cmp	r3, #92	; 0x5c
 8001ae6:	d0f0      	beq.n	8001aca <create_name+0x56>
 8001ae8:	e064      	b.n	8001bb4 <create_name+0x140>
 8001aea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001aee:	2b2e      	cmp	r3, #46	; 0x2e
 8001af0:	d003      	beq.n	8001afa <create_name+0x86>
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	6a3b      	ldr	r3, [r7, #32]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d30d      	bcc.n	8001b16 <create_name+0xa2>
 8001afa:	6a3b      	ldr	r3, [r7, #32]
 8001afc:	2b0b      	cmp	r3, #11
 8001afe:	d003      	beq.n	8001b08 <create_name+0x94>
 8001b00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b04:	2b2e      	cmp	r3, #46	; 0x2e
 8001b06:	d001      	beq.n	8001b0c <create_name+0x98>
 8001b08:	2306      	movs	r3, #6
 8001b0a:	e06f      	b.n	8001bec <create_name+0x178>
 8001b0c:	2308      	movs	r3, #8
 8001b0e:	61bb      	str	r3, [r7, #24]
 8001b10:	230b      	movs	r3, #11
 8001b12:	623b      	str	r3, [r7, #32]
 8001b14:	e04c      	b.n	8001bb0 <create_name+0x13c>
 8001b16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff f9af 	bl	8000e7e <dbc_1st>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d024      	beq.n	8001b70 <create_name+0xfc>
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	1c5a      	adds	r2, r3, #1
 8001b2a:	61fa      	str	r2, [r7, #28]
 8001b2c:	697a      	ldr	r2, [r7, #20]
 8001b2e:	4413      	add	r3, r2
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	73fb      	strb	r3, [r7, #15]
 8001b34:	7bfb      	ldrb	r3, [r7, #15]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff f9c1 	bl	8000ebe <dbc_2nd>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d004      	beq.n	8001b4c <create_name+0xd8>
 8001b42:	6a3b      	ldr	r3, [r7, #32]
 8001b44:	3b01      	subs	r3, #1
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d301      	bcc.n	8001b50 <create_name+0xdc>
 8001b4c:	2306      	movs	r3, #6
 8001b4e:	e04d      	b.n	8001bec <create_name+0x178>
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	1c5a      	adds	r2, r3, #1
 8001b54:	61ba      	str	r2, [r7, #24]
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	4413      	add	r3, r2
 8001b5a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b5e:	701a      	strb	r2, [r3, #0]
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	1c5a      	adds	r2, r3, #1
 8001b64:	61ba      	str	r2, [r7, #24]
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	4413      	add	r3, r2
 8001b6a:	7bfa      	ldrb	r2, [r7, #15]
 8001b6c:	701a      	strb	r2, [r3, #0]
 8001b6e:	e797      	b.n	8001aa0 <create_name+0x2c>
 8001b70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b74:	4619      	mov	r1, r3
 8001b76:	481f      	ldr	r0, [pc, #124]	; (8001bf4 <create_name+0x180>)
 8001b78:	f7ff f966 	bl	8000e48 <chk_chr>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <create_name+0x112>
 8001b82:	2306      	movs	r3, #6
 8001b84:	e032      	b.n	8001bec <create_name+0x178>
 8001b86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b8a:	2b60      	cmp	r3, #96	; 0x60
 8001b8c:	d908      	bls.n	8001ba0 <create_name+0x12c>
 8001b8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b92:	2b7a      	cmp	r3, #122	; 0x7a
 8001b94:	d804      	bhi.n	8001ba0 <create_name+0x12c>
 8001b96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b9a:	3b20      	subs	r3, #32
 8001b9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	61ba      	str	r2, [r7, #24]
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4413      	add	r3, r2
 8001baa:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001bae:	701a      	strb	r2, [r3, #0]
 8001bb0:	e776      	b.n	8001aa0 <create_name+0x2c>
 8001bb2:	bf00      	nop
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	441a      	add	r2, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d101      	bne.n	8001bc8 <create_name+0x154>
 8001bc4:	2306      	movs	r3, #6
 8001bc6:	e011      	b.n	8001bec <create_name+0x178>
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2be5      	cmp	r3, #229	; 0xe5
 8001bce:	d102      	bne.n	8001bd6 <create_name+0x162>
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	2205      	movs	r2, #5
 8001bd4:	701a      	strb	r2, [r3, #0]
 8001bd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bda:	2b20      	cmp	r3, #32
 8001bdc:	d801      	bhi.n	8001be2 <create_name+0x16e>
 8001bde:	2204      	movs	r2, #4
 8001be0:	e000      	b.n	8001be4 <create_name+0x170>
 8001be2:	2200      	movs	r2, #0
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	330b      	adds	r3, #11
 8001be8:	701a      	strb	r2, [r3, #0]
 8001bea:	2300      	movs	r3, #0
 8001bec:	4618      	mov	r0, r3
 8001bee:	3728      	adds	r7, #40	; 0x28
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	0800638c 	.word	0x0800638c

08001bf8 <follow_path>:
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	613b      	str	r3, [r7, #16]
 8001c08:	e002      	b.n	8001c10 <follow_path+0x18>
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	603b      	str	r3, [r7, #0]
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b2f      	cmp	r3, #47	; 0x2f
 8001c16:	d0f8      	beq.n	8001c0a <follow_path+0x12>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b5c      	cmp	r3, #92	; 0x5c
 8001c1e:	d0f4      	beq.n	8001c0a <follow_path+0x12>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b1f      	cmp	r3, #31
 8001c2c:	d80a      	bhi.n	8001c44 <follow_path+0x4c>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2280      	movs	r2, #128	; 0x80
 8001c32:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8001c36:	2100      	movs	r1, #0
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f7ff fcfc 	bl	8001636 <dir_sdi>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	75fb      	strb	r3, [r7, #23]
 8001c42:	e043      	b.n	8001ccc <follow_path+0xd4>
 8001c44:	463b      	mov	r3, r7
 8001c46:	4619      	mov	r1, r3
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff ff13 	bl	8001a74 <create_name>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	75fb      	strb	r3, [r7, #23]
 8001c52:	7dfb      	ldrb	r3, [r7, #23]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d134      	bne.n	8001cc2 <follow_path+0xca>
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f7ff fe83 	bl	8001964 <dir_find>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	75fb      	strb	r3, [r7, #23]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001c68:	73fb      	strb	r3, [r7, #15]
 8001c6a:	7dfb      	ldrb	r3, [r7, #23]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d00a      	beq.n	8001c86 <follow_path+0x8e>
 8001c70:	7dfb      	ldrb	r3, [r7, #23]
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	d127      	bne.n	8001cc6 <follow_path+0xce>
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	f003 0304 	and.w	r3, r3, #4
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d122      	bne.n	8001cc6 <follow_path+0xce>
 8001c80:	2305      	movs	r3, #5
 8001c82:	75fb      	strb	r3, [r7, #23]
 8001c84:	e01f      	b.n	8001cc6 <follow_path+0xce>
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d11c      	bne.n	8001cca <follow_path+0xd2>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	799b      	ldrb	r3, [r3, #6]
 8001c94:	f003 0310 	and.w	r3, r3, #16
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d102      	bne.n	8001ca2 <follow_path+0xaa>
 8001c9c:	2305      	movs	r3, #5
 8001c9e:	75fb      	strb	r3, [r7, #23]
 8001ca0:	e014      	b.n	8001ccc <follow_path+0xd4>
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	691b      	ldr	r3, [r3, #16]
 8001cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cb0:	4413      	add	r3, r2
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	6938      	ldr	r0, [r7, #16]
 8001cb6:	f7ff fe16 	bl	80018e6 <ld_clust>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	e7c0      	b.n	8001c44 <follow_path+0x4c>
 8001cc2:	bf00      	nop
 8001cc4:	e002      	b.n	8001ccc <follow_path+0xd4>
 8001cc6:	bf00      	nop
 8001cc8:	e000      	b.n	8001ccc <follow_path+0xd4>
 8001cca:	bf00      	nop
 8001ccc:	7dfb      	ldrb	r3, [r7, #23]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <get_ldnumber>:
 8001cd6:	b480      	push	{r7}
 8001cd8:	b089      	sub	sp, #36	; 0x24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	617b      	str	r3, [r7, #20]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	61fb      	str	r3, [r7, #28]
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <get_ldnumber+0x22>
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	e02d      	b.n	8001d54 <get_ldnumber+0x7e>
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	1c5a      	adds	r2, r3, #1
 8001cfc:	61fa      	str	r2, [r7, #28]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	73fb      	strb	r3, [r7, #15]
 8001d02:	7bfb      	ldrb	r3, [r7, #15]
 8001d04:	2b20      	cmp	r3, #32
 8001d06:	d902      	bls.n	8001d0e <get_ldnumber+0x38>
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
 8001d0a:	2b3a      	cmp	r3, #58	; 0x3a
 8001d0c:	d1f4      	bne.n	8001cf8 <get_ldnumber+0x22>
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
 8001d10:	2b3a      	cmp	r3, #58	; 0x3a
 8001d12:	d11c      	bne.n	8001d4e <get_ldnumber+0x78>
 8001d14:	2301      	movs	r3, #1
 8001d16:	61bb      	str	r3, [r7, #24]
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b2f      	cmp	r3, #47	; 0x2f
 8001d1e:	d90c      	bls.n	8001d3a <get_ldnumber+0x64>
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b39      	cmp	r3, #57	; 0x39
 8001d26:	d808      	bhi.n	8001d3a <get_ldnumber+0x64>
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	3302      	adds	r3, #2
 8001d2c:	69fa      	ldr	r2, [r7, #28]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d103      	bne.n	8001d3a <get_ldnumber+0x64>
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	3b30      	subs	r3, #48	; 0x30
 8001d38:	61bb      	str	r3, [r7, #24]
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	dc04      	bgt.n	8001d4a <get_ldnumber+0x74>
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	617b      	str	r3, [r7, #20]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	e002      	b.n	8001d54 <get_ldnumber+0x7e>
 8001d4e:	2300      	movs	r3, #0
 8001d50:	617b      	str	r3, [r7, #20]
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	4618      	mov	r0, r3
 8001d56:	3724      	adds	r7, #36	; 0x24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <check_fs>:
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	70da      	strb	r2, [r3, #3]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f04f 32ff 	mov.w	r2, #4294967295
 8001d76:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d78:	6839      	ldr	r1, [r7, #0]
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff f905 	bl	8000f8a <move_window>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <check_fs+0x2a>
 8001d86:	2304      	movs	r3, #4
 8001d88:	e038      	b.n	8001dfc <check_fs+0x9c>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	3330      	adds	r3, #48	; 0x30
 8001d8e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe ff74 	bl	8000c80 <ld_word>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d001      	beq.n	8001da8 <check_fs+0x48>
 8001da4:	2303      	movs	r3, #3
 8001da6:	e029      	b.n	8001dfc <check_fs+0x9c>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001dae:	2be9      	cmp	r3, #233	; 0xe9
 8001db0:	d009      	beq.n	8001dc6 <check_fs+0x66>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001db8:	2beb      	cmp	r3, #235	; 0xeb
 8001dba:	d004      	beq.n	8001dc6 <check_fs+0x66>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001dc2:	2be8      	cmp	r3, #232	; 0xe8
 8001dc4:	d119      	bne.n	8001dfa <check_fs+0x9a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	3330      	adds	r3, #48	; 0x30
 8001dca:	3336      	adds	r3, #54	; 0x36
 8001dcc:	2203      	movs	r2, #3
 8001dce:	490d      	ldr	r1, [pc, #52]	; (8001e04 <check_fs+0xa4>)
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff f812 	bl	8000dfa <mem_cmp>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d101      	bne.n	8001de0 <check_fs+0x80>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e00d      	b.n	8001dfc <check_fs+0x9c>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3330      	adds	r3, #48	; 0x30
 8001de4:	3352      	adds	r3, #82	; 0x52
 8001de6:	2205      	movs	r2, #5
 8001de8:	4907      	ldr	r1, [pc, #28]	; (8001e08 <check_fs+0xa8>)
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff f805 	bl	8000dfa <mem_cmp>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <check_fs+0x9a>
 8001df6:	2300      	movs	r3, #0
 8001df8:	e000      	b.n	8001dfc <check_fs+0x9c>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	0800639c 	.word	0x0800639c
 8001e08:	080063a0 	.word	0x080063a0

08001e0c <find_volume>:
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b096      	sub	sp, #88	; 0x58
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	4613      	mov	r3, r2
 8001e18:	71fb      	strb	r3, [r7, #7]
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f7ff ff58 	bl	8001cd6 <get_ldnumber>
 8001e26:	63f8      	str	r0, [r7, #60]	; 0x3c
 8001e28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	da01      	bge.n	8001e32 <find_volume+0x26>
 8001e2e:	230b      	movs	r3, #11
 8001e30:	e238      	b.n	80022a4 <find_volume+0x498>
 8001e32:	4aa8      	ldr	r2, [pc, #672]	; (80020d4 <find_volume+0x2c8>)
 8001e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <find_volume+0x3a>
 8001e42:	230c      	movs	r3, #12
 8001e44:	e22e      	b.n	80022a4 <find_volume+0x498>
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	79fb      	ldrb	r3, [r7, #7]
 8001e4e:	f023 0301 	bic.w	r3, r3, #1
 8001e52:	71fb      	strb	r3, [r7, #7]
 8001e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d01a      	beq.n	8001e92 <find_volume+0x86>
 8001e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e5e:	785b      	ldrb	r3, [r3, #1]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7fe fdc1 	bl	80009e8 <disk_status>
 8001e66:	4603      	mov	r3, r0
 8001e68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001e6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d10c      	bne.n	8001e92 <find_volume+0x86>
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d007      	beq.n	8001e8e <find_volume+0x82>
 8001e7e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001e82:	f003 0304 	and.w	r3, r3, #4
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <find_volume+0x82>
 8001e8a:	230a      	movs	r3, #10
 8001e8c:	e20a      	b.n	80022a4 <find_volume+0x498>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	e208      	b.n	80022a4 <find_volume+0x498>
 8001e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e94:	2200      	movs	r2, #0
 8001e96:	701a      	strb	r2, [r3, #0]
 8001e98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e9e:	705a      	strb	r2, [r3, #1]
 8001ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ea2:	785b      	ldrb	r3, [r3, #1]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe fcb5 	bl	8000814 <disk_initialize>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001eb0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <find_volume+0xb4>
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e1f1      	b.n	80022a4 <find_volume+0x498>
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d007      	beq.n	8001ed6 <find_volume+0xca>
 8001ec6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <find_volume+0xca>
 8001ed2:	230a      	movs	r3, #10
 8001ed4:	e1e6      	b.n	80022a4 <find_volume+0x498>
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	653b      	str	r3, [r7, #80]	; 0x50
 8001eda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001edc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001ede:	f7ff ff3f 	bl	8001d60 <check_fs>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8001ee8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d14b      	bne.n	8001f88 <find_volume+0x17c>
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	643b      	str	r3, [r7, #64]	; 0x40
 8001ef4:	e01f      	b.n	8001f36 <find_volume+0x12a>
 8001ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ef8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001efc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001efe:	011b      	lsls	r3, r3, #4
 8001f00:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8001f04:	4413      	add	r3, r2
 8001f06:	633b      	str	r3, [r7, #48]	; 0x30
 8001f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f0a:	3304      	adds	r3, #4
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d006      	beq.n	8001f20 <find_volume+0x114>
 8001f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f14:	3308      	adds	r3, #8
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe feca 	bl	8000cb0 <ld_dword>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	e000      	b.n	8001f22 <find_volume+0x116>
 8001f20:	2200      	movs	r2, #0
 8001f22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8001f2a:	440b      	add	r3, r1
 8001f2c:	f843 2c44 	str.w	r2, [r3, #-68]
 8001f30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f32:	3301      	adds	r3, #1
 8001f34:	643b      	str	r3, [r7, #64]	; 0x40
 8001f36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f38:	2b03      	cmp	r3, #3
 8001f3a:	d9dc      	bls.n	8001ef6 <find_volume+0xea>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	643b      	str	r3, [r7, #64]	; 0x40
 8001f40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d002      	beq.n	8001f4c <find_volume+0x140>
 8001f46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f48:	3b01      	subs	r3, #1
 8001f4a:	643b      	str	r3, [r7, #64]	; 0x40
 8001f4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001f54:	4413      	add	r3, r2
 8001f56:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8001f5a:	653b      	str	r3, [r7, #80]	; 0x50
 8001f5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d005      	beq.n	8001f6e <find_volume+0x162>
 8001f62:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001f64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001f66:	f7ff fefb 	bl	8001d60 <check_fs>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	e000      	b.n	8001f70 <find_volume+0x164>
 8001f6e:	2303      	movs	r3, #3
 8001f70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8001f74:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d905      	bls.n	8001f88 <find_volume+0x17c>
 8001f7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f7e:	3301      	adds	r3, #1
 8001f80:	643b      	str	r3, [r7, #64]	; 0x40
 8001f82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d9e1      	bls.n	8001f4c <find_volume+0x140>
 8001f88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001f8c:	2b04      	cmp	r3, #4
 8001f8e:	d101      	bne.n	8001f94 <find_volume+0x188>
 8001f90:	2301      	movs	r3, #1
 8001f92:	e187      	b.n	80022a4 <find_volume+0x498>
 8001f94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d901      	bls.n	8001fa0 <find_volume+0x194>
 8001f9c:	230d      	movs	r3, #13
 8001f9e:	e181      	b.n	80022a4 <find_volume+0x498>
 8001fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fa2:	3330      	adds	r3, #48	; 0x30
 8001fa4:	330b      	adds	r3, #11
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe fe6a 	bl	8000c80 <ld_word>
 8001fac:	4603      	mov	r3, r0
 8001fae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fb2:	d001      	beq.n	8001fb8 <find_volume+0x1ac>
 8001fb4:	230d      	movs	r3, #13
 8001fb6:	e175      	b.n	80022a4 <find_volume+0x498>
 8001fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fba:	3330      	adds	r3, #48	; 0x30
 8001fbc:	3316      	adds	r3, #22
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7fe fe5e 	bl	8000c80 <ld_word>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001fc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d106      	bne.n	8001fdc <find_volume+0x1d0>
 8001fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fd0:	3330      	adds	r3, #48	; 0x30
 8001fd2:	3324      	adds	r3, #36	; 0x24
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7fe fe6b 	bl	8000cb0 <ld_dword>
 8001fda:	64f8      	str	r0, [r7, #76]	; 0x4c
 8001fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fde:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001fe0:	619a      	str	r2, [r3, #24]
 8001fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fe4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8001fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fea:	709a      	strb	r2, [r3, #2]
 8001fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fee:	789b      	ldrb	r3, [r3, #2]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d005      	beq.n	8002000 <find_volume+0x1f4>
 8001ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ff6:	789b      	ldrb	r3, [r3, #2]
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d001      	beq.n	8002000 <find_volume+0x1f4>
 8001ffc:	230d      	movs	r3, #13
 8001ffe:	e151      	b.n	80022a4 <find_volume+0x498>
 8002000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002002:	789b      	ldrb	r3, [r3, #2]
 8002004:	461a      	mov	r2, r3
 8002006:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002008:	fb02 f303 	mul.w	r3, r2, r3
 800200c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800200e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002010:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002014:	b29a      	uxth	r2, r3
 8002016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002018:	815a      	strh	r2, [r3, #10]
 800201a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800201c:	895b      	ldrh	r3, [r3, #10]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d008      	beq.n	8002034 <find_volume+0x228>
 8002022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002024:	895b      	ldrh	r3, [r3, #10]
 8002026:	461a      	mov	r2, r3
 8002028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800202a:	895b      	ldrh	r3, [r3, #10]
 800202c:	3b01      	subs	r3, #1
 800202e:	4013      	ands	r3, r2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <find_volume+0x22c>
 8002034:	230d      	movs	r3, #13
 8002036:	e135      	b.n	80022a4 <find_volume+0x498>
 8002038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800203a:	3330      	adds	r3, #48	; 0x30
 800203c:	3311      	adds	r3, #17
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fe1e 	bl	8000c80 <ld_word>
 8002044:	4603      	mov	r3, r0
 8002046:	461a      	mov	r2, r3
 8002048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800204a:	811a      	strh	r2, [r3, #8]
 800204c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800204e:	891b      	ldrh	r3, [r3, #8]
 8002050:	f003 030f 	and.w	r3, r3, #15
 8002054:	b29b      	uxth	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <find_volume+0x252>
 800205a:	230d      	movs	r3, #13
 800205c:	e122      	b.n	80022a4 <find_volume+0x498>
 800205e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002060:	3330      	adds	r3, #48	; 0x30
 8002062:	3313      	adds	r3, #19
 8002064:	4618      	mov	r0, r3
 8002066:	f7fe fe0b 	bl	8000c80 <ld_word>
 800206a:	4603      	mov	r3, r0
 800206c:	64bb      	str	r3, [r7, #72]	; 0x48
 800206e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002070:	2b00      	cmp	r3, #0
 8002072:	d106      	bne.n	8002082 <find_volume+0x276>
 8002074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002076:	3330      	adds	r3, #48	; 0x30
 8002078:	3320      	adds	r3, #32
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe fe18 	bl	8000cb0 <ld_dword>
 8002080:	64b8      	str	r0, [r7, #72]	; 0x48
 8002082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002084:	3330      	adds	r3, #48	; 0x30
 8002086:	330e      	adds	r3, #14
 8002088:	4618      	mov	r0, r3
 800208a:	f7fe fdf9 	bl	8000c80 <ld_word>
 800208e:	4603      	mov	r3, r0
 8002090:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002092:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002094:	2b00      	cmp	r3, #0
 8002096:	d101      	bne.n	800209c <find_volume+0x290>
 8002098:	230d      	movs	r3, #13
 800209a:	e103      	b.n	80022a4 <find_volume+0x498>
 800209c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800209e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020a0:	4413      	add	r3, r2
 80020a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020a4:	8912      	ldrh	r2, [r2, #8]
 80020a6:	0912      	lsrs	r2, r2, #4
 80020a8:	b292      	uxth	r2, r2
 80020aa:	4413      	add	r3, r2
 80020ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80020ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80020b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d201      	bcs.n	80020ba <find_volume+0x2ae>
 80020b6:	230d      	movs	r3, #13
 80020b8:	e0f4      	b.n	80022a4 <find_volume+0x498>
 80020ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80020bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020c2:	8952      	ldrh	r2, [r2, #10]
 80020c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d103      	bne.n	80020d8 <find_volume+0x2cc>
 80020d0:	230d      	movs	r3, #13
 80020d2:	e0e7      	b.n	80022a4 <find_volume+0x498>
 80020d4:	20000034 	.word	0x20000034
 80020d8:	2300      	movs	r3, #0
 80020da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80020de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e0:	4a72      	ldr	r2, [pc, #456]	; (80022ac <find_volume+0x4a0>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d802      	bhi.n	80020ec <find_volume+0x2e0>
 80020e6:	2303      	movs	r3, #3
 80020e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d802      	bhi.n	80020fc <find_volume+0x2f0>
 80020f6:	2302      	movs	r3, #2
 80020f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80020fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fe:	f640 72f5 	movw	r2, #4085	; 0xff5
 8002102:	4293      	cmp	r3, r2
 8002104:	d802      	bhi.n	800210c <find_volume+0x300>
 8002106:	2301      	movs	r3, #1
 8002108:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800210c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002110:	2b00      	cmp	r3, #0
 8002112:	d101      	bne.n	8002118 <find_volume+0x30c>
 8002114:	230d      	movs	r3, #13
 8002116:	e0c5      	b.n	80022a4 <find_volume+0x498>
 8002118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211a:	1c9a      	adds	r2, r3, #2
 800211c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800211e:	615a      	str	r2, [r3, #20]
 8002120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002122:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002124:	61da      	str	r2, [r3, #28]
 8002126:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002128:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800212a:	441a      	add	r2, r3
 800212c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800212e:	621a      	str	r2, [r3, #32]
 8002130:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002134:	441a      	add	r2, r3
 8002136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002138:	629a      	str	r2, [r3, #40]	; 0x28
 800213a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800213e:	2b03      	cmp	r3, #3
 8002140:	d11e      	bne.n	8002180 <find_volume+0x374>
 8002142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002144:	3330      	adds	r3, #48	; 0x30
 8002146:	332a      	adds	r3, #42	; 0x2a
 8002148:	4618      	mov	r0, r3
 800214a:	f7fe fd99 	bl	8000c80 <ld_word>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <find_volume+0x34c>
 8002154:	230d      	movs	r3, #13
 8002156:	e0a5      	b.n	80022a4 <find_volume+0x498>
 8002158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800215a:	891b      	ldrh	r3, [r3, #8]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <find_volume+0x358>
 8002160:	230d      	movs	r3, #13
 8002162:	e09f      	b.n	80022a4 <find_volume+0x498>
 8002164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002166:	3330      	adds	r3, #48	; 0x30
 8002168:	332c      	adds	r3, #44	; 0x2c
 800216a:	4618      	mov	r0, r3
 800216c:	f7fe fda0 	bl	8000cb0 <ld_dword>
 8002170:	4602      	mov	r2, r0
 8002172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002174:	625a      	str	r2, [r3, #36]	; 0x24
 8002176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	647b      	str	r3, [r7, #68]	; 0x44
 800217e:	e01f      	b.n	80021c0 <find_volume+0x3b4>
 8002180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002182:	891b      	ldrh	r3, [r3, #8]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <find_volume+0x380>
 8002188:	230d      	movs	r3, #13
 800218a:	e08b      	b.n	80022a4 <find_volume+0x498>
 800218c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800218e:	6a1a      	ldr	r2, [r3, #32]
 8002190:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002192:	441a      	add	r2, r3
 8002194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002196:	625a      	str	r2, [r3, #36]	; 0x24
 8002198:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800219c:	2b02      	cmp	r3, #2
 800219e:	d103      	bne.n	80021a8 <find_volume+0x39c>
 80021a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021a2:	695b      	ldr	r3, [r3, #20]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	e00a      	b.n	80021be <find_volume+0x3b2>
 80021a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021aa:	695a      	ldr	r2, [r3, #20]
 80021ac:	4613      	mov	r3, r2
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	4413      	add	r3, r2
 80021b2:	085a      	lsrs	r2, r3, #1
 80021b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	4413      	add	r3, r2
 80021be:	647b      	str	r3, [r7, #68]	; 0x44
 80021c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021c2:	699a      	ldr	r2, [r3, #24]
 80021c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021c6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80021ca:	0a5b      	lsrs	r3, r3, #9
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d201      	bcs.n	80021d4 <find_volume+0x3c8>
 80021d0:	230d      	movs	r3, #13
 80021d2:	e067      	b.n	80022a4 <find_volume+0x498>
 80021d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021d6:	f04f 32ff 	mov.w	r2, #4294967295
 80021da:	611a      	str	r2, [r3, #16]
 80021dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021de:	691a      	ldr	r2, [r3, #16]
 80021e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021e2:	60da      	str	r2, [r3, #12]
 80021e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021e6:	2280      	movs	r2, #128	; 0x80
 80021e8:	711a      	strb	r2, [r3, #4]
 80021ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	d149      	bne.n	8002286 <find_volume+0x47a>
 80021f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021f4:	3330      	adds	r3, #48	; 0x30
 80021f6:	3330      	adds	r3, #48	; 0x30
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7fe fd41 	bl	8000c80 <ld_word>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b01      	cmp	r3, #1
 8002202:	d140      	bne.n	8002286 <find_volume+0x47a>
 8002204:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002206:	3301      	adds	r3, #1
 8002208:	4619      	mov	r1, r3
 800220a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800220c:	f7fe febd 	bl	8000f8a <move_window>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d137      	bne.n	8002286 <find_volume+0x47a>
 8002216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002218:	2200      	movs	r2, #0
 800221a:	711a      	strb	r2, [r3, #4]
 800221c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800221e:	3330      	adds	r3, #48	; 0x30
 8002220:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe fd2b 	bl	8000c80 <ld_word>
 800222a:	4603      	mov	r3, r0
 800222c:	461a      	mov	r2, r3
 800222e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002232:	429a      	cmp	r2, r3
 8002234:	d127      	bne.n	8002286 <find_volume+0x47a>
 8002236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002238:	3330      	adds	r3, #48	; 0x30
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe fd38 	bl	8000cb0 <ld_dword>
 8002240:	4602      	mov	r2, r0
 8002242:	4b1b      	ldr	r3, [pc, #108]	; (80022b0 <find_volume+0x4a4>)
 8002244:	429a      	cmp	r2, r3
 8002246:	d11e      	bne.n	8002286 <find_volume+0x47a>
 8002248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800224a:	3330      	adds	r3, #48	; 0x30
 800224c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8002250:	4618      	mov	r0, r3
 8002252:	f7fe fd2d 	bl	8000cb0 <ld_dword>
 8002256:	4602      	mov	r2, r0
 8002258:	4b16      	ldr	r3, [pc, #88]	; (80022b4 <find_volume+0x4a8>)
 800225a:	429a      	cmp	r2, r3
 800225c:	d113      	bne.n	8002286 <find_volume+0x47a>
 800225e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002260:	3330      	adds	r3, #48	; 0x30
 8002262:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe fd22 	bl	8000cb0 <ld_dword>
 800226c:	4602      	mov	r2, r0
 800226e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002270:	611a      	str	r2, [r3, #16]
 8002272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002274:	3330      	adds	r3, #48	; 0x30
 8002276:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800227a:	4618      	mov	r0, r3
 800227c:	f7fe fd18 	bl	8000cb0 <ld_dword>
 8002280:	4602      	mov	r2, r0
 8002282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002288:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800228c:	701a      	strb	r2, [r3, #0]
 800228e:	4b0a      	ldr	r3, [pc, #40]	; (80022b8 <find_volume+0x4ac>)
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	3301      	adds	r3, #1
 8002294:	b29a      	uxth	r2, r3
 8002296:	4b08      	ldr	r3, [pc, #32]	; (80022b8 <find_volume+0x4ac>)
 8002298:	801a      	strh	r2, [r3, #0]
 800229a:	4b07      	ldr	r3, [pc, #28]	; (80022b8 <find_volume+0x4ac>)
 800229c:	881a      	ldrh	r2, [r3, #0]
 800229e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022a0:	80da      	strh	r2, [r3, #6]
 80022a2:	2300      	movs	r3, #0
 80022a4:	4618      	mov	r0, r3
 80022a6:	3758      	adds	r7, #88	; 0x58
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	0ffffff5 	.word	0x0ffffff5
 80022b0:	41615252 	.word	0x41615252
 80022b4:	61417272 	.word	0x61417272
 80022b8:	20000038 	.word	0x20000038

080022bc <validate>:
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
 80022c6:	2309      	movs	r3, #9
 80022c8:	73fb      	strb	r3, [r7, #15]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d01c      	beq.n	800230a <validate+0x4e>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d018      	beq.n	800230a <validate+0x4e>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d013      	beq.n	800230a <validate+0x4e>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	889a      	ldrh	r2, [r3, #4]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	88db      	ldrh	r3, [r3, #6]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d10c      	bne.n	800230a <validate+0x4e>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	785b      	ldrb	r3, [r3, #1]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7fe fb76 	bl	80009e8 <disk_status>
 80022fc:	4603      	mov	r3, r0
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <validate+0x4e>
 8002306:	2300      	movs	r3, #0
 8002308:	73fb      	strb	r3, [r7, #15]
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d102      	bne.n	8002316 <validate+0x5a>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	e000      	b.n	8002318 <validate+0x5c>
 8002316:	2300      	movs	r3, #0
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	6013      	str	r3, [r2, #0]
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <f_open>:
 8002326:	b590      	push	{r4, r7, lr}
 8002328:	b099      	sub	sp, #100	; 0x64
 800232a:	af00      	add	r7, sp, #0
 800232c:	60f8      	str	r0, [r7, #12]
 800232e:	60b9      	str	r1, [r7, #8]
 8002330:	4613      	mov	r3, r2
 8002332:	71fb      	strb	r3, [r7, #7]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <f_open+0x18>
 800233a:	2309      	movs	r3, #9
 800233c:	e172      	b.n	8002624 <f_open+0x2fe>
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002344:	71fb      	strb	r3, [r7, #7]
 8002346:	79fa      	ldrb	r2, [r7, #7]
 8002348:	f107 0114 	add.w	r1, r7, #20
 800234c:	f107 0308 	add.w	r3, r7, #8
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff fd5b 	bl	8001e0c <find_volume>
 8002356:	4603      	mov	r3, r0
 8002358:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800235c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002360:	2b00      	cmp	r3, #0
 8002362:	f040 8156 	bne.w	8002612 <f_open+0x2ec>
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	61bb      	str	r3, [r7, #24]
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	f107 0318 	add.w	r3, r7, #24
 8002370:	4611      	mov	r1, r2
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff fc40 	bl	8001bf8 <follow_path>
 8002378:	4603      	mov	r3, r0
 800237a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800237e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002382:	2b00      	cmp	r3, #0
 8002384:	d107      	bne.n	8002396 <f_open+0x70>
 8002386:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800238a:	b25b      	sxtb	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	da02      	bge.n	8002396 <f_open+0x70>
 8002390:	2306      	movs	r3, #6
 8002392:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002396:	79fb      	ldrb	r3, [r7, #7]
 8002398:	f003 031c 	and.w	r3, r3, #28
 800239c:	2b00      	cmp	r3, #0
 800239e:	d073      	beq.n	8002488 <f_open+0x162>
 80023a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d010      	beq.n	80023ca <f_open+0xa4>
 80023a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d107      	bne.n	80023c0 <f_open+0x9a>
 80023b0:	f107 0318 	add.w	r3, r7, #24
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff fb2a 	bl	8001a0e <dir_register>
 80023ba:	4603      	mov	r3, r0
 80023bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80023c0:	79fb      	ldrb	r3, [r7, #7]
 80023c2:	f043 0308 	orr.w	r3, r3, #8
 80023c6:	71fb      	strb	r3, [r7, #7]
 80023c8:	e010      	b.n	80023ec <f_open+0xc6>
 80023ca:	7fbb      	ldrb	r3, [r7, #30]
 80023cc:	f003 0311 	and.w	r3, r3, #17
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <f_open+0xb6>
 80023d4:	2307      	movs	r3, #7
 80023d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80023da:	e007      	b.n	80023ec <f_open+0xc6>
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	f003 0304 	and.w	r3, r3, #4
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d002      	beq.n	80023ec <f_open+0xc6>
 80023e6:	2308      	movs	r3, #8
 80023e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80023ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d163      	bne.n	80024bc <f_open+0x196>
 80023f4:	79fb      	ldrb	r3, [r7, #7]
 80023f6:	f003 0308 	and.w	r3, r3, #8
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d05e      	beq.n	80024bc <f_open+0x196>
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002402:	4611      	mov	r1, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff fa6e 	bl	80018e6 <ld_clust>
 800240a:	6538      	str	r0, [r7, #80]	; 0x50
 800240c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800240e:	f103 040e 	add.w	r4, r3, #14
 8002412:	f7fe fc2b 	bl	8000c6c <get_fattime>
 8002416:	4603      	mov	r3, r0
 8002418:	4619      	mov	r1, r3
 800241a:	4620      	mov	r0, r4
 800241c:	f7fe fc86 	bl	8000d2c <st_dword>
 8002420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002422:	330b      	adds	r3, #11
 8002424:	2220      	movs	r2, #32
 8002426:	701a      	strb	r2, [r3, #0]
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800242c:	2200      	movs	r2, #0
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff fa78 	bl	8001924 <st_clust>
 8002434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002436:	331c      	adds	r3, #28
 8002438:	2100      	movs	r1, #0
 800243a:	4618      	mov	r0, r3
 800243c:	f7fe fc76 	bl	8000d2c <st_dword>
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	2201      	movs	r2, #1
 8002444:	70da      	strb	r2, [r3, #3]
 8002446:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002448:	2b00      	cmp	r3, #0
 800244a:	d037      	beq.n	80024bc <f_open+0x196>
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002450:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002452:	f107 0318 	add.w	r3, r7, #24
 8002456:	2200      	movs	r2, #0
 8002458:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe ff6d 	bl	800133a <remove_chain>
 8002460:	4603      	mov	r3, r0
 8002462:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002466:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800246a:	2b00      	cmp	r3, #0
 800246c:	d126      	bne.n	80024bc <f_open+0x196>
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002472:	4618      	mov	r0, r3
 8002474:	f7fe fd89 	bl	8000f8a <move_window>
 8002478:	4603      	mov	r3, r0
 800247a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002482:	3a01      	subs	r2, #1
 8002484:	60da      	str	r2, [r3, #12]
 8002486:	e019      	b.n	80024bc <f_open+0x196>
 8002488:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800248c:	2b00      	cmp	r3, #0
 800248e:	d115      	bne.n	80024bc <f_open+0x196>
 8002490:	7fbb      	ldrb	r3, [r7, #30]
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <f_open+0x17c>
 800249a:	2304      	movs	r3, #4
 800249c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80024a0:	e00c      	b.n	80024bc <f_open+0x196>
 80024a2:	79fb      	ldrb	r3, [r7, #7]
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d007      	beq.n	80024bc <f_open+0x196>
 80024ac:	7fbb      	ldrb	r3, [r7, #30]
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <f_open+0x196>
 80024b6:	2307      	movs	r3, #7
 80024b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80024bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10f      	bne.n	80024e4 <f_open+0x1be>
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	f003 0308 	and.w	r3, r3, #8
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d003      	beq.n	80024d6 <f_open+0x1b0>
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024d4:	71fb      	strb	r3, [r7, #7]
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	621a      	str	r2, [r3, #32]
 80024de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	625a      	str	r2, [r3, #36]	; 0x24
 80024e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	f040 8092 	bne.w	8002612 <f_open+0x2ec>
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff f9f6 	bl	80018e6 <ld_clust>
 80024fa:	4602      	mov	r2, r0
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	609a      	str	r2, [r3, #8]
 8002500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002502:	331c      	adds	r3, #28
 8002504:	4618      	mov	r0, r3
 8002506:	f7fe fbd3 	bl	8000cb0 <ld_dword>
 800250a:	4602      	mov	r2, r0
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	60da      	str	r2, [r3, #12]
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	88da      	ldrh	r2, [r3, #6]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	809a      	strh	r2, [r3, #4]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	79fa      	ldrb	r2, [r7, #7]
 8002522:	741a      	strb	r2, [r3, #16]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2200      	movs	r2, #0
 8002528:	745a      	strb	r2, [r3, #17]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	61da      	str	r2, [r3, #28]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2200      	movs	r2, #0
 8002534:	615a      	str	r2, [r3, #20]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	3328      	adds	r3, #40	; 0x28
 800253a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800253e:	2100      	movs	r1, #0
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe fc40 	bl	8000dc6 <mem_set>
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b00      	cmp	r3, #0
 800254e:	d060      	beq.n	8002612 <f_open+0x2ec>
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d05c      	beq.n	8002612 <f_open+0x2ec>
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	68da      	ldr	r2, [r3, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	615a      	str	r2, [r3, #20]
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	895b      	ldrh	r3, [r3, #10]
 8002564:	025b      	lsls	r3, r3, #9
 8002566:	64bb      	str	r3, [r7, #72]	; 0x48
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	65bb      	str	r3, [r7, #88]	; 0x58
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	657b      	str	r3, [r7, #84]	; 0x54
 8002574:	e016      	b.n	80025a4 <f_open+0x27e>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800257a:	4618      	mov	r0, r3
 800257c:	f7fe fd51 	bl	8001022 <get_fat>
 8002580:	65b8      	str	r0, [r7, #88]	; 0x58
 8002582:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002584:	2b01      	cmp	r3, #1
 8002586:	d802      	bhi.n	800258e <f_open+0x268>
 8002588:	2302      	movs	r3, #2
 800258a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800258e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002594:	d102      	bne.n	800259c <f_open+0x276>
 8002596:	2301      	movs	r3, #1
 8002598:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800259c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800259e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	657b      	str	r3, [r7, #84]	; 0x54
 80025a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d103      	bne.n	80025b4 <f_open+0x28e>
 80025ac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80025ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d8e0      	bhi.n	8002576 <f_open+0x250>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80025b8:	619a      	str	r2, [r3, #24]
 80025ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d127      	bne.n	8002612 <f_open+0x2ec>
 80025c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d022      	beq.n	8002612 <f_open+0x2ec>
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fe fd07 	bl	8000fe4 <clst2sect>
 80025d6:	6478      	str	r0, [r7, #68]	; 0x44
 80025d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d103      	bne.n	80025e6 <f_open+0x2c0>
 80025de:	2302      	movs	r3, #2
 80025e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80025e4:	e015      	b.n	8002612 <f_open+0x2ec>
 80025e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025e8:	0a5a      	lsrs	r2, r3, #9
 80025ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ec:	441a      	add	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	61da      	str	r2, [r3, #28]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	7858      	ldrb	r0, [r3, #1]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	69da      	ldr	r2, [r3, #28]
 8002600:	2301      	movs	r3, #1
 8002602:	f7fe fa07 	bl	8000a14 <disk_read>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d002      	beq.n	8002612 <f_open+0x2ec>
 800260c:	2301      	movs	r3, #1
 800260e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002612:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002616:	2b00      	cmp	r3, #0
 8002618:	d002      	beq.n	8002620 <f_open+0x2fa>
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002624:	4618      	mov	r0, r3
 8002626:	3764      	adds	r7, #100	; 0x64
 8002628:	46bd      	mov	sp, r7
 800262a:	bd90      	pop	{r4, r7, pc}

0800262c <f_write>:
 800262c:	b580      	push	{r7, lr}
 800262e:	b08c      	sub	sp, #48	; 0x30
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
 8002638:	603b      	str	r3, [r7, #0]
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	61fb      	str	r3, [r7, #28]
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f107 0210 	add.w	r2, r7, #16
 800264a:	4611      	mov	r1, r2
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff fe35 	bl	80022bc <validate>
 8002652:	4603      	mov	r3, r0
 8002654:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002658:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800265c:	2b00      	cmp	r3, #0
 800265e:	d107      	bne.n	8002670 <f_write+0x44>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	7c5b      	ldrb	r3, [r3, #17]
 8002664:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002668:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800266c:	2b00      	cmp	r3, #0
 800266e:	d002      	beq.n	8002676 <f_write+0x4a>
 8002670:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002674:	e13f      	b.n	80028f6 <f_write+0x2ca>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	7c1b      	ldrb	r3, [r3, #16]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <f_write+0x5a>
 8002682:	2307      	movs	r3, #7
 8002684:	e137      	b.n	80028f6 <f_write+0x2ca>
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	695a      	ldr	r2, [r3, #20]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	441a      	add	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	429a      	cmp	r2, r3
 8002694:	f080 8121 	bcs.w	80028da <f_write+0x2ae>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	43db      	mvns	r3, r3
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	e11b      	b.n	80028da <f_write+0x2ae>
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f040 80d7 	bne.w	800285e <f_write+0x232>
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	695b      	ldr	r3, [r3, #20]
 80026b4:	0a5b      	lsrs	r3, r3, #9
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	8952      	ldrh	r2, [r2, #10]
 80026ba:	3a01      	subs	r2, #1
 80026bc:	4013      	ands	r3, r2
 80026be:	61bb      	str	r3, [r7, #24]
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d137      	bne.n	8002736 <f_write+0x10a>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10c      	bne.n	80026e8 <f_write+0xbc>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80026d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d10e      	bne.n	80026f8 <f_write+0xcc>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2100      	movs	r1, #0
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fe90 	bl	8001404 <create_chain>
 80026e4:	62b8      	str	r0, [r7, #40]	; 0x28
 80026e6:	e007      	b.n	80026f8 <f_write+0xcc>
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	4619      	mov	r1, r3
 80026f0:	4610      	mov	r0, r2
 80026f2:	f7fe fe87 	bl	8001404 <create_chain>
 80026f6:	62b8      	str	r0, [r7, #40]	; 0x28
 80026f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 80f2 	beq.w	80028e4 <f_write+0x2b8>
 8002700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002702:	2b01      	cmp	r3, #1
 8002704:	d104      	bne.n	8002710 <f_write+0xe4>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2202      	movs	r2, #2
 800270a:	745a      	strb	r2, [r3, #17]
 800270c:	2302      	movs	r3, #2
 800270e:	e0f2      	b.n	80028f6 <f_write+0x2ca>
 8002710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002716:	d104      	bne.n	8002722 <f_write+0xf6>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2201      	movs	r2, #1
 800271c:	745a      	strb	r2, [r3, #17]
 800271e:	2301      	movs	r3, #1
 8002720:	e0e9      	b.n	80028f6 <f_write+0x2ca>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002726:	619a      	str	r2, [r3, #24]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d102      	bne.n	8002736 <f_write+0x10a>
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002734:	609a      	str	r2, [r3, #8]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	7c1b      	ldrb	r3, [r3, #16]
 800273a:	b25b      	sxtb	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	da18      	bge.n	8002772 <f_write+0x146>
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	7858      	ldrb	r0, [r3, #1]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	69da      	ldr	r2, [r3, #28]
 800274e:	2301      	movs	r3, #1
 8002750:	f7fe f9ca 	bl	8000ae8 <disk_write>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d004      	beq.n	8002764 <f_write+0x138>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2201      	movs	r2, #1
 800275e:	745a      	strb	r2, [r3, #17]
 8002760:	2301      	movs	r3, #1
 8002762:	e0c8      	b.n	80028f6 <f_write+0x2ca>
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	7c1b      	ldrb	r3, [r3, #16]
 8002768:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800276c:	b2da      	uxtb	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	741a      	strb	r2, [r3, #16]
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	4619      	mov	r1, r3
 800277a:	4610      	mov	r0, r2
 800277c:	f7fe fc32 	bl	8000fe4 <clst2sect>
 8002780:	6178      	str	r0, [r7, #20]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d104      	bne.n	8002792 <f_write+0x166>
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2202      	movs	r2, #2
 800278c:	745a      	strb	r2, [r3, #17]
 800278e:	2302      	movs	r3, #2
 8002790:	e0b1      	b.n	80028f6 <f_write+0x2ca>
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	4413      	add	r3, r2
 8002798:	617b      	str	r3, [r7, #20]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	0a5b      	lsrs	r3, r3, #9
 800279e:	623b      	str	r3, [r7, #32]
 80027a0:	6a3b      	ldr	r3, [r7, #32]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d03c      	beq.n	8002820 <f_write+0x1f4>
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	6a3b      	ldr	r3, [r7, #32]
 80027aa:	4413      	add	r3, r2
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	8952      	ldrh	r2, [r2, #10]
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d905      	bls.n	80027c0 <f_write+0x194>
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	895b      	ldrh	r3, [r3, #10]
 80027b8:	461a      	mov	r2, r3
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	623b      	str	r3, [r7, #32]
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	7858      	ldrb	r0, [r3, #1]
 80027c4:	6a3b      	ldr	r3, [r7, #32]
 80027c6:	697a      	ldr	r2, [r7, #20]
 80027c8:	69f9      	ldr	r1, [r7, #28]
 80027ca:	f7fe f98d 	bl	8000ae8 <disk_write>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d004      	beq.n	80027de <f_write+0x1b2>
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2201      	movs	r2, #1
 80027d8:	745a      	strb	r2, [r3, #17]
 80027da:	2301      	movs	r3, #1
 80027dc:	e08b      	b.n	80028f6 <f_write+0x2ca>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	69da      	ldr	r2, [r3, #28]
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	6a3a      	ldr	r2, [r7, #32]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d915      	bls.n	8002818 <f_write+0x1ec>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f103 0028 	add.w	r0, r3, #40	; 0x28
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	69da      	ldr	r2, [r3, #28]
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	025b      	lsls	r3, r3, #9
 80027fc:	69fa      	ldr	r2, [r7, #28]
 80027fe:	4413      	add	r3, r2
 8002800:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002804:	4619      	mov	r1, r3
 8002806:	f7fe fabd 	bl	8000d84 <mem_cpy>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	7c1b      	ldrb	r3, [r3, #16]
 800280e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002812:	b2da      	uxtb	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	741a      	strb	r2, [r3, #16]
 8002818:	6a3b      	ldr	r3, [r7, #32]
 800281a:	025b      	lsls	r3, r3, #9
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
 800281e:	e03f      	b.n	80028a0 <f_write+0x274>
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	69db      	ldr	r3, [r3, #28]
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	429a      	cmp	r2, r3
 8002828:	d016      	beq.n	8002858 <f_write+0x22c>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	695a      	ldr	r2, [r3, #20]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	429a      	cmp	r2, r3
 8002834:	d210      	bcs.n	8002858 <f_write+0x22c>
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	7858      	ldrb	r0, [r3, #1]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002840:	2301      	movs	r3, #1
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	f7fe f8e6 	bl	8000a14 <disk_read>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d004      	beq.n	8002858 <f_write+0x22c>
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2201      	movs	r2, #1
 8002852:	745a      	strb	r2, [r3, #17]
 8002854:	2301      	movs	r3, #1
 8002856:	e04e      	b.n	80028f6 <f_write+0x2ca>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	61da      	str	r2, [r3, #28]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002866:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800286a:	627b      	str	r3, [r7, #36]	; 0x24
 800286c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	429a      	cmp	r2, r3
 8002872:	d901      	bls.n	8002878 <f_write+0x24c>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	627b      	str	r3, [r7, #36]	; 0x24
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002886:	4413      	add	r3, r2
 8002888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800288a:	69f9      	ldr	r1, [r7, #28]
 800288c:	4618      	mov	r0, r3
 800288e:	f7fe fa79 	bl	8000d84 <mem_cpy>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	7c1b      	ldrb	r3, [r3, #16]
 8002896:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800289a:	b2da      	uxtb	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	741a      	strb	r2, [r3, #16]
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	607b      	str	r3, [r7, #4]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ae:	441a      	add	r2, r3
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	69fa      	ldr	r2, [r7, #28]
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	4413      	add	r3, r2
 80028ba:	61fb      	str	r3, [r7, #28]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	695a      	ldr	r2, [r3, #20]
 80028c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c2:	441a      	add	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	615a      	str	r2, [r3, #20]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	68da      	ldr	r2, [r3, #12]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	bf38      	it	cc
 80028d4:	461a      	movcc	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	60da      	str	r2, [r3, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f47f aee0 	bne.w	80026a2 <f_write+0x76>
 80028e2:	e000      	b.n	80028e6 <f_write+0x2ba>
 80028e4:	bf00      	nop
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	7c1b      	ldrb	r3, [r3, #16]
 80028ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	741a      	strb	r2, [r3, #16]
 80028f4:	2300      	movs	r3, #0
 80028f6:	4618      	mov	r0, r3
 80028f8:	3730      	adds	r7, #48	; 0x30
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <HAL_TIM_PeriodElapsedCallback>:



/*--------------------Odczyt z mikrofonu------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef*htim)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
	if(htim->Instance== TIM4)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a1a      	ldr	r2, [pc, #104]	; (8002978 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d12e      	bne.n	8002970 <HAL_TIM_PeriodElapsedCallback+0x70>
	{
		if (recording)
 8002912:	4b1a      	ldr	r3, [pc, #104]	; (800297c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d02a      	beq.n	8002970 <HAL_TIM_PeriodElapsedCallback+0x70>
		{
		HAL_ADC_Start(&hadc1);
 800291a:	4819      	ldr	r0, [pc, #100]	; (8002980 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800291c:	f000 ff2c 	bl	8003778 <HAL_ADC_Start>
			  if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8002920:	210a      	movs	r1, #10
 8002922:	4817      	ldr	r0, [pc, #92]	; (8002980 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002924:	f000 ffee 	bl	8003904 <HAL_ADC_PollForConversion>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d120      	bne.n	8002970 <HAL_TIM_PeriodElapsedCallback+0x70>
			  {
				  adc_value = HAL_ADC_GetValue(&hadc1);
 800292e:	4814      	ldr	r0, [pc, #80]	; (8002980 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002930:	f001 f86c 	bl	8003a0c <HAL_ADC_GetValue>
 8002934:	4603      	mov	r3, r0
 8002936:	b29a      	uxth	r2, r3
 8002938:	4b12      	ldr	r3, [pc, #72]	; (8002984 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800293a:	801a      	strh	r2, [r3, #0]
				  x = (int16_t)(2.95/(double)4096) * adc_value;
 800293c:	4b12      	ldr	r3, [pc, #72]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800293e:	2200      	movs	r2, #0
 8002940:	801a      	strh	r2, [r3, #0]
				  data_chunk[data_iterator] = x;
 8002942:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a10      	ldr	r2, [pc, #64]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002948:	8812      	ldrh	r2, [r2, #0]
 800294a:	b211      	sxth	r1, r2
 800294c:	4a10      	ldr	r2, [pc, #64]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800294e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  data_iterator++;
 8002952:	4b0e      	ldr	r3, [pc, #56]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	3301      	adds	r3, #1
 8002958:	4a0c      	ldr	r2, [pc, #48]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800295a:	6013      	str	r3, [r2, #0]
				  if (data_iterator == 250)
 800295c:	4b0b      	ldr	r3, [pc, #44]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2bfa      	cmp	r3, #250	; 0xfa
 8002962:	d105      	bne.n	8002970 <HAL_TIM_PeriodElapsedCallback+0x70>
					  {
					  SaveChunk(file_name, data_chunk);
 8002964:	4b0b      	ldr	r3, [pc, #44]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4909      	ldr	r1, [pc, #36]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800296a:	4618      	mov	r0, r3
 800296c:	f000 fb8b 	bl	8003086 <SaveChunk>
					  }
			  }
		}
	}
}
 8002970:	bf00      	nop
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40000800 	.word	0x40000800
 800297c:	2000003c 	.word	0x2000003c
 8002980:	20000334 	.word	0x20000334
 8002984:	20000108 	.word	0x20000108
 8002988:	20000044 	.word	0x20000044
 800298c:	20000040 	.word	0x20000040
 8002990:	20000494 	.word	0x20000494
 8002994:	20000004 	.word	0x20000004

08002998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/


/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800299c:	f000 fe36 	bl	800360c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029a0:	f000 f82a 	bl	80029f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029a4:	f000 faa6 	bl	8002ef4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80029a8:	f000 f942 	bl	8002c30 <MX_TIM2_Init>
  MX_TIM3_Init();
 80029ac:	f000 f99a 	bl	8002ce4 <MX_TIM3_Init>
  MX_SPI1_Init();
 80029b0:	f000 f908 	bl	8002bc4 <MX_SPI1_Init>
  MX_DAC_Init();
 80029b4:	f000 f8dc 	bl	8002b70 <MX_DAC_Init>
  MX_TIM5_Init();
 80029b8:	f000 fa50 	bl	8002e5c <MX_TIM5_Init>
  MX_ADC1_Init();
 80029bc:	f000 f886 	bl	8002acc <MX_ADC1_Init>
  MX_TIM4_Init();
 80029c0:	f000 fa00 	bl	8002dc4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80029c4:	2100      	movs	r1, #0
 80029c6:	4809      	ldr	r0, [pc, #36]	; (80029ec <main+0x54>)
 80029c8:	f002 fe1c 	bl	8005604 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80029cc:	2104      	movs	r1, #4
 80029ce:	4807      	ldr	r0, [pc, #28]	; (80029ec <main+0x54>)
 80029d0:	f002 fe18 	bl	8005604 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80029d4:	2108      	movs	r1, #8
 80029d6:	4805      	ldr	r0, [pc, #20]	; (80029ec <main+0x54>)
 80029d8:	f002 fe14 	bl	8005604 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80029dc:	2100      	movs	r1, #0
 80029de:	4804      	ldr	r0, [pc, #16]	; (80029f0 <main+0x58>)
 80029e0:	f002 fe10 	bl	8005604 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim5);
 80029e4:	4803      	ldr	r0, [pc, #12]	; (80029f4 <main+0x5c>)
 80029e6:	f002 fdbe 	bl	8005566 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80029ea:	e7fe      	b.n	80029ea <main+0x52>
 80029ec:	200000c8 	.word	0x200000c8
 80029f0:	200006e4 	.word	0x200006e4
 80029f4:	20000088 	.word	0x20000088

080029f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b094      	sub	sp, #80	; 0x50
 80029fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029fe:	f107 0320 	add.w	r3, r7, #32
 8002a02:	2230      	movs	r2, #48	; 0x30
 8002a04:	2100      	movs	r1, #0
 8002a06:	4618      	mov	r0, r3
 8002a08:	f003 fcac 	bl	8006364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a0c:	f107 030c 	add.w	r3, r7, #12
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	605a      	str	r2, [r3, #4]
 8002a16:	609a      	str	r2, [r3, #8]
 8002a18:	60da      	str	r2, [r3, #12]
 8002a1a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	4b28      	ldr	r3, [pc, #160]	; (8002ac4 <SystemClock_Config+0xcc>)
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	4a27      	ldr	r2, [pc, #156]	; (8002ac4 <SystemClock_Config+0xcc>)
 8002a26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a2a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a2c:	4b25      	ldr	r3, [pc, #148]	; (8002ac4 <SystemClock_Config+0xcc>)
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a34:	60bb      	str	r3, [r7, #8]
 8002a36:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a38:	2300      	movs	r3, #0
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	4b22      	ldr	r3, [pc, #136]	; (8002ac8 <SystemClock_Config+0xd0>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a21      	ldr	r2, [pc, #132]	; (8002ac8 <SystemClock_Config+0xd0>)
 8002a42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a46:	6013      	str	r3, [r2, #0]
 8002a48:	4b1f      	ldr	r3, [pc, #124]	; (8002ac8 <SystemClock_Config+0xd0>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a50:	607b      	str	r3, [r7, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a54:	2301      	movs	r3, #1
 8002a56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a5c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a66:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002a68:	2304      	movs	r3, #4
 8002a6a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a6c:	23a8      	movs	r3, #168	; 0xa8
 8002a6e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a70:	2302      	movs	r3, #2
 8002a72:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a74:	2304      	movs	r3, #4
 8002a76:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a78:	f107 0320 	add.w	r3, r7, #32
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f001 fd25 	bl	80044cc <HAL_RCC_OscConfig>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002a88:	f000 faf6 	bl	8003078 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a8c:	230f      	movs	r3, #15
 8002a8e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a90:	2302      	movs	r3, #2
 8002a92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a98:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a9c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aa2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002aa4:	f107 030c 	add.w	r3, r7, #12
 8002aa8:	2105      	movs	r1, #5
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f001 ff7e 	bl	80049ac <HAL_RCC_ClockConfig>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002ab6:	f000 fadf 	bl	8003078 <Error_Handler>
  }
}
 8002aba:	bf00      	nop
 8002abc:	3750      	adds	r7, #80	; 0x50
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40007000 	.word	0x40007000

08002acc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002ad2:	463b      	mov	r3, r7
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	605a      	str	r2, [r3, #4]
 8002ada:	609a      	str	r2, [r3, #8]
 8002adc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8002ade:	4b21      	ldr	r3, [pc, #132]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002ae0:	4a21      	ldr	r2, [pc, #132]	; (8002b68 <MX_ADC1_Init+0x9c>)
 8002ae2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002ae4:	4b1f      	ldr	r3, [pc, #124]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002ae6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002aea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002aec:	4b1d      	ldr	r3, [pc, #116]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002af2:	4b1c      	ldr	r3, [pc, #112]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002af8:	4b1a      	ldr	r3, [pc, #104]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002afe:	4b19      	ldr	r3, [pc, #100]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b06:	4b17      	ldr	r3, [pc, #92]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b0c:	4b15      	ldr	r3, [pc, #84]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002b0e:	4a17      	ldr	r2, [pc, #92]	; (8002b6c <MX_ADC1_Init+0xa0>)
 8002b10:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b12:	4b14      	ldr	r3, [pc, #80]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002b18:	4b12      	ldr	r3, [pc, #72]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b1e:	4b11      	ldr	r3, [pc, #68]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b26:	4b0f      	ldr	r3, [pc, #60]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002b28:	2201      	movs	r2, #1
 8002b2a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b2c:	480d      	ldr	r0, [pc, #52]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002b2e:	f000 fddf 	bl	80036f0 <HAL_ADC_Init>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d001      	beq.n	8002b3c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002b38:	f000 fa9e 	bl	8003078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002b3c:	230f      	movs	r3, #15
 8002b3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002b40:	2301      	movs	r3, #1
 8002b42:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002b44:	2300      	movs	r3, #0
 8002b46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b48:	463b      	mov	r3, r7
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4805      	ldr	r0, [pc, #20]	; (8002b64 <MX_ADC1_Init+0x98>)
 8002b4e:	f000 ff6b 	bl	8003a28 <HAL_ADC_ConfigChannel>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002b58:	f000 fa8e 	bl	8003078 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002b5c:	bf00      	nop
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	20000334 	.word	0x20000334
 8002b68:	40012000 	.word	0x40012000
 8002b6c:	0f000001 	.word	0x0f000001

08002b70 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002b76:	463b      	mov	r3, r7
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8002b7e:	4b0f      	ldr	r3, [pc, #60]	; (8002bbc <MX_DAC_Init+0x4c>)
 8002b80:	4a0f      	ldr	r2, [pc, #60]	; (8002bc0 <MX_DAC_Init+0x50>)
 8002b82:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002b84:	480d      	ldr	r0, [pc, #52]	; (8002bbc <MX_DAC_Init+0x4c>)
 8002b86:	f001 fa7e 	bl	8004086 <HAL_DAC_Init>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002b90:	f000 fa72 	bl	8003078 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002b94:	2300      	movs	r3, #0
 8002b96:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002b9c:	463b      	mov	r3, r7
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4806      	ldr	r0, [pc, #24]	; (8002bbc <MX_DAC_Init+0x4c>)
 8002ba4:	f001 fa91 	bl	80040ca <HAL_DAC_ConfigChannel>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002bae:	f000 fa63 	bl	8003078 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20000380 	.word	0x20000380
 8002bc0:	40007400 	.word	0x40007400

08002bc4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002bc8:	4b17      	ldr	r3, [pc, #92]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002bca:	4a18      	ldr	r2, [pc, #96]	; (8002c2c <MX_SPI1_Init+0x68>)
 8002bcc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002bce:	4b16      	ldr	r3, [pc, #88]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002bd0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002bd4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002bd6:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bdc:	4b12      	ldr	r3, [pc, #72]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002be2:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002be8:	4b0f      	ldr	r3, [pc, #60]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002bee:	4b0e      	ldr	r3, [pc, #56]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002bf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bf4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002bf6:	4b0c      	ldr	r3, [pc, #48]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002bf8:	2218      	movs	r2, #24
 8002bfa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002bfc:	4b0a      	ldr	r3, [pc, #40]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c02:	4b09      	ldr	r3, [pc, #36]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c08:	4b07      	ldr	r3, [pc, #28]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002c0e:	4b06      	ldr	r3, [pc, #24]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002c10:	220a      	movs	r2, #10
 8002c12:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c14:	4804      	ldr	r0, [pc, #16]	; (8002c28 <MX_SPI1_Init+0x64>)
 8002c16:	f002 f887 	bl	8004d28 <HAL_SPI_Init>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002c20:	f000 fa2a 	bl	8003078 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c24:	bf00      	nop
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	2000068c 	.word	0x2000068c
 8002c2c:	40013000 	.word	0x40013000

08002c30 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b08a      	sub	sp, #40	; 0x28
 8002c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c36:	f107 0320 	add.w	r3, r7, #32
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	601a      	str	r2, [r3, #0]
 8002c3e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c40:	1d3b      	adds	r3, r7, #4
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	605a      	str	r2, [r3, #4]
 8002c48:	609a      	str	r2, [r3, #8]
 8002c4a:	60da      	str	r2, [r3, #12]
 8002c4c:	611a      	str	r2, [r3, #16]
 8002c4e:	615a      	str	r2, [r3, #20]
 8002c50:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c52:	4b23      	ldr	r3, [pc, #140]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002c54:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002c58:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20999;
 8002c5a:	4b21      	ldr	r3, [pc, #132]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002c5c:	f245 2207 	movw	r2, #20999	; 0x5207
 8002c60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c62:	4b1f      	ldr	r3, [pc, #124]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3999;
 8002c68:	4b1d      	ldr	r3, [pc, #116]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002c6a:	f640 729f 	movw	r2, #3999	; 0xf9f
 8002c6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c70:	4b1b      	ldr	r3, [pc, #108]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c76:	4b1a      	ldr	r3, [pc, #104]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002c7c:	4818      	ldr	r0, [pc, #96]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002c7e:	f002 fc96 	bl	80055ae <HAL_TIM_PWM_Init>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8002c88:	f000 f9f6 	bl	8003078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c90:	2300      	movs	r3, #0
 8002c92:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c94:	f107 0320 	add.w	r3, r7, #32
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4811      	ldr	r0, [pc, #68]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002c9c:	f003 faae 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002ca6:	f000 f9e7 	bl	8003078 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002caa:	2360      	movs	r3, #96	; 0x60
 8002cac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cba:	1d3b      	adds	r3, r7, #4
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4807      	ldr	r0, [pc, #28]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002cc2:	f002 fde5 	bl	8005890 <HAL_TIM_PWM_ConfigChannel>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d001      	beq.n	8002cd0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002ccc:	f000 f9d4 	bl	8003078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002cd0:	4803      	ldr	r0, [pc, #12]	; (8002ce0 <MX_TIM2_Init+0xb0>)
 8002cd2:	f000 fb8d 	bl	80033f0 <HAL_TIM_MspPostInit>

}
 8002cd6:	bf00      	nop
 8002cd8:	3728      	adds	r7, #40	; 0x28
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200006e4 	.word	0x200006e4

08002ce4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08a      	sub	sp, #40	; 0x28
 8002ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cea:	f107 0320 	add.w	r3, r7, #32
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	605a      	str	r2, [r3, #4]
 8002cfc:	609a      	str	r2, [r3, #8]
 8002cfe:	60da      	str	r2, [r3, #12]
 8002d00:	611a      	str	r2, [r3, #16]
 8002d02:	615a      	str	r2, [r3, #20]
 8002d04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d06:	4b2d      	ldr	r3, [pc, #180]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d08:	4a2d      	ldr	r2, [pc, #180]	; (8002dc0 <MX_TIM3_Init+0xdc>)
 8002d0a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49999;
 8002d0c:	4b2b      	ldr	r3, [pc, #172]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d0e:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002d12:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d14:	4b29      	ldr	r3, [pc, #164]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 8002d1a:	4b28      	ldr	r3, [pc, #160]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d1c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002d20:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d22:	4b26      	ldr	r3, [pc, #152]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d28:	4b24      	ldr	r3, [pc, #144]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002d2e:	4823      	ldr	r0, [pc, #140]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d30:	f002 fc3d 	bl	80055ae <HAL_TIM_PWM_Init>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002d3a:	f000 f99d 	bl	8003078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d42:	2300      	movs	r3, #0
 8002d44:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d46:	f107 0320 	add.w	r3, r7, #32
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	481b      	ldr	r0, [pc, #108]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d4e:	f003 fa55 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002d58:	f000 f98e 	bl	8003078 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d5c:	2360      	movs	r3, #96	; 0x60
 8002d5e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d64:	2300      	movs	r3, #0
 8002d66:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d6c:	1d3b      	adds	r3, r7, #4
 8002d6e:	2200      	movs	r2, #0
 8002d70:	4619      	mov	r1, r3
 8002d72:	4812      	ldr	r0, [pc, #72]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d74:	f002 fd8c 	bl	8005890 <HAL_TIM_PWM_ConfigChannel>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002d7e:	f000 f97b 	bl	8003078 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d82:	1d3b      	adds	r3, r7, #4
 8002d84:	2204      	movs	r2, #4
 8002d86:	4619      	mov	r1, r3
 8002d88:	480c      	ldr	r0, [pc, #48]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002d8a:	f002 fd81 	bl	8005890 <HAL_TIM_PWM_ConfigChannel>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002d94:	f000 f970 	bl	8003078 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d98:	1d3b      	adds	r3, r7, #4
 8002d9a:	2208      	movs	r2, #8
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	4807      	ldr	r0, [pc, #28]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002da0:	f002 fd76 	bl	8005890 <HAL_TIM_PWM_ConfigChannel>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8002daa:	f000 f965 	bl	8003078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002dae:	4803      	ldr	r0, [pc, #12]	; (8002dbc <MX_TIM3_Init+0xd8>)
 8002db0:	f000 fb1e 	bl	80033f0 <HAL_TIM_MspPostInit>

}
 8002db4:	bf00      	nop
 8002db6:	3728      	adds	r7, #40	; 0x28
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	200000c8 	.word	0x200000c8
 8002dc0:	40000400 	.word	0x40000400

08002dc4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dca:	f107 0308 	add.w	r3, r7, #8
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	605a      	str	r2, [r3, #4]
 8002dd4:	609a      	str	r2, [r3, #8]
 8002dd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dd8:	463b      	mov	r3, r7
 8002dda:	2200      	movs	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002de0:	4b1c      	ldr	r3, [pc, #112]	; (8002e54 <MX_TIM4_Init+0x90>)
 8002de2:	4a1d      	ldr	r2, [pc, #116]	; (8002e58 <MX_TIM4_Init+0x94>)
 8002de4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 49;
 8002de6:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <MX_TIM4_Init+0x90>)
 8002de8:	2231      	movs	r2, #49	; 0x31
 8002dea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dec:	4b19      	ldr	r3, [pc, #100]	; (8002e54 <MX_TIM4_Init+0x90>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 209;
 8002df2:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <MX_TIM4_Init+0x90>)
 8002df4:	22d1      	movs	r2, #209	; 0xd1
 8002df6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002df8:	4b16      	ldr	r3, [pc, #88]	; (8002e54 <MX_TIM4_Init+0x90>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dfe:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <MX_TIM4_Init+0x90>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002e04:	4813      	ldr	r0, [pc, #76]	; (8002e54 <MX_TIM4_Init+0x90>)
 8002e06:	f002 fb83 	bl	8005510 <HAL_TIM_Base_Init>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8002e10:	f000 f932 	bl	8003078 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002e1a:	f107 0308 	add.w	r3, r7, #8
 8002e1e:	4619      	mov	r1, r3
 8002e20:	480c      	ldr	r0, [pc, #48]	; (8002e54 <MX_TIM4_Init+0x90>)
 8002e22:	f002 fdfb 	bl	8005a1c <HAL_TIM_ConfigClockSource>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8002e2c:	f000 f924 	bl	8003078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e30:	2300      	movs	r3, #0
 8002e32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e34:	2300      	movs	r3, #0
 8002e36:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e38:	463b      	mov	r3, r7
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4805      	ldr	r0, [pc, #20]	; (8002e54 <MX_TIM4_Init+0x90>)
 8002e3e:	f003 f9dd 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8002e48:	f000 f916 	bl	8003078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002e4c:	bf00      	nop
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	20000048 	.word	0x20000048
 8002e58:	40000800 	.word	0x40000800

08002e5c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e62:	f107 0308 	add.w	r3, r7, #8
 8002e66:	2200      	movs	r2, #0
 8002e68:	601a      	str	r2, [r3, #0]
 8002e6a:	605a      	str	r2, [r3, #4]
 8002e6c:	609a      	str	r2, [r3, #8]
 8002e6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e70:	463b      	mov	r3, r7
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002e78:	4b1c      	ldr	r3, [pc, #112]	; (8002eec <MX_TIM5_Init+0x90>)
 8002e7a:	4a1d      	ldr	r2, [pc, #116]	; (8002ef0 <MX_TIM5_Init+0x94>)
 8002e7c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 49;
 8002e7e:	4b1b      	ldr	r3, [pc, #108]	; (8002eec <MX_TIM5_Init+0x90>)
 8002e80:	2231      	movs	r2, #49	; 0x31
 8002e82:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e84:	4b19      	ldr	r3, [pc, #100]	; (8002eec <MX_TIM5_Init+0x90>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 104;
 8002e8a:	4b18      	ldr	r3, [pc, #96]	; (8002eec <MX_TIM5_Init+0x90>)
 8002e8c:	2268      	movs	r2, #104	; 0x68
 8002e8e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e90:	4b16      	ldr	r3, [pc, #88]	; (8002eec <MX_TIM5_Init+0x90>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e96:	4b15      	ldr	r3, [pc, #84]	; (8002eec <MX_TIM5_Init+0x90>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002e9c:	4813      	ldr	r0, [pc, #76]	; (8002eec <MX_TIM5_Init+0x90>)
 8002e9e:	f002 fb37 	bl	8005510 <HAL_TIM_Base_Init>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <MX_TIM5_Init+0x50>
  {
    Error_Handler();
 8002ea8:	f000 f8e6 	bl	8003078 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002eac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002eb0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002eb2:	f107 0308 	add.w	r3, r7, #8
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	480c      	ldr	r0, [pc, #48]	; (8002eec <MX_TIM5_Init+0x90>)
 8002eba:	f002 fdaf 	bl	8005a1c <HAL_TIM_ConfigClockSource>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_TIM5_Init+0x6c>
  {
    Error_Handler();
 8002ec4:	f000 f8d8 	bl	8003078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002ed0:	463b      	mov	r3, r7
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4805      	ldr	r0, [pc, #20]	; (8002eec <MX_TIM5_Init+0x90>)
 8002ed6:	f003 f991 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <MX_TIM5_Init+0x88>
  {
    Error_Handler();
 8002ee0:	f000 f8ca 	bl	8003078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002ee4:	bf00      	nop
 8002ee6:	3718      	adds	r7, #24
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	20000088 	.word	0x20000088
 8002ef0:	40000c00 	.word	0x40000c00

08002ef4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08c      	sub	sp, #48	; 0x30
 8002ef8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002efa:	f107 031c 	add.w	r3, r7, #28
 8002efe:	2200      	movs	r2, #0
 8002f00:	601a      	str	r2, [r3, #0]
 8002f02:	605a      	str	r2, [r3, #4]
 8002f04:	609a      	str	r2, [r3, #8]
 8002f06:	60da      	str	r2, [r3, #12]
 8002f08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61bb      	str	r3, [r7, #24]
 8002f0e:	4b56      	ldr	r3, [pc, #344]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f12:	4a55      	ldr	r2, [pc, #340]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f14:	f043 0310 	orr.w	r3, r3, #16
 8002f18:	6313      	str	r3, [r2, #48]	; 0x30
 8002f1a:	4b53      	ldr	r3, [pc, #332]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1e:	f003 0310 	and.w	r3, r3, #16
 8002f22:	61bb      	str	r3, [r7, #24]
 8002f24:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	4b4f      	ldr	r3, [pc, #316]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2e:	4a4e      	ldr	r2, [pc, #312]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f34:	6313      	str	r3, [r2, #48]	; 0x30
 8002f36:	4b4c      	ldr	r3, [pc, #304]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f3e:	617b      	str	r3, [r7, #20]
 8002f40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	613b      	str	r3, [r7, #16]
 8002f46:	4b48      	ldr	r3, [pc, #288]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	4a47      	ldr	r2, [pc, #284]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f4c:	f043 0301 	orr.w	r3, r3, #1
 8002f50:	6313      	str	r3, [r2, #48]	; 0x30
 8002f52:	4b45      	ldr	r3, [pc, #276]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	4b41      	ldr	r3, [pc, #260]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	4a40      	ldr	r2, [pc, #256]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f68:	f043 0304 	orr.w	r3, r3, #4
 8002f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f6e:	4b3e      	ldr	r3, [pc, #248]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f72:	f003 0304 	and.w	r3, r3, #4
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60bb      	str	r3, [r7, #8]
 8002f7e:	4b3a      	ldr	r3, [pc, #232]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f82:	4a39      	ldr	r2, [pc, #228]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f84:	f043 0302 	orr.w	r3, r3, #2
 8002f88:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8a:	4b37      	ldr	r3, [pc, #220]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	60bb      	str	r3, [r7, #8]
 8002f94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f96:	2300      	movs	r3, #0
 8002f98:	607b      	str	r3, [r7, #4]
 8002f9a:	4b33      	ldr	r3, [pc, #204]	; (8003068 <MX_GPIO_Init+0x174>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	4a32      	ldr	r2, [pc, #200]	; (8003068 <MX_GPIO_Init+0x174>)
 8002fa0:	f043 0308 	orr.w	r3, r3, #8
 8002fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa6:	4b30      	ldr	r3, [pc, #192]	; (8003068 <MX_GPIO_Init+0x174>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	f003 0308 	and.w	r3, r3, #8
 8002fae:	607b      	str	r3, [r7, #4]
 8002fb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 8002fb8:	482c      	ldr	r0, [pc, #176]	; (800306c <MX_GPIO_Init+0x178>)
 8002fba:	f001 fa6d 	bl	8004498 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f64f 7180 	movw	r1, #65408	; 0xff80
 8002fc4:	482a      	ldr	r0, [pc, #168]	; (8003070 <MX_GPIO_Init+0x17c>)
 8002fc6:	f001 fa67 	bl	8004498 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RS_Pin|E_Pin, GPIO_PIN_RESET);
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2103      	movs	r1, #3
 8002fce:	4829      	ldr	r0, [pc, #164]	; (8003074 <MX_GPIO_Init+0x180>)
 8002fd0:	f001 fa62 	bl	8004498 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 
                           PE6 PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002fd4:	23fc      	movs	r3, #252	; 0xfc
 8002fd6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fe0:	f107 031c 	add.w	r3, r7, #28
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	4823      	ldr	r0, [pc, #140]	; (8003074 <MX_GPIO_Init+0x180>)
 8002fe8:	f001 f8bc 	bl	8004164 <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin 
                           PB8 */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 8002fec:	f44f 4371 	mov.w	r3, #61696	; 0xf100
 8002ff0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ffe:	f107 031c 	add.w	r3, r7, #28
 8003002:	4619      	mov	r1, r3
 8003004:	4819      	ldr	r0, [pc, #100]	; (800306c <MX_GPIO_Init+0x178>)
 8003006:	f001 f8ad 	bl	8004164 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin 
                           PD12 PD13 PD14 PD15 
                           PD7 */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 800300a:	f64f 7380 	movw	r3, #65408	; 0xff80
 800300e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003010:	2301      	movs	r3, #1
 8003012:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003014:	2300      	movs	r3, #0
 8003016:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003018:	2300      	movs	r3, #0
 800301a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800301c:	f107 031c 	add.w	r3, r7, #28
 8003020:	4619      	mov	r1, r3
 8003022:	4813      	ldr	r0, [pc, #76]	; (8003070 <MX_GPIO_Init+0x17c>)
 8003024:	f001 f89e 	bl	8004164 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8003028:	f44f 7320 	mov.w	r3, #640	; 0x280
 800302c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800302e:	2300      	movs	r3, #0
 8003030:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003032:	2301      	movs	r3, #1
 8003034:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003036:	f107 031c 	add.w	r3, r7, #28
 800303a:	4619      	mov	r1, r3
 800303c:	480b      	ldr	r0, [pc, #44]	; (800306c <MX_GPIO_Init+0x178>)
 800303e:	f001 f891 	bl	8004164 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 8003042:	2303      	movs	r3, #3
 8003044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003046:	2301      	movs	r3, #1
 8003048:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304a:	2300      	movs	r3, #0
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304e:	2300      	movs	r3, #0
 8003050:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003052:	f107 031c 	add.w	r3, r7, #28
 8003056:	4619      	mov	r1, r3
 8003058:	4806      	ldr	r0, [pc, #24]	; (8003074 <MX_GPIO_Init+0x180>)
 800305a:	f001 f883 	bl	8004164 <HAL_GPIO_Init>

}
 800305e:	bf00      	nop
 8003060:	3730      	adds	r7, #48	; 0x30
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40023800 	.word	0x40023800
 800306c:	40020400 	.word	0x40020400
 8003070:	40020c00 	.word	0x40020c00
 8003074:	40021000 	.word	0x40021000

08003078 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800307c:	bf00      	nop
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <SaveChunk>:
	  if (bw!=44) return 1;
	  return 0;
}

int SaveChunk(char* file_path, int16_t data[])
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b086      	sub	sp, #24
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
 800308e:	6039      	str	r1, [r7, #0]
	FIL* f;
	uint32_t chunk_size = 256;
 8003090:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003094:	617b      	str	r3, [r7, #20]
	f_open(f, file_path, FA_OPEN_APPEND | FA_WRITE);
 8003096:	2232      	movs	r2, #50	; 0x32
 8003098:	6879      	ldr	r1, [r7, #4]
 800309a:	6938      	ldr	r0, [r7, #16]
 800309c:	f7ff f943 	bl	8002326 <f_open>
	uint16_t bw;
	f_write(f, data, chunk_size, &bw);
 80030a0:	f107 030e 	add.w	r3, r7, #14
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	6839      	ldr	r1, [r7, #0]
 80030a8:	6938      	ldr	r0, [r7, #16]
 80030aa:	f7ff fabf 	bl	800262c <f_write>
	if (bw!=44) return 1;
 80030ae:	89fb      	ldrh	r3, [r7, #14]
 80030b0:	2b2c      	cmp	r3, #44	; 0x2c
 80030b2:	d001      	beq.n	80030b8 <SaveChunk+0x32>
 80030b4:	2301      	movs	r3, #1
 80030b6:	e000      	b.n	80030ba <SaveChunk+0x34>
	return 0;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3718      	adds	r7, #24
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	607b      	str	r3, [r7, #4]
 80030ce:	4b10      	ldr	r3, [pc, #64]	; (8003110 <HAL_MspInit+0x4c>)
 80030d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d2:	4a0f      	ldr	r2, [pc, #60]	; (8003110 <HAL_MspInit+0x4c>)
 80030d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030d8:	6453      	str	r3, [r2, #68]	; 0x44
 80030da:	4b0d      	ldr	r3, [pc, #52]	; (8003110 <HAL_MspInit+0x4c>)
 80030dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030e2:	607b      	str	r3, [r7, #4]
 80030e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030e6:	2300      	movs	r3, #0
 80030e8:	603b      	str	r3, [r7, #0]
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <HAL_MspInit+0x4c>)
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	4a08      	ldr	r2, [pc, #32]	; (8003110 <HAL_MspInit+0x4c>)
 80030f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030f4:	6413      	str	r3, [r2, #64]	; 0x40
 80030f6:	4b06      	ldr	r3, [pc, #24]	; (8003110 <HAL_MspInit+0x4c>)
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fe:	603b      	str	r3, [r7, #0]
 8003100:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003102:	bf00      	nop
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	40023800 	.word	0x40023800

08003114 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	; 0x28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311c:	f107 0314 	add.w	r3, r7, #20
 8003120:	2200      	movs	r2, #0
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	605a      	str	r2, [r3, #4]
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a24      	ldr	r2, [pc, #144]	; (80031c4 <HAL_ADC_MspInit+0xb0>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d141      	bne.n	80031ba <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003136:	2300      	movs	r3, #0
 8003138:	613b      	str	r3, [r7, #16]
 800313a:	4b23      	ldr	r3, [pc, #140]	; (80031c8 <HAL_ADC_MspInit+0xb4>)
 800313c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800313e:	4a22      	ldr	r2, [pc, #136]	; (80031c8 <HAL_ADC_MspInit+0xb4>)
 8003140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003144:	6453      	str	r3, [r2, #68]	; 0x44
 8003146:	4b20      	ldr	r3, [pc, #128]	; (80031c8 <HAL_ADC_MspInit+0xb4>)
 8003148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800314e:	613b      	str	r3, [r7, #16]
 8003150:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	4b1c      	ldr	r3, [pc, #112]	; (80031c8 <HAL_ADC_MspInit+0xb4>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	4a1b      	ldr	r2, [pc, #108]	; (80031c8 <HAL_ADC_MspInit+0xb4>)
 800315c:	f043 0301 	orr.w	r3, r3, #1
 8003160:	6313      	str	r3, [r2, #48]	; 0x30
 8003162:	4b19      	ldr	r3, [pc, #100]	; (80031c8 <HAL_ADC_MspInit+0xb4>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800316e:	2300      	movs	r3, #0
 8003170:	60bb      	str	r3, [r7, #8]
 8003172:	4b15      	ldr	r3, [pc, #84]	; (80031c8 <HAL_ADC_MspInit+0xb4>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003176:	4a14      	ldr	r2, [pc, #80]	; (80031c8 <HAL_ADC_MspInit+0xb4>)
 8003178:	f043 0304 	orr.w	r3, r3, #4
 800317c:	6313      	str	r3, [r2, #48]	; 0x30
 800317e:	4b12      	ldr	r3, [pc, #72]	; (80031c8 <HAL_ADC_MspInit+0xb4>)
 8003180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	60bb      	str	r3, [r7, #8]
 8003188:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800318a:	2303      	movs	r3, #3
 800318c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800318e:	2303      	movs	r3, #3
 8003190:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003192:	2300      	movs	r3, #0
 8003194:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003196:	f107 0314 	add.w	r3, r7, #20
 800319a:	4619      	mov	r1, r3
 800319c:	480b      	ldr	r0, [pc, #44]	; (80031cc <HAL_ADC_MspInit+0xb8>)
 800319e:	f000 ffe1 	bl	8004164 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80031a2:	2320      	movs	r3, #32
 80031a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031a6:	2303      	movs	r3, #3
 80031a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031ae:	f107 0314 	add.w	r3, r7, #20
 80031b2:	4619      	mov	r1, r3
 80031b4:	4806      	ldr	r0, [pc, #24]	; (80031d0 <HAL_ADC_MspInit+0xbc>)
 80031b6:	f000 ffd5 	bl	8004164 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80031ba:	bf00      	nop
 80031bc:	3728      	adds	r7, #40	; 0x28
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40012000 	.word	0x40012000
 80031c8:	40023800 	.word	0x40023800
 80031cc:	40020000 	.word	0x40020000
 80031d0:	40020800 	.word	0x40020800

080031d4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08a      	sub	sp, #40	; 0x28
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031dc:	f107 0314 	add.w	r3, r7, #20
 80031e0:	2200      	movs	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]
 80031e4:	605a      	str	r2, [r3, #4]
 80031e6:	609a      	str	r2, [r3, #8]
 80031e8:	60da      	str	r2, [r3, #12]
 80031ea:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a17      	ldr	r2, [pc, #92]	; (8003250 <HAL_DAC_MspInit+0x7c>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d127      	bne.n	8003246 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80031f6:	2300      	movs	r3, #0
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	4b16      	ldr	r3, [pc, #88]	; (8003254 <HAL_DAC_MspInit+0x80>)
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	4a15      	ldr	r2, [pc, #84]	; (8003254 <HAL_DAC_MspInit+0x80>)
 8003200:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003204:	6413      	str	r3, [r2, #64]	; 0x40
 8003206:	4b13      	ldr	r3, [pc, #76]	; (8003254 <HAL_DAC_MspInit+0x80>)
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800320e:	613b      	str	r3, [r7, #16]
 8003210:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003212:	2300      	movs	r3, #0
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	4b0f      	ldr	r3, [pc, #60]	; (8003254 <HAL_DAC_MspInit+0x80>)
 8003218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321a:	4a0e      	ldr	r2, [pc, #56]	; (8003254 <HAL_DAC_MspInit+0x80>)
 800321c:	f043 0301 	orr.w	r3, r3, #1
 8003220:	6313      	str	r3, [r2, #48]	; 0x30
 8003222:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <HAL_DAC_MspInit+0x80>)
 8003224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800322e:	2310      	movs	r3, #16
 8003230:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003232:	2303      	movs	r3, #3
 8003234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	2300      	movs	r3, #0
 8003238:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323a:	f107 0314 	add.w	r3, r7, #20
 800323e:	4619      	mov	r1, r3
 8003240:	4805      	ldr	r0, [pc, #20]	; (8003258 <HAL_DAC_MspInit+0x84>)
 8003242:	f000 ff8f 	bl	8004164 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003246:	bf00      	nop
 8003248:	3728      	adds	r7, #40	; 0x28
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	40007400 	.word	0x40007400
 8003254:	40023800 	.word	0x40023800
 8003258:	40020000 	.word	0x40020000

0800325c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08a      	sub	sp, #40	; 0x28
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003264:	f107 0314 	add.w	r3, r7, #20
 8003268:	2200      	movs	r2, #0
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	605a      	str	r2, [r3, #4]
 800326e:	609a      	str	r2, [r3, #8]
 8003270:	60da      	str	r2, [r3, #12]
 8003272:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a19      	ldr	r2, [pc, #100]	; (80032e0 <HAL_SPI_MspInit+0x84>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d12b      	bne.n	80032d6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	4b18      	ldr	r3, [pc, #96]	; (80032e4 <HAL_SPI_MspInit+0x88>)
 8003284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003286:	4a17      	ldr	r2, [pc, #92]	; (80032e4 <HAL_SPI_MspInit+0x88>)
 8003288:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800328c:	6453      	str	r3, [r2, #68]	; 0x44
 800328e:	4b15      	ldr	r3, [pc, #84]	; (80032e4 <HAL_SPI_MspInit+0x88>)
 8003290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003292:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003296:	613b      	str	r3, [r7, #16]
 8003298:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800329a:	2300      	movs	r3, #0
 800329c:	60fb      	str	r3, [r7, #12]
 800329e:	4b11      	ldr	r3, [pc, #68]	; (80032e4 <HAL_SPI_MspInit+0x88>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a2:	4a10      	ldr	r2, [pc, #64]	; (80032e4 <HAL_SPI_MspInit+0x88>)
 80032a4:	f043 0302 	orr.w	r3, r3, #2
 80032a8:	6313      	str	r3, [r2, #48]	; 0x30
 80032aa:	4b0e      	ldr	r3, [pc, #56]	; (80032e4 <HAL_SPI_MspInit+0x88>)
 80032ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80032b6:	2338      	movs	r3, #56	; 0x38
 80032b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ba:	2302      	movs	r3, #2
 80032bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032be:	2300      	movs	r3, #0
 80032c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032c2:	2303      	movs	r3, #3
 80032c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032c6:	2305      	movs	r3, #5
 80032c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ca:	f107 0314 	add.w	r3, r7, #20
 80032ce:	4619      	mov	r1, r3
 80032d0:	4805      	ldr	r0, [pc, #20]	; (80032e8 <HAL_SPI_MspInit+0x8c>)
 80032d2:	f000 ff47 	bl	8004164 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80032d6:	bf00      	nop
 80032d8:	3728      	adds	r7, #40	; 0x28
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	40013000 	.word	0x40013000
 80032e4:	40023800 	.word	0x40023800
 80032e8:	40020400 	.word	0x40020400

080032ec <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032fc:	d116      	bne.n	800332c <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032fe:	2300      	movs	r3, #0
 8003300:	60fb      	str	r3, [r7, #12]
 8003302:	4b1a      	ldr	r3, [pc, #104]	; (800336c <HAL_TIM_PWM_MspInit+0x80>)
 8003304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003306:	4a19      	ldr	r2, [pc, #100]	; (800336c <HAL_TIM_PWM_MspInit+0x80>)
 8003308:	f043 0301 	orr.w	r3, r3, #1
 800330c:	6413      	str	r3, [r2, #64]	; 0x40
 800330e:	4b17      	ldr	r3, [pc, #92]	; (800336c <HAL_TIM_PWM_MspInit+0x80>)
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800331a:	2200      	movs	r2, #0
 800331c:	2100      	movs	r1, #0
 800331e:	201c      	movs	r0, #28
 8003320:	f000 fe7b 	bl	800401a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003324:	201c      	movs	r0, #28
 8003326:	f000 fe94 	bl	8004052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800332a:	e01a      	b.n	8003362 <HAL_TIM_PWM_MspInit+0x76>
  else if(htim_pwm->Instance==TIM3)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a0f      	ldr	r2, [pc, #60]	; (8003370 <HAL_TIM_PWM_MspInit+0x84>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d115      	bne.n	8003362 <HAL_TIM_PWM_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	60bb      	str	r3, [r7, #8]
 800333a:	4b0c      	ldr	r3, [pc, #48]	; (800336c <HAL_TIM_PWM_MspInit+0x80>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	4a0b      	ldr	r2, [pc, #44]	; (800336c <HAL_TIM_PWM_MspInit+0x80>)
 8003340:	f043 0302 	orr.w	r3, r3, #2
 8003344:	6413      	str	r3, [r2, #64]	; 0x40
 8003346:	4b09      	ldr	r3, [pc, #36]	; (800336c <HAL_TIM_PWM_MspInit+0x80>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	60bb      	str	r3, [r7, #8]
 8003350:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003352:	2200      	movs	r2, #0
 8003354:	2100      	movs	r1, #0
 8003356:	201d      	movs	r0, #29
 8003358:	f000 fe5f 	bl	800401a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800335c:	201d      	movs	r0, #29
 800335e:	f000 fe78 	bl	8004052 <HAL_NVIC_EnableIRQ>
}
 8003362:	bf00      	nop
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	40023800 	.word	0x40023800
 8003370:	40000400 	.word	0x40000400

08003374 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a18      	ldr	r2, [pc, #96]	; (80033e4 <HAL_TIM_Base_MspInit+0x70>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d10e      	bne.n	80033a4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	60fb      	str	r3, [r7, #12]
 800338a:	4b17      	ldr	r3, [pc, #92]	; (80033e8 <HAL_TIM_Base_MspInit+0x74>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	4a16      	ldr	r2, [pc, #88]	; (80033e8 <HAL_TIM_Base_MspInit+0x74>)
 8003390:	f043 0304 	orr.w	r3, r3, #4
 8003394:	6413      	str	r3, [r2, #64]	; 0x40
 8003396:	4b14      	ldr	r3, [pc, #80]	; (80033e8 <HAL_TIM_Base_MspInit+0x74>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80033a2:	e01a      	b.n	80033da <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM5)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a10      	ldr	r2, [pc, #64]	; (80033ec <HAL_TIM_Base_MspInit+0x78>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d115      	bne.n	80033da <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80033ae:	2300      	movs	r3, #0
 80033b0:	60bb      	str	r3, [r7, #8]
 80033b2:	4b0d      	ldr	r3, [pc, #52]	; (80033e8 <HAL_TIM_Base_MspInit+0x74>)
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	4a0c      	ldr	r2, [pc, #48]	; (80033e8 <HAL_TIM_Base_MspInit+0x74>)
 80033b8:	f043 0308 	orr.w	r3, r3, #8
 80033bc:	6413      	str	r3, [r2, #64]	; 0x40
 80033be:	4b0a      	ldr	r3, [pc, #40]	; (80033e8 <HAL_TIM_Base_MspInit+0x74>)
 80033c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c2:	f003 0308 	and.w	r3, r3, #8
 80033c6:	60bb      	str	r3, [r7, #8]
 80033c8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80033ca:	2200      	movs	r2, #0
 80033cc:	2100      	movs	r1, #0
 80033ce:	2032      	movs	r0, #50	; 0x32
 80033d0:	f000 fe23 	bl	800401a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80033d4:	2032      	movs	r0, #50	; 0x32
 80033d6:	f000 fe3c 	bl	8004052 <HAL_NVIC_EnableIRQ>
}
 80033da:	bf00      	nop
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40000800 	.word	0x40000800
 80033e8:	40023800 	.word	0x40023800
 80033ec:	40000c00 	.word	0x40000c00

080033f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b08a      	sub	sp, #40	; 0x28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f8:	f107 0314 	add.w	r3, r7, #20
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]
 8003400:	605a      	str	r2, [r3, #4]
 8003402:	609a      	str	r2, [r3, #8]
 8003404:	60da      	str	r2, [r3, #12]
 8003406:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003410:	d11f      	bne.n	8003452 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003412:	2300      	movs	r3, #0
 8003414:	613b      	str	r3, [r7, #16]
 8003416:	4b31      	ldr	r3, [pc, #196]	; (80034dc <HAL_TIM_MspPostInit+0xec>)
 8003418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341a:	4a30      	ldr	r2, [pc, #192]	; (80034dc <HAL_TIM_MspPostInit+0xec>)
 800341c:	f043 0301 	orr.w	r3, r3, #1
 8003420:	6313      	str	r3, [r2, #48]	; 0x30
 8003422:	4b2e      	ldr	r3, [pc, #184]	; (80034dc <HAL_TIM_MspPostInit+0xec>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	613b      	str	r3, [r7, #16]
 800342c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800342e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003434:	2302      	movs	r3, #2
 8003436:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003438:	2300      	movs	r3, #0
 800343a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800343c:	2300      	movs	r3, #0
 800343e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003440:	2301      	movs	r3, #1
 8003442:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003444:	f107 0314 	add.w	r3, r7, #20
 8003448:	4619      	mov	r1, r3
 800344a:	4825      	ldr	r0, [pc, #148]	; (80034e0 <HAL_TIM_MspPostInit+0xf0>)
 800344c:	f000 fe8a 	bl	8004164 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003450:	e040      	b.n	80034d4 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a23      	ldr	r2, [pc, #140]	; (80034e4 <HAL_TIM_MspPostInit+0xf4>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d13b      	bne.n	80034d4 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800345c:	2300      	movs	r3, #0
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	4b1e      	ldr	r3, [pc, #120]	; (80034dc <HAL_TIM_MspPostInit+0xec>)
 8003462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003464:	4a1d      	ldr	r2, [pc, #116]	; (80034dc <HAL_TIM_MspPostInit+0xec>)
 8003466:	f043 0302 	orr.w	r3, r3, #2
 800346a:	6313      	str	r3, [r2, #48]	; 0x30
 800346c:	4b1b      	ldr	r3, [pc, #108]	; (80034dc <HAL_TIM_MspPostInit+0xec>)
 800346e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	60fb      	str	r3, [r7, #12]
 8003476:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003478:	2300      	movs	r3, #0
 800347a:	60bb      	str	r3, [r7, #8]
 800347c:	4b17      	ldr	r3, [pc, #92]	; (80034dc <HAL_TIM_MspPostInit+0xec>)
 800347e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003480:	4a16      	ldr	r2, [pc, #88]	; (80034dc <HAL_TIM_MspPostInit+0xec>)
 8003482:	f043 0304 	orr.w	r3, r3, #4
 8003486:	6313      	str	r3, [r2, #48]	; 0x30
 8003488:	4b14      	ldr	r3, [pc, #80]	; (80034dc <HAL_TIM_MspPostInit+0xec>)
 800348a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348c:	f003 0304 	and.w	r3, r3, #4
 8003490:	60bb      	str	r3, [r7, #8]
 8003492:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003494:	2301      	movs	r3, #1
 8003496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003498:	2302      	movs	r3, #2
 800349a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349c:	2300      	movs	r3, #0
 800349e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034a0:	2300      	movs	r3, #0
 80034a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80034a4:	2302      	movs	r3, #2
 80034a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034a8:	f107 0314 	add.w	r3, r7, #20
 80034ac:	4619      	mov	r1, r3
 80034ae:	480e      	ldr	r0, [pc, #56]	; (80034e8 <HAL_TIM_MspPostInit+0xf8>)
 80034b0:	f000 fe58 	bl	8004164 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80034b4:	23c0      	movs	r3, #192	; 0xc0
 80034b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b8:	2302      	movs	r3, #2
 80034ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034bc:	2300      	movs	r3, #0
 80034be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c0:	2300      	movs	r3, #0
 80034c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80034c4:	2302      	movs	r3, #2
 80034c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034c8:	f107 0314 	add.w	r3, r7, #20
 80034cc:	4619      	mov	r1, r3
 80034ce:	4807      	ldr	r0, [pc, #28]	; (80034ec <HAL_TIM_MspPostInit+0xfc>)
 80034d0:	f000 fe48 	bl	8004164 <HAL_GPIO_Init>
}
 80034d4:	bf00      	nop
 80034d6:	3728      	adds	r7, #40	; 0x28
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40023800 	.word	0x40023800
 80034e0:	40020000 	.word	0x40020000
 80034e4:	40000400 	.word	0x40000400
 80034e8:	40020400 	.word	0x40020400
 80034ec:	40020800 	.word	0x40020800

080034f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80034f4:	bf00      	nop
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034fe:	b480      	push	{r7}
 8003500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003502:	e7fe      	b.n	8003502 <HardFault_Handler+0x4>

08003504 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003508:	e7fe      	b.n	8003508 <MemManage_Handler+0x4>

0800350a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800350a:	b480      	push	{r7}
 800350c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800350e:	e7fe      	b.n	800350e <BusFault_Handler+0x4>

08003510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003514:	e7fe      	b.n	8003514 <UsageFault_Handler+0x4>

08003516 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003516:	b480      	push	{r7}
 8003518:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800351a:	bf00      	nop
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003524:	b480      	push	{r7}
 8003526:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003528:	bf00      	nop
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003532:	b480      	push	{r7}
 8003534:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003536:	bf00      	nop
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
sdcard_systick_timerproc();
 8003544:	f7fd fb7a 	bl	8000c3c <sdcard_systick_timerproc>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003548:	f000 f8b2 	bl	80036b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800354c:	bf00      	nop
 800354e:	bd80      	pop	{r7, pc}

08003550 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003554:	4802      	ldr	r0, [pc, #8]	; (8003560 <TIM2_IRQHandler+0x10>)
 8003556:	f002 f893 	bl	8005680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800355a:	bf00      	nop
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	200006e4 	.word	0x200006e4

08003564 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003568:	4802      	ldr	r0, [pc, #8]	; (8003574 <TIM3_IRQHandler+0x10>)
 800356a:	f002 f889 	bl	8005680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800356e:	bf00      	nop
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	200000c8 	.word	0x200000c8

08003578 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800357c:	4802      	ldr	r0, [pc, #8]	; (8003588 <TIM5_IRQHandler+0x10>)
 800357e:	f002 f87f 	bl	8005680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003582:	bf00      	nop
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	20000088 	.word	0x20000088

0800358c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003590:	4b08      	ldr	r3, [pc, #32]	; (80035b4 <SystemInit+0x28>)
 8003592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003596:	4a07      	ldr	r2, [pc, #28]	; (80035b4 <SystemInit+0x28>)
 8003598:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800359c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80035a0:	4b04      	ldr	r3, [pc, #16]	; (80035b4 <SystemInit+0x28>)
 80035a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80035a6:	609a      	str	r2, [r3, #8]
#endif
}
 80035a8:	bf00      	nop
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	e000ed00 	.word	0xe000ed00

080035b8 <Reset_Handler>:
 80035b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80035f0 <LoopFillZerobss+0x14>
 80035bc:	2100      	movs	r1, #0
 80035be:	e003      	b.n	80035c8 <LoopCopyDataInit>

080035c0 <CopyDataInit>:
 80035c0:	4b0c      	ldr	r3, [pc, #48]	; (80035f4 <LoopFillZerobss+0x18>)
 80035c2:	585b      	ldr	r3, [r3, r1]
 80035c4:	5043      	str	r3, [r0, r1]
 80035c6:	3104      	adds	r1, #4

080035c8 <LoopCopyDataInit>:
 80035c8:	480b      	ldr	r0, [pc, #44]	; (80035f8 <LoopFillZerobss+0x1c>)
 80035ca:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <LoopFillZerobss+0x20>)
 80035cc:	1842      	adds	r2, r0, r1
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d3f6      	bcc.n	80035c0 <CopyDataInit>
 80035d2:	4a0b      	ldr	r2, [pc, #44]	; (8003600 <LoopFillZerobss+0x24>)
 80035d4:	e002      	b.n	80035dc <LoopFillZerobss>

080035d6 <FillZerobss>:
 80035d6:	2300      	movs	r3, #0
 80035d8:	f842 3b04 	str.w	r3, [r2], #4

080035dc <LoopFillZerobss>:
 80035dc:	4b09      	ldr	r3, [pc, #36]	; (8003604 <LoopFillZerobss+0x28>)
 80035de:	429a      	cmp	r2, r3
 80035e0:	d3f9      	bcc.n	80035d6 <FillZerobss>
 80035e2:	f7ff ffd3 	bl	800358c <SystemInit>
 80035e6:	f002 fe99 	bl	800631c <__libc_init_array>
 80035ea:	f7ff f9d5 	bl	8002998 <main>
 80035ee:	4770      	bx	lr
 80035f0:	20020000 	.word	0x20020000
 80035f4:	08006434 	.word	0x08006434
 80035f8:	20000000 	.word	0x20000000
 80035fc:	20000014 	.word	0x20000014
 8003600:	20000014 	.word	0x20000014
 8003604:	2000072c 	.word	0x2000072c

08003608 <ADC_IRQHandler>:
 8003608:	e7fe      	b.n	8003608 <ADC_IRQHandler>
	...

0800360c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003610:	4b0e      	ldr	r3, [pc, #56]	; (800364c <HAL_Init+0x40>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a0d      	ldr	r2, [pc, #52]	; (800364c <HAL_Init+0x40>)
 8003616:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800361a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800361c:	4b0b      	ldr	r3, [pc, #44]	; (800364c <HAL_Init+0x40>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a0a      	ldr	r2, [pc, #40]	; (800364c <HAL_Init+0x40>)
 8003622:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003626:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003628:	4b08      	ldr	r3, [pc, #32]	; (800364c <HAL_Init+0x40>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a07      	ldr	r2, [pc, #28]	; (800364c <HAL_Init+0x40>)
 800362e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003632:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003634:	2003      	movs	r0, #3
 8003636:	f000 fce5 	bl	8004004 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800363a:	2000      	movs	r0, #0
 800363c:	f000 f808 	bl	8003650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003640:	f7ff fd40 	bl	80030c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	40023c00 	.word	0x40023c00

08003650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003658:	4b12      	ldr	r3, [pc, #72]	; (80036a4 <HAL_InitTick+0x54>)
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	4b12      	ldr	r3, [pc, #72]	; (80036a8 <HAL_InitTick+0x58>)
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	4619      	mov	r1, r3
 8003662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003666:	fbb3 f3f1 	udiv	r3, r3, r1
 800366a:	fbb2 f3f3 	udiv	r3, r2, r3
 800366e:	4618      	mov	r0, r3
 8003670:	f000 fcfd 	bl	800406e <HAL_SYSTICK_Config>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e00e      	b.n	800369c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2b0f      	cmp	r3, #15
 8003682:	d80a      	bhi.n	800369a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003684:	2200      	movs	r2, #0
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	f04f 30ff 	mov.w	r0, #4294967295
 800368c:	f000 fcc5 	bl	800401a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003690:	4a06      	ldr	r2, [pc, #24]	; (80036ac <HAL_InitTick+0x5c>)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	e000      	b.n	800369c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
}
 800369c:	4618      	mov	r0, r3
 800369e:	3708      	adds	r7, #8
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	20000008 	.word	0x20000008
 80036a8:	20000010 	.word	0x20000010
 80036ac:	2000000c 	.word	0x2000000c

080036b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036b4:	4b06      	ldr	r3, [pc, #24]	; (80036d0 <HAL_IncTick+0x20>)
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	461a      	mov	r2, r3
 80036ba:	4b06      	ldr	r3, [pc, #24]	; (80036d4 <HAL_IncTick+0x24>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4413      	add	r3, r2
 80036c0:	4a04      	ldr	r2, [pc, #16]	; (80036d4 <HAL_IncTick+0x24>)
 80036c2:	6013      	str	r3, [r2, #0]
}
 80036c4:	bf00      	nop
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	20000010 	.word	0x20000010
 80036d4:	20000728 	.word	0x20000728

080036d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
  return uwTick;
 80036dc:	4b03      	ldr	r3, [pc, #12]	; (80036ec <HAL_GetTick+0x14>)
 80036de:	681b      	ldr	r3, [r3, #0]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	20000728 	.word	0x20000728

080036f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036f8:	2300      	movs	r3, #0
 80036fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e033      	b.n	800376e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370a:	2b00      	cmp	r3, #0
 800370c:	d109      	bne.n	8003722 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7ff fd00 	bl	8003114 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	f003 0310 	and.w	r3, r3, #16
 800372a:	2b00      	cmp	r3, #0
 800372c:	d118      	bne.n	8003760 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003736:	f023 0302 	bic.w	r3, r3, #2
 800373a:	f043 0202 	orr.w	r2, r3, #2
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 fa92 	bl	8003c6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	f023 0303 	bic.w	r3, r3, #3
 8003756:	f043 0201 	orr.w	r2, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	641a      	str	r2, [r3, #64]	; 0x40
 800375e:	e001      	b.n	8003764 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800376c:	7bfb      	ldrb	r3, [r7, #15]
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
	...

08003778 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800378a:	2b01      	cmp	r3, #1
 800378c:	d101      	bne.n	8003792 <HAL_ADC_Start+0x1a>
 800378e:	2302      	movs	r3, #2
 8003790:	e0a5      	b.n	80038de <HAL_ADC_Start+0x166>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d018      	beq.n	80037da <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689a      	ldr	r2, [r3, #8]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0201 	orr.w	r2, r2, #1
 80037b6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80037b8:	4b4c      	ldr	r3, [pc, #304]	; (80038ec <HAL_ADC_Start+0x174>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a4c      	ldr	r2, [pc, #304]	; (80038f0 <HAL_ADC_Start+0x178>)
 80037be:	fba2 2303 	umull	r2, r3, r2, r3
 80037c2:	0c9a      	lsrs	r2, r3, #18
 80037c4:	4613      	mov	r3, r2
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	4413      	add	r3, r2
 80037ca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80037cc:	e002      	b.n	80037d4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	3b01      	subs	r3, #1
 80037d2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1f9      	bne.n	80037ce <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d179      	bne.n	80038dc <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80037f0:	f023 0301 	bic.w	r3, r3, #1
 80037f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003806:	2b00      	cmp	r3, #0
 8003808:	d007      	beq.n	800381a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003812:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003826:	d106      	bne.n	8003836 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382c:	f023 0206 	bic.w	r2, r3, #6
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	645a      	str	r2, [r3, #68]	; 0x44
 8003834:	e002      	b.n	800383c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003844:	4b2b      	ldr	r3, [pc, #172]	; (80038f4 <HAL_ADC_Start+0x17c>)
 8003846:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003850:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f003 031f 	and.w	r3, r3, #31
 800385a:	2b00      	cmp	r3, #0
 800385c:	d12a      	bne.n	80038b4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a25      	ldr	r2, [pc, #148]	; (80038f8 <HAL_ADC_Start+0x180>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d015      	beq.n	8003894 <HAL_ADC_Start+0x11c>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a23      	ldr	r2, [pc, #140]	; (80038fc <HAL_ADC_Start+0x184>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d105      	bne.n	800387e <HAL_ADC_Start+0x106>
 8003872:	4b20      	ldr	r3, [pc, #128]	; (80038f4 <HAL_ADC_Start+0x17c>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f003 031f 	and.w	r3, r3, #31
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00a      	beq.n	8003894 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a1f      	ldr	r2, [pc, #124]	; (8003900 <HAL_ADC_Start+0x188>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d129      	bne.n	80038dc <HAL_ADC_Start+0x164>
 8003888:	4b1a      	ldr	r3, [pc, #104]	; (80038f4 <HAL_ADC_Start+0x17c>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f003 031f 	and.w	r3, r3, #31
 8003890:	2b0f      	cmp	r3, #15
 8003892:	d823      	bhi.n	80038dc <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d11c      	bne.n	80038dc <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	689a      	ldr	r2, [r3, #8]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80038b0:	609a      	str	r2, [r3, #8]
 80038b2:	e013      	b.n	80038dc <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a0f      	ldr	r2, [pc, #60]	; (80038f8 <HAL_ADC_Start+0x180>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d10e      	bne.n	80038dc <HAL_ADC_Start+0x164>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d107      	bne.n	80038dc <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689a      	ldr	r2, [r3, #8]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80038da:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	20000008 	.word	0x20000008
 80038f0:	431bde83 	.word	0x431bde83
 80038f4:	40012300 	.word	0x40012300
 80038f8:	40012000 	.word	0x40012000
 80038fc:	40012100 	.word	0x40012100
 8003900:	40012200 	.word	0x40012200

08003904 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800390e:	2300      	movs	r3, #0
 8003910:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800391c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003920:	d113      	bne.n	800394a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800392c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003930:	d10b      	bne.n	800394a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003936:	f043 0220 	orr.w	r2, r3, #32
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e05c      	b.n	8003a04 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800394a:	f7ff fec5 	bl	80036d8 <HAL_GetTick>
 800394e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003950:	e01a      	b.n	8003988 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003958:	d016      	beq.n	8003988 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d007      	beq.n	8003970 <HAL_ADC_PollForConversion+0x6c>
 8003960:	f7ff feba 	bl	80036d8 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	429a      	cmp	r2, r3
 800396e:	d20b      	bcs.n	8003988 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003974:	f043 0204 	orr.w	r2, r3, #4
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e03d      	b.n	8003a04 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b02      	cmp	r3, #2
 8003994:	d1dd      	bne.n	8003952 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f06f 0212 	mvn.w	r2, #18
 800399e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d123      	bne.n	8003a02 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d11f      	bne.n	8003a02 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d006      	beq.n	80039de <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d111      	bne.n	8003a02 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d105      	bne.n	8003a02 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	f043 0201 	orr.w	r2, r3, #1
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
	...

08003a28 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003a32:	2300      	movs	r3, #0
 8003a34:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d101      	bne.n	8003a44 <HAL_ADC_ConfigChannel+0x1c>
 8003a40:	2302      	movs	r3, #2
 8003a42:	e105      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x228>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2b09      	cmp	r3, #9
 8003a52:	d925      	bls.n	8003aa0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68d9      	ldr	r1, [r3, #12]
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	461a      	mov	r2, r3
 8003a62:	4613      	mov	r3, r2
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	4413      	add	r3, r2
 8003a68:	3b1e      	subs	r3, #30
 8003a6a:	2207      	movs	r2, #7
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	43da      	mvns	r2, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	400a      	ands	r2, r1
 8003a78:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68d9      	ldr	r1, [r3, #12]
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	4403      	add	r3, r0
 8003a92:	3b1e      	subs	r3, #30
 8003a94:	409a      	lsls	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	60da      	str	r2, [r3, #12]
 8003a9e:	e022      	b.n	8003ae6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6919      	ldr	r1, [r3, #16]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	461a      	mov	r2, r3
 8003aae:	4613      	mov	r3, r2
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	4413      	add	r3, r2
 8003ab4:	2207      	movs	r2, #7
 8003ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aba:	43da      	mvns	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	400a      	ands	r2, r1
 8003ac2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6919      	ldr	r1, [r3, #16]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	689a      	ldr	r2, [r3, #8]
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	4403      	add	r3, r0
 8003adc:	409a      	lsls	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	430a      	orrs	r2, r1
 8003ae4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	2b06      	cmp	r3, #6
 8003aec:	d824      	bhi.n	8003b38 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685a      	ldr	r2, [r3, #4]
 8003af8:	4613      	mov	r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	4413      	add	r3, r2
 8003afe:	3b05      	subs	r3, #5
 8003b00:	221f      	movs	r2, #31
 8003b02:	fa02 f303 	lsl.w	r3, r2, r3
 8003b06:	43da      	mvns	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	400a      	ands	r2, r1
 8003b0e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	4613      	mov	r3, r2
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	4413      	add	r3, r2
 8003b28:	3b05      	subs	r3, #5
 8003b2a:	fa00 f203 	lsl.w	r2, r0, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	635a      	str	r2, [r3, #52]	; 0x34
 8003b36:	e04c      	b.n	8003bd2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	2b0c      	cmp	r3, #12
 8003b3e:	d824      	bhi.n	8003b8a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	4413      	add	r3, r2
 8003b50:	3b23      	subs	r3, #35	; 0x23
 8003b52:	221f      	movs	r2, #31
 8003b54:	fa02 f303 	lsl.w	r3, r2, r3
 8003b58:	43da      	mvns	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	400a      	ands	r2, r1
 8003b60:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	4618      	mov	r0, r3
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	4613      	mov	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	4413      	add	r3, r2
 8003b7a:	3b23      	subs	r3, #35	; 0x23
 8003b7c:	fa00 f203 	lsl.w	r2, r0, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	430a      	orrs	r2, r1
 8003b86:	631a      	str	r2, [r3, #48]	; 0x30
 8003b88:	e023      	b.n	8003bd2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	4613      	mov	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	3b41      	subs	r3, #65	; 0x41
 8003b9c:	221f      	movs	r2, #31
 8003b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba2:	43da      	mvns	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	400a      	ands	r2, r1
 8003baa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	4618      	mov	r0, r3
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4413      	add	r3, r2
 8003bc4:	3b41      	subs	r3, #65	; 0x41
 8003bc6:	fa00 f203 	lsl.w	r2, r0, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003bd2:	4b22      	ldr	r3, [pc, #136]	; (8003c5c <HAL_ADC_ConfigChannel+0x234>)
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a21      	ldr	r2, [pc, #132]	; (8003c60 <HAL_ADC_ConfigChannel+0x238>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d109      	bne.n	8003bf4 <HAL_ADC_ConfigChannel+0x1cc>
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b12      	cmp	r3, #18
 8003be6:	d105      	bne.n	8003bf4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a19      	ldr	r2, [pc, #100]	; (8003c60 <HAL_ADC_ConfigChannel+0x238>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d123      	bne.n	8003c46 <HAL_ADC_ConfigChannel+0x21e>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2b10      	cmp	r3, #16
 8003c04:	d003      	beq.n	8003c0e <HAL_ADC_ConfigChannel+0x1e6>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2b11      	cmp	r3, #17
 8003c0c:	d11b      	bne.n	8003c46 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2b10      	cmp	r3, #16
 8003c20:	d111      	bne.n	8003c46 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c22:	4b10      	ldr	r3, [pc, #64]	; (8003c64 <HAL_ADC_ConfigChannel+0x23c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a10      	ldr	r2, [pc, #64]	; (8003c68 <HAL_ADC_ConfigChannel+0x240>)
 8003c28:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2c:	0c9a      	lsrs	r2, r3, #18
 8003c2e:	4613      	mov	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4413      	add	r3, r2
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c38:	e002      	b.n	8003c40 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1f9      	bne.n	8003c3a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3714      	adds	r7, #20
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	40012300 	.word	0x40012300
 8003c60:	40012000 	.word	0x40012000
 8003c64:	20000008 	.word	0x20000008
 8003c68:	431bde83 	.word	0x431bde83

08003c6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b085      	sub	sp, #20
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c74:	4b79      	ldr	r3, [pc, #484]	; (8003e5c <ADC_Init+0x1f0>)
 8003c76:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	685a      	ldr	r2, [r3, #4]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	685a      	ldr	r2, [r3, #4]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ca0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	6859      	ldr	r1, [r3, #4]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	021a      	lsls	r2, r3, #8
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003cc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6859      	ldr	r1, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	689a      	ldr	r2, [r3, #8]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ce6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6899      	ldr	r1, [r3, #8]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68da      	ldr	r2, [r3, #12]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfe:	4a58      	ldr	r2, [pc, #352]	; (8003e60 <ADC_Init+0x1f4>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d022      	beq.n	8003d4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689a      	ldr	r2, [r3, #8]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6899      	ldr	r1, [r3, #8]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	430a      	orrs	r2, r1
 8003d24:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6899      	ldr	r1, [r3, #8]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	430a      	orrs	r2, r1
 8003d46:	609a      	str	r2, [r3, #8]
 8003d48:	e00f      	b.n	8003d6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	689a      	ldr	r2, [r3, #8]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d68:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0202 	bic.w	r2, r2, #2
 8003d78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	6899      	ldr	r1, [r3, #8]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	7e1b      	ldrb	r3, [r3, #24]
 8003d84:	005a      	lsls	r2, r3, #1
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d01b      	beq.n	8003dd0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685a      	ldr	r2, [r3, #4]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003da6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003db6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6859      	ldr	r1, [r3, #4]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	035a      	lsls	r2, r3, #13
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	605a      	str	r2, [r3, #4]
 8003dce:	e007      	b.n	8003de0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	685a      	ldr	r2, [r3, #4]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dde:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003dee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	051a      	lsls	r2, r3, #20
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	430a      	orrs	r2, r1
 8003e04:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6899      	ldr	r1, [r3, #8]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e22:	025a      	lsls	r2, r3, #9
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	689a      	ldr	r2, [r3, #8]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6899      	ldr	r1, [r3, #8]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	029a      	lsls	r2, r3, #10
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	609a      	str	r2, [r3, #8]
}
 8003e50:	bf00      	nop
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr
 8003e5c:	40012300 	.word	0x40012300
 8003e60:	0f000001 	.word	0x0f000001

08003e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f003 0307 	and.w	r3, r3, #7
 8003e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e74:	4b0c      	ldr	r3, [pc, #48]	; (8003ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e7a:	68ba      	ldr	r2, [r7, #8]
 8003e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e80:	4013      	ands	r3, r2
 8003e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e96:	4a04      	ldr	r2, [pc, #16]	; (8003ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	60d3      	str	r3, [r2, #12]
}
 8003e9c:	bf00      	nop
 8003e9e:	3714      	adds	r7, #20
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr
 8003ea8:	e000ed00 	.word	0xe000ed00

08003eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003eb0:	4b04      	ldr	r3, [pc, #16]	; (8003ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	0a1b      	lsrs	r3, r3, #8
 8003eb6:	f003 0307 	and.w	r3, r3, #7
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	e000ed00 	.word	0xe000ed00

08003ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	4603      	mov	r3, r0
 8003ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	db0b      	blt.n	8003ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eda:	79fb      	ldrb	r3, [r7, #7]
 8003edc:	f003 021f 	and.w	r2, r3, #31
 8003ee0:	4907      	ldr	r1, [pc, #28]	; (8003f00 <__NVIC_EnableIRQ+0x38>)
 8003ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee6:	095b      	lsrs	r3, r3, #5
 8003ee8:	2001      	movs	r0, #1
 8003eea:	fa00 f202 	lsl.w	r2, r0, r2
 8003eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	e000e100 	.word	0xe000e100

08003f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	6039      	str	r1, [r7, #0]
 8003f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	db0a      	blt.n	8003f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	b2da      	uxtb	r2, r3
 8003f1c:	490c      	ldr	r1, [pc, #48]	; (8003f50 <__NVIC_SetPriority+0x4c>)
 8003f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f22:	0112      	lsls	r2, r2, #4
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	440b      	add	r3, r1
 8003f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f2c:	e00a      	b.n	8003f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	4908      	ldr	r1, [pc, #32]	; (8003f54 <__NVIC_SetPriority+0x50>)
 8003f34:	79fb      	ldrb	r3, [r7, #7]
 8003f36:	f003 030f 	and.w	r3, r3, #15
 8003f3a:	3b04      	subs	r3, #4
 8003f3c:	0112      	lsls	r2, r2, #4
 8003f3e:	b2d2      	uxtb	r2, r2
 8003f40:	440b      	add	r3, r1
 8003f42:	761a      	strb	r2, [r3, #24]
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr
 8003f50:	e000e100 	.word	0xe000e100
 8003f54:	e000ed00 	.word	0xe000ed00

08003f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b089      	sub	sp, #36	; 0x24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	f1c3 0307 	rsb	r3, r3, #7
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	bf28      	it	cs
 8003f76:	2304      	movcs	r3, #4
 8003f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	2b06      	cmp	r3, #6
 8003f80:	d902      	bls.n	8003f88 <NVIC_EncodePriority+0x30>
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	3b03      	subs	r3, #3
 8003f86:	e000      	b.n	8003f8a <NVIC_EncodePriority+0x32>
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	43da      	mvns	r2, r3
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	401a      	ands	r2, r3
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8003faa:	43d9      	mvns	r1, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fb0:	4313      	orrs	r3, r2
         );
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3724      	adds	r7, #36	; 0x24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
	...

08003fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fd0:	d301      	bcc.n	8003fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e00f      	b.n	8003ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fd6:	4a0a      	ldr	r2, [pc, #40]	; (8004000 <SysTick_Config+0x40>)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fde:	210f      	movs	r1, #15
 8003fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe4:	f7ff ff8e 	bl	8003f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fe8:	4b05      	ldr	r3, [pc, #20]	; (8004000 <SysTick_Config+0x40>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fee:	4b04      	ldr	r3, [pc, #16]	; (8004000 <SysTick_Config+0x40>)
 8003ff0:	2207      	movs	r2, #7
 8003ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	e000e010 	.word	0xe000e010

08004004 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f7ff ff29 	bl	8003e64 <__NVIC_SetPriorityGrouping>
}
 8004012:	bf00      	nop
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800401a:	b580      	push	{r7, lr}
 800401c:	b086      	sub	sp, #24
 800401e:	af00      	add	r7, sp, #0
 8004020:	4603      	mov	r3, r0
 8004022:	60b9      	str	r1, [r7, #8]
 8004024:	607a      	str	r2, [r7, #4]
 8004026:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004028:	2300      	movs	r3, #0
 800402a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800402c:	f7ff ff3e 	bl	8003eac <__NVIC_GetPriorityGrouping>
 8004030:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	68b9      	ldr	r1, [r7, #8]
 8004036:	6978      	ldr	r0, [r7, #20]
 8004038:	f7ff ff8e 	bl	8003f58 <NVIC_EncodePriority>
 800403c:	4602      	mov	r2, r0
 800403e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004042:	4611      	mov	r1, r2
 8004044:	4618      	mov	r0, r3
 8004046:	f7ff ff5d 	bl	8003f04 <__NVIC_SetPriority>
}
 800404a:	bf00      	nop
 800404c:	3718      	adds	r7, #24
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b082      	sub	sp, #8
 8004056:	af00      	add	r7, sp, #0
 8004058:	4603      	mov	r3, r0
 800405a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800405c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004060:	4618      	mov	r0, r3
 8004062:	f7ff ff31 	bl	8003ec8 <__NVIC_EnableIRQ>
}
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800406e:	b580      	push	{r7, lr}
 8004070:	b082      	sub	sp, #8
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7ff ffa2 	bl	8003fc0 <SysTick_Config>
 800407c:	4603      	mov	r3, r0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004086:	b580      	push	{r7, lr}
 8004088:	b082      	sub	sp, #8
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e014      	b.n	80040c2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	791b      	ldrb	r3, [r3, #4]
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d105      	bne.n	80040ae <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f7ff f893 	bl	80031d4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2202      	movs	r2, #2
 80040b2:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b087      	sub	sp, #28
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	60f8      	str	r0, [r7, #12]
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]
 80040da:	2300      	movs	r3, #0
 80040dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	795b      	ldrb	r3, [r3, #5]
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d101      	bne.n	80040ea <HAL_DAC_ConfigChannel+0x20>
 80040e6:	2302      	movs	r3, #2
 80040e8:	e036      	b.n	8004158 <HAL_DAC_ConfigChannel+0x8e>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2201      	movs	r2, #1
 80040ee:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2202      	movs	r2, #2
 80040f4:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80040fe:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	fa02 f303 	lsl.w	r3, r2, r3
 8004108:	43db      	mvns	r3, r3
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	4013      	ands	r3, r2
 800410e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	4313      	orrs	r3, r2
 800411a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	4313      	orrs	r3, r2
 8004128:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	6819      	ldr	r1, [r3, #0]
 8004138:	22c0      	movs	r2, #192	; 0xc0
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	fa02 f303 	lsl.w	r3, r2, r3
 8004140:	43da      	mvns	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	400a      	ands	r2, r1
 8004148:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2201      	movs	r2, #1
 800414e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004164:	b480      	push	{r7}
 8004166:	b089      	sub	sp, #36	; 0x24
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800416e:	2300      	movs	r3, #0
 8004170:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004172:	2300      	movs	r3, #0
 8004174:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004176:	2300      	movs	r3, #0
 8004178:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800417a:	2300      	movs	r3, #0
 800417c:	61fb      	str	r3, [r7, #28]
 800417e:	e16b      	b.n	8004458 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004180:	2201      	movs	r2, #1
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	fa02 f303 	lsl.w	r3, r2, r3
 8004188:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	4013      	ands	r3, r2
 8004192:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	429a      	cmp	r2, r3
 800419a:	f040 815a 	bne.w	8004452 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d00b      	beq.n	80041be <HAL_GPIO_Init+0x5a>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d007      	beq.n	80041be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041b2:	2b11      	cmp	r3, #17
 80041b4:	d003      	beq.n	80041be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	2b12      	cmp	r3, #18
 80041bc:	d130      	bne.n	8004220 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	2203      	movs	r2, #3
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	43db      	mvns	r3, r3
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	4013      	ands	r3, r2
 80041d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	68da      	ldr	r2, [r3, #12]
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	fa02 f303 	lsl.w	r3, r2, r3
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041f4:	2201      	movs	r2, #1
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	fa02 f303 	lsl.w	r3, r2, r3
 80041fc:	43db      	mvns	r3, r3
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	4013      	ands	r3, r2
 8004202:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	091b      	lsrs	r3, r3, #4
 800420a:	f003 0201 	and.w	r2, r3, #1
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	4313      	orrs	r3, r2
 8004218:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	2203      	movs	r2, #3
 800422c:	fa02 f303 	lsl.w	r3, r2, r3
 8004230:	43db      	mvns	r3, r3
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4013      	ands	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	005b      	lsls	r3, r3, #1
 8004240:	fa02 f303 	lsl.w	r3, r2, r3
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	4313      	orrs	r3, r2
 8004248:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	2b02      	cmp	r3, #2
 8004256:	d003      	beq.n	8004260 <HAL_GPIO_Init+0xfc>
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	2b12      	cmp	r3, #18
 800425e:	d123      	bne.n	80042a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	08da      	lsrs	r2, r3, #3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	3208      	adds	r2, #8
 8004268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800426c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	f003 0307 	and.w	r3, r3, #7
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	220f      	movs	r2, #15
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	43db      	mvns	r3, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4013      	ands	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	691a      	ldr	r2, [r3, #16]
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	f003 0307 	and.w	r3, r3, #7
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	4313      	orrs	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	08da      	lsrs	r2, r3, #3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	3208      	adds	r2, #8
 80042a2:	69b9      	ldr	r1, [r7, #24]
 80042a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	2203      	movs	r2, #3
 80042b4:	fa02 f303 	lsl.w	r3, r2, r3
 80042b8:	43db      	mvns	r3, r3
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	4013      	ands	r3, r2
 80042be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f003 0203 	and.w	r2, r3, #3
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f000 80b4 	beq.w	8004452 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ea:	2300      	movs	r3, #0
 80042ec:	60fb      	str	r3, [r7, #12]
 80042ee:	4b5f      	ldr	r3, [pc, #380]	; (800446c <HAL_GPIO_Init+0x308>)
 80042f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f2:	4a5e      	ldr	r2, [pc, #376]	; (800446c <HAL_GPIO_Init+0x308>)
 80042f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042f8:	6453      	str	r3, [r2, #68]	; 0x44
 80042fa:	4b5c      	ldr	r3, [pc, #368]	; (800446c <HAL_GPIO_Init+0x308>)
 80042fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004302:	60fb      	str	r3, [r7, #12]
 8004304:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004306:	4a5a      	ldr	r2, [pc, #360]	; (8004470 <HAL_GPIO_Init+0x30c>)
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	089b      	lsrs	r3, r3, #2
 800430c:	3302      	adds	r3, #2
 800430e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004312:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	220f      	movs	r2, #15
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	43db      	mvns	r3, r3
 8004324:	69ba      	ldr	r2, [r7, #24]
 8004326:	4013      	ands	r3, r2
 8004328:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a51      	ldr	r2, [pc, #324]	; (8004474 <HAL_GPIO_Init+0x310>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d02b      	beq.n	800438a <HAL_GPIO_Init+0x226>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a50      	ldr	r2, [pc, #320]	; (8004478 <HAL_GPIO_Init+0x314>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d025      	beq.n	8004386 <HAL_GPIO_Init+0x222>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a4f      	ldr	r2, [pc, #316]	; (800447c <HAL_GPIO_Init+0x318>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d01f      	beq.n	8004382 <HAL_GPIO_Init+0x21e>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a4e      	ldr	r2, [pc, #312]	; (8004480 <HAL_GPIO_Init+0x31c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d019      	beq.n	800437e <HAL_GPIO_Init+0x21a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a4d      	ldr	r2, [pc, #308]	; (8004484 <HAL_GPIO_Init+0x320>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d013      	beq.n	800437a <HAL_GPIO_Init+0x216>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a4c      	ldr	r2, [pc, #304]	; (8004488 <HAL_GPIO_Init+0x324>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d00d      	beq.n	8004376 <HAL_GPIO_Init+0x212>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a4b      	ldr	r2, [pc, #300]	; (800448c <HAL_GPIO_Init+0x328>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d007      	beq.n	8004372 <HAL_GPIO_Init+0x20e>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a4a      	ldr	r2, [pc, #296]	; (8004490 <HAL_GPIO_Init+0x32c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d101      	bne.n	800436e <HAL_GPIO_Init+0x20a>
 800436a:	2307      	movs	r3, #7
 800436c:	e00e      	b.n	800438c <HAL_GPIO_Init+0x228>
 800436e:	2308      	movs	r3, #8
 8004370:	e00c      	b.n	800438c <HAL_GPIO_Init+0x228>
 8004372:	2306      	movs	r3, #6
 8004374:	e00a      	b.n	800438c <HAL_GPIO_Init+0x228>
 8004376:	2305      	movs	r3, #5
 8004378:	e008      	b.n	800438c <HAL_GPIO_Init+0x228>
 800437a:	2304      	movs	r3, #4
 800437c:	e006      	b.n	800438c <HAL_GPIO_Init+0x228>
 800437e:	2303      	movs	r3, #3
 8004380:	e004      	b.n	800438c <HAL_GPIO_Init+0x228>
 8004382:	2302      	movs	r3, #2
 8004384:	e002      	b.n	800438c <HAL_GPIO_Init+0x228>
 8004386:	2301      	movs	r3, #1
 8004388:	e000      	b.n	800438c <HAL_GPIO_Init+0x228>
 800438a:	2300      	movs	r3, #0
 800438c:	69fa      	ldr	r2, [r7, #28]
 800438e:	f002 0203 	and.w	r2, r2, #3
 8004392:	0092      	lsls	r2, r2, #2
 8004394:	4093      	lsls	r3, r2
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4313      	orrs	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800439c:	4934      	ldr	r1, [pc, #208]	; (8004470 <HAL_GPIO_Init+0x30c>)
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	089b      	lsrs	r3, r3, #2
 80043a2:	3302      	adds	r3, #2
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043aa:	4b3a      	ldr	r3, [pc, #232]	; (8004494 <HAL_GPIO_Init+0x330>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	43db      	mvns	r3, r3
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	4013      	ands	r3, r2
 80043b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80043c6:	69ba      	ldr	r2, [r7, #24]
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043ce:	4a31      	ldr	r2, [pc, #196]	; (8004494 <HAL_GPIO_Init+0x330>)
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80043d4:	4b2f      	ldr	r3, [pc, #188]	; (8004494 <HAL_GPIO_Init+0x330>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	43db      	mvns	r3, r3
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	4013      	ands	r3, r2
 80043e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d003      	beq.n	80043f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043f8:	4a26      	ldr	r2, [pc, #152]	; (8004494 <HAL_GPIO_Init+0x330>)
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043fe:	4b25      	ldr	r3, [pc, #148]	; (8004494 <HAL_GPIO_Init+0x330>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	43db      	mvns	r3, r3
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	4013      	ands	r3, r2
 800440c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d003      	beq.n	8004422 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	4313      	orrs	r3, r2
 8004420:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004422:	4a1c      	ldr	r2, [pc, #112]	; (8004494 <HAL_GPIO_Init+0x330>)
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004428:	4b1a      	ldr	r3, [pc, #104]	; (8004494 <HAL_GPIO_Init+0x330>)
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	43db      	mvns	r3, r3
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	4013      	ands	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	4313      	orrs	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800444c:	4a11      	ldr	r2, [pc, #68]	; (8004494 <HAL_GPIO_Init+0x330>)
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	3301      	adds	r3, #1
 8004456:	61fb      	str	r3, [r7, #28]
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	2b0f      	cmp	r3, #15
 800445c:	f67f ae90 	bls.w	8004180 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004460:	bf00      	nop
 8004462:	3724      	adds	r7, #36	; 0x24
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr
 800446c:	40023800 	.word	0x40023800
 8004470:	40013800 	.word	0x40013800
 8004474:	40020000 	.word	0x40020000
 8004478:	40020400 	.word	0x40020400
 800447c:	40020800 	.word	0x40020800
 8004480:	40020c00 	.word	0x40020c00
 8004484:	40021000 	.word	0x40021000
 8004488:	40021400 	.word	0x40021400
 800448c:	40021800 	.word	0x40021800
 8004490:	40021c00 	.word	0x40021c00
 8004494:	40013c00 	.word	0x40013c00

08004498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	460b      	mov	r3, r1
 80044a2:	807b      	strh	r3, [r7, #2]
 80044a4:	4613      	mov	r3, r2
 80044a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044a8:	787b      	ldrb	r3, [r7, #1]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044ae:	887a      	ldrh	r2, [r7, #2]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044b4:	e003      	b.n	80044be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044b6:	887b      	ldrh	r3, [r7, #2]
 80044b8:	041a      	lsls	r2, r3, #16
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	619a      	str	r2, [r3, #24]
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e25b      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d075      	beq.n	80045d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044ea:	4ba3      	ldr	r3, [pc, #652]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 030c 	and.w	r3, r3, #12
 80044f2:	2b04      	cmp	r3, #4
 80044f4:	d00c      	beq.n	8004510 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044f6:	4ba0      	ldr	r3, [pc, #640]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044fe:	2b08      	cmp	r3, #8
 8004500:	d112      	bne.n	8004528 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004502:	4b9d      	ldr	r3, [pc, #628]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800450a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800450e:	d10b      	bne.n	8004528 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004510:	4b99      	ldr	r3, [pc, #612]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d05b      	beq.n	80045d4 <HAL_RCC_OscConfig+0x108>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d157      	bne.n	80045d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e236      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004530:	d106      	bne.n	8004540 <HAL_RCC_OscConfig+0x74>
 8004532:	4b91      	ldr	r3, [pc, #580]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a90      	ldr	r2, [pc, #576]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800453c:	6013      	str	r3, [r2, #0]
 800453e:	e01d      	b.n	800457c <HAL_RCC_OscConfig+0xb0>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004548:	d10c      	bne.n	8004564 <HAL_RCC_OscConfig+0x98>
 800454a:	4b8b      	ldr	r3, [pc, #556]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a8a      	ldr	r2, [pc, #552]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004550:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004554:	6013      	str	r3, [r2, #0]
 8004556:	4b88      	ldr	r3, [pc, #544]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a87      	ldr	r2, [pc, #540]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 800455c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004560:	6013      	str	r3, [r2, #0]
 8004562:	e00b      	b.n	800457c <HAL_RCC_OscConfig+0xb0>
 8004564:	4b84      	ldr	r3, [pc, #528]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a83      	ldr	r2, [pc, #524]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 800456a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800456e:	6013      	str	r3, [r2, #0]
 8004570:	4b81      	ldr	r3, [pc, #516]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a80      	ldr	r2, [pc, #512]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004576:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800457a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d013      	beq.n	80045ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004584:	f7ff f8a8 	bl	80036d8 <HAL_GetTick>
 8004588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800458a:	e008      	b.n	800459e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800458c:	f7ff f8a4 	bl	80036d8 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b64      	cmp	r3, #100	; 0x64
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e1fb      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800459e:	4b76      	ldr	r3, [pc, #472]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d0f0      	beq.n	800458c <HAL_RCC_OscConfig+0xc0>
 80045aa:	e014      	b.n	80045d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ac:	f7ff f894 	bl	80036d8 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045b4:	f7ff f890 	bl	80036d8 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b64      	cmp	r3, #100	; 0x64
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e1e7      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045c6:	4b6c      	ldr	r3, [pc, #432]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f0      	bne.n	80045b4 <HAL_RCC_OscConfig+0xe8>
 80045d2:	e000      	b.n	80045d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d063      	beq.n	80046aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045e2:	4b65      	ldr	r3, [pc, #404]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f003 030c 	and.w	r3, r3, #12
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00b      	beq.n	8004606 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045ee:	4b62      	ldr	r3, [pc, #392]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045f6:	2b08      	cmp	r3, #8
 80045f8:	d11c      	bne.n	8004634 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045fa:	4b5f      	ldr	r3, [pc, #380]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d116      	bne.n	8004634 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004606:	4b5c      	ldr	r3, [pc, #368]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0302 	and.w	r3, r3, #2
 800460e:	2b00      	cmp	r3, #0
 8004610:	d005      	beq.n	800461e <HAL_RCC_OscConfig+0x152>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d001      	beq.n	800461e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e1bb      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800461e:	4b56      	ldr	r3, [pc, #344]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	4952      	ldr	r1, [pc, #328]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 800462e:	4313      	orrs	r3, r2
 8004630:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004632:	e03a      	b.n	80046aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d020      	beq.n	800467e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800463c:	4b4f      	ldr	r3, [pc, #316]	; (800477c <HAL_RCC_OscConfig+0x2b0>)
 800463e:	2201      	movs	r2, #1
 8004640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004642:	f7ff f849 	bl	80036d8 <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004648:	e008      	b.n	800465c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800464a:	f7ff f845 	bl	80036d8 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d901      	bls.n	800465c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e19c      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800465c:	4b46      	ldr	r3, [pc, #280]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d0f0      	beq.n	800464a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004668:	4b43      	ldr	r3, [pc, #268]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	691b      	ldr	r3, [r3, #16]
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	4940      	ldr	r1, [pc, #256]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004678:	4313      	orrs	r3, r2
 800467a:	600b      	str	r3, [r1, #0]
 800467c:	e015      	b.n	80046aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800467e:	4b3f      	ldr	r3, [pc, #252]	; (800477c <HAL_RCC_OscConfig+0x2b0>)
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004684:	f7ff f828 	bl	80036d8 <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800468c:	f7ff f824 	bl	80036d8 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e17b      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800469e:	4b36      	ldr	r3, [pc, #216]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1f0      	bne.n	800468c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0308 	and.w	r3, r3, #8
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d030      	beq.n	8004718 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d016      	beq.n	80046ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046be:	4b30      	ldr	r3, [pc, #192]	; (8004780 <HAL_RCC_OscConfig+0x2b4>)
 80046c0:	2201      	movs	r2, #1
 80046c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c4:	f7ff f808 	bl	80036d8 <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046cc:	f7ff f804 	bl	80036d8 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e15b      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046de:	4b26      	ldr	r3, [pc, #152]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 80046e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d0f0      	beq.n	80046cc <HAL_RCC_OscConfig+0x200>
 80046ea:	e015      	b.n	8004718 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046ec:	4b24      	ldr	r3, [pc, #144]	; (8004780 <HAL_RCC_OscConfig+0x2b4>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046f2:	f7fe fff1 	bl	80036d8 <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046f8:	e008      	b.n	800470c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046fa:	f7fe ffed 	bl	80036d8 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e144      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800470c:	4b1a      	ldr	r3, [pc, #104]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 800470e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1f0      	bne.n	80046fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0304 	and.w	r3, r3, #4
 8004720:	2b00      	cmp	r3, #0
 8004722:	f000 80a0 	beq.w	8004866 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004726:	2300      	movs	r3, #0
 8004728:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800472a:	4b13      	ldr	r3, [pc, #76]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 800472c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10f      	bne.n	8004756 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004736:	2300      	movs	r3, #0
 8004738:	60bb      	str	r3, [r7, #8]
 800473a:	4b0f      	ldr	r3, [pc, #60]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 800473c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473e:	4a0e      	ldr	r2, [pc, #56]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004744:	6413      	str	r3, [r2, #64]	; 0x40
 8004746:	4b0c      	ldr	r3, [pc, #48]	; (8004778 <HAL_RCC_OscConfig+0x2ac>)
 8004748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800474e:	60bb      	str	r3, [r7, #8]
 8004750:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004752:	2301      	movs	r3, #1
 8004754:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004756:	4b0b      	ldr	r3, [pc, #44]	; (8004784 <HAL_RCC_OscConfig+0x2b8>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800475e:	2b00      	cmp	r3, #0
 8004760:	d121      	bne.n	80047a6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004762:	4b08      	ldr	r3, [pc, #32]	; (8004784 <HAL_RCC_OscConfig+0x2b8>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a07      	ldr	r2, [pc, #28]	; (8004784 <HAL_RCC_OscConfig+0x2b8>)
 8004768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800476c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800476e:	f7fe ffb3 	bl	80036d8 <HAL_GetTick>
 8004772:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004774:	e011      	b.n	800479a <HAL_RCC_OscConfig+0x2ce>
 8004776:	bf00      	nop
 8004778:	40023800 	.word	0x40023800
 800477c:	42470000 	.word	0x42470000
 8004780:	42470e80 	.word	0x42470e80
 8004784:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004788:	f7fe ffa6 	bl	80036d8 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e0fd      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479a:	4b81      	ldr	r3, [pc, #516]	; (80049a0 <HAL_RCC_OscConfig+0x4d4>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d0f0      	beq.n	8004788 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d106      	bne.n	80047bc <HAL_RCC_OscConfig+0x2f0>
 80047ae:	4b7d      	ldr	r3, [pc, #500]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b2:	4a7c      	ldr	r2, [pc, #496]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047b4:	f043 0301 	orr.w	r3, r3, #1
 80047b8:	6713      	str	r3, [r2, #112]	; 0x70
 80047ba:	e01c      	b.n	80047f6 <HAL_RCC_OscConfig+0x32a>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	2b05      	cmp	r3, #5
 80047c2:	d10c      	bne.n	80047de <HAL_RCC_OscConfig+0x312>
 80047c4:	4b77      	ldr	r3, [pc, #476]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c8:	4a76      	ldr	r2, [pc, #472]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047ca:	f043 0304 	orr.w	r3, r3, #4
 80047ce:	6713      	str	r3, [r2, #112]	; 0x70
 80047d0:	4b74      	ldr	r3, [pc, #464]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d4:	4a73      	ldr	r2, [pc, #460]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047d6:	f043 0301 	orr.w	r3, r3, #1
 80047da:	6713      	str	r3, [r2, #112]	; 0x70
 80047dc:	e00b      	b.n	80047f6 <HAL_RCC_OscConfig+0x32a>
 80047de:	4b71      	ldr	r3, [pc, #452]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e2:	4a70      	ldr	r2, [pc, #448]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047e4:	f023 0301 	bic.w	r3, r3, #1
 80047e8:	6713      	str	r3, [r2, #112]	; 0x70
 80047ea:	4b6e      	ldr	r3, [pc, #440]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ee:	4a6d      	ldr	r2, [pc, #436]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80047f0:	f023 0304 	bic.w	r3, r3, #4
 80047f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d015      	beq.n	800482a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047fe:	f7fe ff6b 	bl	80036d8 <HAL_GetTick>
 8004802:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004804:	e00a      	b.n	800481c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004806:	f7fe ff67 	bl	80036d8 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	f241 3288 	movw	r2, #5000	; 0x1388
 8004814:	4293      	cmp	r3, r2
 8004816:	d901      	bls.n	800481c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e0bc      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800481c:	4b61      	ldr	r3, [pc, #388]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 800481e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d0ee      	beq.n	8004806 <HAL_RCC_OscConfig+0x33a>
 8004828:	e014      	b.n	8004854 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800482a:	f7fe ff55 	bl	80036d8 <HAL_GetTick>
 800482e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004830:	e00a      	b.n	8004848 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004832:	f7fe ff51 	bl	80036d8 <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004840:	4293      	cmp	r3, r2
 8004842:	d901      	bls.n	8004848 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e0a6      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004848:	4b56      	ldr	r3, [pc, #344]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 800484a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484c:	f003 0302 	and.w	r3, r3, #2
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1ee      	bne.n	8004832 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004854:	7dfb      	ldrb	r3, [r7, #23]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d105      	bne.n	8004866 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800485a:	4b52      	ldr	r3, [pc, #328]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 800485c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485e:	4a51      	ldr	r2, [pc, #324]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 8004860:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004864:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	2b00      	cmp	r3, #0
 800486c:	f000 8092 	beq.w	8004994 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004870:	4b4c      	ldr	r3, [pc, #304]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f003 030c 	and.w	r3, r3, #12
 8004878:	2b08      	cmp	r3, #8
 800487a:	d05c      	beq.n	8004936 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	2b02      	cmp	r3, #2
 8004882:	d141      	bne.n	8004908 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004884:	4b48      	ldr	r3, [pc, #288]	; (80049a8 <HAL_RCC_OscConfig+0x4dc>)
 8004886:	2200      	movs	r2, #0
 8004888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488a:	f7fe ff25 	bl	80036d8 <HAL_GetTick>
 800488e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004890:	e008      	b.n	80048a4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004892:	f7fe ff21 	bl	80036d8 <HAL_GetTick>
 8004896:	4602      	mov	r2, r0
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	2b02      	cmp	r3, #2
 800489e:	d901      	bls.n	80048a4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e078      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a4:	4b3f      	ldr	r3, [pc, #252]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d1f0      	bne.n	8004892 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	69da      	ldr	r2, [r3, #28]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	431a      	orrs	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048be:	019b      	lsls	r3, r3, #6
 80048c0:	431a      	orrs	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c6:	085b      	lsrs	r3, r3, #1
 80048c8:	3b01      	subs	r3, #1
 80048ca:	041b      	lsls	r3, r3, #16
 80048cc:	431a      	orrs	r2, r3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d2:	061b      	lsls	r3, r3, #24
 80048d4:	4933      	ldr	r1, [pc, #204]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048da:	4b33      	ldr	r3, [pc, #204]	; (80049a8 <HAL_RCC_OscConfig+0x4dc>)
 80048dc:	2201      	movs	r2, #1
 80048de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e0:	f7fe fefa 	bl	80036d8 <HAL_GetTick>
 80048e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048e6:	e008      	b.n	80048fa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048e8:	f7fe fef6 	bl	80036d8 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e04d      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048fa:	4b2a      	ldr	r3, [pc, #168]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0f0      	beq.n	80048e8 <HAL_RCC_OscConfig+0x41c>
 8004906:	e045      	b.n	8004994 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004908:	4b27      	ldr	r3, [pc, #156]	; (80049a8 <HAL_RCC_OscConfig+0x4dc>)
 800490a:	2200      	movs	r2, #0
 800490c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800490e:	f7fe fee3 	bl	80036d8 <HAL_GetTick>
 8004912:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004914:	e008      	b.n	8004928 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004916:	f7fe fedf 	bl	80036d8 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d901      	bls.n	8004928 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e036      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004928:	4b1e      	ldr	r3, [pc, #120]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1f0      	bne.n	8004916 <HAL_RCC_OscConfig+0x44a>
 8004934:	e02e      	b.n	8004994 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d101      	bne.n	8004942 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e029      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004942:	4b18      	ldr	r3, [pc, #96]	; (80049a4 <HAL_RCC_OscConfig+0x4d8>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	69db      	ldr	r3, [r3, #28]
 8004952:	429a      	cmp	r2, r3
 8004954:	d11c      	bne.n	8004990 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004960:	429a      	cmp	r2, r3
 8004962:	d115      	bne.n	8004990 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800496a:	4013      	ands	r3, r2
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004970:	4293      	cmp	r3, r2
 8004972:	d10d      	bne.n	8004990 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800497e:	429a      	cmp	r2, r3
 8004980:	d106      	bne.n	8004990 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800498c:	429a      	cmp	r2, r3
 800498e:	d001      	beq.n	8004994 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e000      	b.n	8004996 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3718      	adds	r7, #24
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	40007000 	.word	0x40007000
 80049a4:	40023800 	.word	0x40023800
 80049a8:	42470060 	.word	0x42470060

080049ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d101      	bne.n	80049c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e0cc      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049c0:	4b68      	ldr	r3, [pc, #416]	; (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 030f 	and.w	r3, r3, #15
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d90c      	bls.n	80049e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ce:	4b65      	ldr	r3, [pc, #404]	; (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	b2d2      	uxtb	r2, r2
 80049d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049d6:	4b63      	ldr	r3, [pc, #396]	; (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 030f 	and.w	r3, r3, #15
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d001      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e0b8      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d020      	beq.n	8004a36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0304 	and.w	r3, r3, #4
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d005      	beq.n	8004a0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a00:	4b59      	ldr	r3, [pc, #356]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	4a58      	ldr	r2, [pc, #352]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0308 	and.w	r3, r3, #8
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d005      	beq.n	8004a24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a18:	4b53      	ldr	r3, [pc, #332]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	4a52      	ldr	r2, [pc, #328]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a24:	4b50      	ldr	r3, [pc, #320]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	494d      	ldr	r1, [pc, #308]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d044      	beq.n	8004acc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d107      	bne.n	8004a5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a4a:	4b47      	ldr	r3, [pc, #284]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d119      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e07f      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d003      	beq.n	8004a6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a66:	2b03      	cmp	r3, #3
 8004a68:	d107      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a6a:	4b3f      	ldr	r3, [pc, #252]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d109      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e06f      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a7a:	4b3b      	ldr	r3, [pc, #236]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e067      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a8a:	4b37      	ldr	r3, [pc, #220]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f023 0203 	bic.w	r2, r3, #3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	4934      	ldr	r1, [pc, #208]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a9c:	f7fe fe1c 	bl	80036d8 <HAL_GetTick>
 8004aa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa2:	e00a      	b.n	8004aba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aa4:	f7fe fe18 	bl	80036d8 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d901      	bls.n	8004aba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e04f      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aba:	4b2b      	ldr	r3, [pc, #172]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 020c 	and.w	r2, r3, #12
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d1eb      	bne.n	8004aa4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004acc:	4b25      	ldr	r3, [pc, #148]	; (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 030f 	and.w	r3, r3, #15
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d20c      	bcs.n	8004af4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ada:	4b22      	ldr	r3, [pc, #136]	; (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 8004adc:	683a      	ldr	r2, [r7, #0]
 8004ade:	b2d2      	uxtb	r2, r2
 8004ae0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ae2:	4b20      	ldr	r3, [pc, #128]	; (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 030f 	and.w	r3, r3, #15
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d001      	beq.n	8004af4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e032      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d008      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b00:	4b19      	ldr	r3, [pc, #100]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	4916      	ldr	r1, [pc, #88]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0308 	and.w	r3, r3, #8
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d009      	beq.n	8004b32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b1e:	4b12      	ldr	r3, [pc, #72]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	490e      	ldr	r1, [pc, #56]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b32:	f000 f821 	bl	8004b78 <HAL_RCC_GetSysClockFreq>
 8004b36:	4601      	mov	r1, r0
 8004b38:	4b0b      	ldr	r3, [pc, #44]	; (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	091b      	lsrs	r3, r3, #4
 8004b3e:	f003 030f 	and.w	r3, r3, #15
 8004b42:	4a0a      	ldr	r2, [pc, #40]	; (8004b6c <HAL_RCC_ClockConfig+0x1c0>)
 8004b44:	5cd3      	ldrb	r3, [r2, r3]
 8004b46:	fa21 f303 	lsr.w	r3, r1, r3
 8004b4a:	4a09      	ldr	r2, [pc, #36]	; (8004b70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b4e:	4b09      	ldr	r3, [pc, #36]	; (8004b74 <HAL_RCC_ClockConfig+0x1c8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fe fd7c 	bl	8003650 <HAL_InitTick>

  return HAL_OK;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3710      	adds	r7, #16
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	40023c00 	.word	0x40023c00
 8004b68:	40023800 	.word	0x40023800
 8004b6c:	08006414 	.word	0x08006414
 8004b70:	20000008 	.word	0x20000008
 8004b74:	2000000c 	.word	0x2000000c

08004b78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	607b      	str	r3, [r7, #4]
 8004b82:	2300      	movs	r3, #0
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	2300      	movs	r3, #0
 8004b88:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b8e:	4b63      	ldr	r3, [pc, #396]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 030c 	and.w	r3, r3, #12
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	d007      	beq.n	8004baa <HAL_RCC_GetSysClockFreq+0x32>
 8004b9a:	2b08      	cmp	r3, #8
 8004b9c:	d008      	beq.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x38>
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	f040 80b4 	bne.w	8004d0c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ba4:	4b5e      	ldr	r3, [pc, #376]	; (8004d20 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004ba6:	60bb      	str	r3, [r7, #8]
       break;
 8004ba8:	e0b3      	b.n	8004d12 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004baa:	4b5e      	ldr	r3, [pc, #376]	; (8004d24 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004bac:	60bb      	str	r3, [r7, #8]
      break;
 8004bae:	e0b0      	b.n	8004d12 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bb0:	4b5a      	ldr	r3, [pc, #360]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bb8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bba:	4b58      	ldr	r3, [pc, #352]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d04a      	beq.n	8004c5c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bc6:	4b55      	ldr	r3, [pc, #340]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	099b      	lsrs	r3, r3, #6
 8004bcc:	f04f 0400 	mov.w	r4, #0
 8004bd0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004bd4:	f04f 0200 	mov.w	r2, #0
 8004bd8:	ea03 0501 	and.w	r5, r3, r1
 8004bdc:	ea04 0602 	and.w	r6, r4, r2
 8004be0:	4629      	mov	r1, r5
 8004be2:	4632      	mov	r2, r6
 8004be4:	f04f 0300 	mov.w	r3, #0
 8004be8:	f04f 0400 	mov.w	r4, #0
 8004bec:	0154      	lsls	r4, r2, #5
 8004bee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004bf2:	014b      	lsls	r3, r1, #5
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	4622      	mov	r2, r4
 8004bf8:	1b49      	subs	r1, r1, r5
 8004bfa:	eb62 0206 	sbc.w	r2, r2, r6
 8004bfe:	f04f 0300 	mov.w	r3, #0
 8004c02:	f04f 0400 	mov.w	r4, #0
 8004c06:	0194      	lsls	r4, r2, #6
 8004c08:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004c0c:	018b      	lsls	r3, r1, #6
 8004c0e:	1a5b      	subs	r3, r3, r1
 8004c10:	eb64 0402 	sbc.w	r4, r4, r2
 8004c14:	f04f 0100 	mov.w	r1, #0
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	00e2      	lsls	r2, r4, #3
 8004c1e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004c22:	00d9      	lsls	r1, r3, #3
 8004c24:	460b      	mov	r3, r1
 8004c26:	4614      	mov	r4, r2
 8004c28:	195b      	adds	r3, r3, r5
 8004c2a:	eb44 0406 	adc.w	r4, r4, r6
 8004c2e:	f04f 0100 	mov.w	r1, #0
 8004c32:	f04f 0200 	mov.w	r2, #0
 8004c36:	0262      	lsls	r2, r4, #9
 8004c38:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004c3c:	0259      	lsls	r1, r3, #9
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4614      	mov	r4, r2
 8004c42:	4618      	mov	r0, r3
 8004c44:	4621      	mov	r1, r4
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f04f 0400 	mov.w	r4, #0
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	4623      	mov	r3, r4
 8004c50:	f7fb faba 	bl	80001c8 <__aeabi_uldivmod>
 8004c54:	4603      	mov	r3, r0
 8004c56:	460c      	mov	r4, r1
 8004c58:	60fb      	str	r3, [r7, #12]
 8004c5a:	e049      	b.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c5c:	4b2f      	ldr	r3, [pc, #188]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	099b      	lsrs	r3, r3, #6
 8004c62:	f04f 0400 	mov.w	r4, #0
 8004c66:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004c6a:	f04f 0200 	mov.w	r2, #0
 8004c6e:	ea03 0501 	and.w	r5, r3, r1
 8004c72:	ea04 0602 	and.w	r6, r4, r2
 8004c76:	4629      	mov	r1, r5
 8004c78:	4632      	mov	r2, r6
 8004c7a:	f04f 0300 	mov.w	r3, #0
 8004c7e:	f04f 0400 	mov.w	r4, #0
 8004c82:	0154      	lsls	r4, r2, #5
 8004c84:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004c88:	014b      	lsls	r3, r1, #5
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	4622      	mov	r2, r4
 8004c8e:	1b49      	subs	r1, r1, r5
 8004c90:	eb62 0206 	sbc.w	r2, r2, r6
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	f04f 0400 	mov.w	r4, #0
 8004c9c:	0194      	lsls	r4, r2, #6
 8004c9e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004ca2:	018b      	lsls	r3, r1, #6
 8004ca4:	1a5b      	subs	r3, r3, r1
 8004ca6:	eb64 0402 	sbc.w	r4, r4, r2
 8004caa:	f04f 0100 	mov.w	r1, #0
 8004cae:	f04f 0200 	mov.w	r2, #0
 8004cb2:	00e2      	lsls	r2, r4, #3
 8004cb4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004cb8:	00d9      	lsls	r1, r3, #3
 8004cba:	460b      	mov	r3, r1
 8004cbc:	4614      	mov	r4, r2
 8004cbe:	195b      	adds	r3, r3, r5
 8004cc0:	eb44 0406 	adc.w	r4, r4, r6
 8004cc4:	f04f 0100 	mov.w	r1, #0
 8004cc8:	f04f 0200 	mov.w	r2, #0
 8004ccc:	02a2      	lsls	r2, r4, #10
 8004cce:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004cd2:	0299      	lsls	r1, r3, #10
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4614      	mov	r4, r2
 8004cd8:	4618      	mov	r0, r3
 8004cda:	4621      	mov	r1, r4
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f04f 0400 	mov.w	r4, #0
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	4623      	mov	r3, r4
 8004ce6:	f7fb fa6f 	bl	80001c8 <__aeabi_uldivmod>
 8004cea:	4603      	mov	r3, r0
 8004cec:	460c      	mov	r4, r1
 8004cee:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004cf0:	4b0a      	ldr	r3, [pc, #40]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	0c1b      	lsrs	r3, r3, #16
 8004cf6:	f003 0303 	and.w	r3, r3, #3
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	005b      	lsls	r3, r3, #1
 8004cfe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d08:	60bb      	str	r3, [r7, #8]
      break;
 8004d0a:	e002      	b.n	8004d12 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d0c:	4b04      	ldr	r3, [pc, #16]	; (8004d20 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004d0e:	60bb      	str	r3, [r7, #8]
      break;
 8004d10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d12:	68bb      	ldr	r3, [r7, #8]
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3714      	adds	r7, #20
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d1c:	40023800 	.word	0x40023800
 8004d20:	00f42400 	.word	0x00f42400
 8004d24:	007a1200 	.word	0x007a1200

08004d28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e056      	b.n	8004de8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d106      	bne.n	8004d5a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f7fe fa81 	bl	800325c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2202      	movs	r2, #2
 8004d5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d70:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685a      	ldr	r2, [r3, #4]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	431a      	orrs	r2, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	431a      	orrs	r2, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	431a      	orrs	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d96:	431a      	orrs	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	69db      	ldr	r3, [r3, #28]
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	ea42 0103 	orr.w	r1, r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	430a      	orrs	r2, r1
 8004db0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	0c1b      	lsrs	r3, r3, #16
 8004db8:	f003 0104 	and.w	r1, r3, #4
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	69da      	ldr	r2, [r3, #28]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dd6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2201      	movs	r2, #1
 8004de2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3708      	adds	r7, #8
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b088      	sub	sp, #32
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	603b      	str	r3, [r7, #0]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e00:	2300      	movs	r3, #0
 8004e02:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d101      	bne.n	8004e12 <HAL_SPI_Transmit+0x22>
 8004e0e:	2302      	movs	r3, #2
 8004e10:	e11e      	b.n	8005050 <HAL_SPI_Transmit+0x260>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e1a:	f7fe fc5d 	bl	80036d8 <HAL_GetTick>
 8004e1e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004e20:	88fb      	ldrh	r3, [r7, #6]
 8004e22:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d002      	beq.n	8004e36 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004e30:	2302      	movs	r3, #2
 8004e32:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e34:	e103      	b.n	800503e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d002      	beq.n	8004e42 <HAL_SPI_Transmit+0x52>
 8004e3c:	88fb      	ldrh	r3, [r7, #6]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d102      	bne.n	8004e48 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e46:	e0fa      	b.n	800503e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2203      	movs	r2, #3
 8004e4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	68ba      	ldr	r2, [r7, #8]
 8004e5a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	88fa      	ldrh	r2, [r7, #6]
 8004e60:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	88fa      	ldrh	r2, [r7, #6]
 8004e66:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e8e:	d107      	bne.n	8004ea0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e9e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eaa:	2b40      	cmp	r3, #64	; 0x40
 8004eac:	d007      	beq.n	8004ebe <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ebc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ec6:	d14b      	bne.n	8004f60 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <HAL_SPI_Transmit+0xe6>
 8004ed0:	8afb      	ldrh	r3, [r7, #22]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d13e      	bne.n	8004f54 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eda:	881a      	ldrh	r2, [r3, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee6:	1c9a      	adds	r2, r3, #2
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004efa:	e02b      	b.n	8004f54 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d112      	bne.n	8004f30 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0e:	881a      	ldrh	r2, [r3, #0]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1a:	1c9a      	adds	r2, r3, #2
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	86da      	strh	r2, [r3, #54]	; 0x36
 8004f2e:	e011      	b.n	8004f54 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f30:	f7fe fbd2 	bl	80036d8 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	683a      	ldr	r2, [r7, #0]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d803      	bhi.n	8004f48 <HAL_SPI_Transmit+0x158>
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f46:	d102      	bne.n	8004f4e <HAL_SPI_Transmit+0x15e>
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d102      	bne.n	8004f54 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f52:	e074      	b.n	800503e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1ce      	bne.n	8004efc <HAL_SPI_Transmit+0x10c>
 8004f5e:	e04c      	b.n	8004ffa <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d002      	beq.n	8004f6e <HAL_SPI_Transmit+0x17e>
 8004f68:	8afb      	ldrh	r3, [r7, #22]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d140      	bne.n	8004ff0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	330c      	adds	r3, #12
 8004f78:	7812      	ldrb	r2, [r2, #0]
 8004f7a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f80:	1c5a      	adds	r2, r3, #1
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004f94:	e02c      	b.n	8004ff0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d113      	bne.n	8004fcc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	330c      	adds	r3, #12
 8004fae:	7812      	ldrb	r2, [r2, #0]
 8004fb0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb6:	1c5a      	adds	r2, r3, #1
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	86da      	strh	r2, [r3, #54]	; 0x36
 8004fca:	e011      	b.n	8004ff0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fcc:	f7fe fb84 	bl	80036d8 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d803      	bhi.n	8004fe4 <HAL_SPI_Transmit+0x1f4>
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fe2:	d102      	bne.n	8004fea <HAL_SPI_Transmit+0x1fa>
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d102      	bne.n	8004ff0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004fee:	e026      	b.n	800503e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1cd      	bne.n	8004f96 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	6839      	ldr	r1, [r7, #0]
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f000 fa44 	bl	800548c <SPI_EndRxTxTransaction>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d002      	beq.n	8005010 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2220      	movs	r2, #32
 800500e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d10a      	bne.n	800502e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005018:	2300      	movs	r3, #0
 800501a:	613b      	str	r3, [r7, #16]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	613b      	str	r3, [r7, #16]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	613b      	str	r3, [r7, #16]
 800502c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005032:	2b00      	cmp	r3, #0
 8005034:	d002      	beq.n	800503c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	77fb      	strb	r3, [r7, #31]
 800503a:	e000      	b.n	800503e <HAL_SPI_Transmit+0x24e>
  }

error:
 800503c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2201      	movs	r2, #1
 8005042:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800504e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005050:	4618      	mov	r0, r3
 8005052:	3720      	adds	r7, #32
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b08c      	sub	sp, #48	; 0x30
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
 8005064:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005066:	2301      	movs	r3, #1
 8005068:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005076:	2b01      	cmp	r3, #1
 8005078:	d101      	bne.n	800507e <HAL_SPI_TransmitReceive+0x26>
 800507a:	2302      	movs	r3, #2
 800507c:	e18a      	b.n	8005394 <HAL_SPI_TransmitReceive+0x33c>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005086:	f7fe fb27 	bl	80036d8 <HAL_GetTick>
 800508a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005092:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800509c:	887b      	ldrh	r3, [r7, #2]
 800509e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d00f      	beq.n	80050c8 <HAL_SPI_TransmitReceive+0x70>
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050ae:	d107      	bne.n	80050c0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d103      	bne.n	80050c0 <HAL_SPI_TransmitReceive+0x68>
 80050b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d003      	beq.n	80050c8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80050c0:	2302      	movs	r3, #2
 80050c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80050c6:	e15b      	b.n	8005380 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d005      	beq.n	80050da <HAL_SPI_TransmitReceive+0x82>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d002      	beq.n	80050da <HAL_SPI_TransmitReceive+0x82>
 80050d4:	887b      	ldrh	r3, [r7, #2]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d103      	bne.n	80050e2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80050e0:	e14e      	b.n	8005380 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b04      	cmp	r3, #4
 80050ec:	d003      	beq.n	80050f6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2205      	movs	r2, #5
 80050f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	887a      	ldrh	r2, [r7, #2]
 8005106:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	887a      	ldrh	r2, [r7, #2]
 800510c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	68ba      	ldr	r2, [r7, #8]
 8005112:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	887a      	ldrh	r2, [r7, #2]
 8005118:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	887a      	ldrh	r2, [r7, #2]
 800511e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005136:	2b40      	cmp	r3, #64	; 0x40
 8005138:	d007      	beq.n	800514a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005148:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005152:	d178      	bne.n	8005246 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d002      	beq.n	8005162 <HAL_SPI_TransmitReceive+0x10a>
 800515c:	8b7b      	ldrh	r3, [r7, #26]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d166      	bne.n	8005230 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005166:	881a      	ldrh	r2, [r3, #0]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005172:	1c9a      	adds	r2, r3, #2
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800517c:	b29b      	uxth	r3, r3
 800517e:	3b01      	subs	r3, #1
 8005180:	b29a      	uxth	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005186:	e053      	b.n	8005230 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 0302 	and.w	r3, r3, #2
 8005192:	2b02      	cmp	r3, #2
 8005194:	d11b      	bne.n	80051ce <HAL_SPI_TransmitReceive+0x176>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d016      	beq.n	80051ce <HAL_SPI_TransmitReceive+0x176>
 80051a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d113      	bne.n	80051ce <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051aa:	881a      	ldrh	r2, [r3, #0]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b6:	1c9a      	adds	r2, r3, #2
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 0301 	and.w	r3, r3, #1
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d119      	bne.n	8005210 <HAL_SPI_TransmitReceive+0x1b8>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d014      	beq.n	8005210 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68da      	ldr	r2, [r3, #12]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f0:	b292      	uxth	r2, r2
 80051f2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f8:	1c9a      	adds	r2, r3, #2
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005202:	b29b      	uxth	r3, r3
 8005204:	3b01      	subs	r3, #1
 8005206:	b29a      	uxth	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800520c:	2301      	movs	r3, #1
 800520e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005210:	f7fe fa62 	bl	80036d8 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800521c:	429a      	cmp	r2, r3
 800521e:	d807      	bhi.n	8005230 <HAL_SPI_TransmitReceive+0x1d8>
 8005220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005226:	d003      	beq.n	8005230 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800522e:	e0a7      	b.n	8005380 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005234:	b29b      	uxth	r3, r3
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1a6      	bne.n	8005188 <HAL_SPI_TransmitReceive+0x130>
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800523e:	b29b      	uxth	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1a1      	bne.n	8005188 <HAL_SPI_TransmitReceive+0x130>
 8005244:	e07c      	b.n	8005340 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d002      	beq.n	8005254 <HAL_SPI_TransmitReceive+0x1fc>
 800524e:	8b7b      	ldrh	r3, [r7, #26]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d16b      	bne.n	800532c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	330c      	adds	r3, #12
 800525e:	7812      	ldrb	r2, [r2, #0]
 8005260:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005266:	1c5a      	adds	r2, r3, #1
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005270:	b29b      	uxth	r3, r3
 8005272:	3b01      	subs	r3, #1
 8005274:	b29a      	uxth	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800527a:	e057      	b.n	800532c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f003 0302 	and.w	r3, r3, #2
 8005286:	2b02      	cmp	r3, #2
 8005288:	d11c      	bne.n	80052c4 <HAL_SPI_TransmitReceive+0x26c>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b00      	cmp	r3, #0
 8005292:	d017      	beq.n	80052c4 <HAL_SPI_TransmitReceive+0x26c>
 8005294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005296:	2b01      	cmp	r3, #1
 8005298:	d114      	bne.n	80052c4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	330c      	adds	r3, #12
 80052a4:	7812      	ldrb	r2, [r2, #0]
 80052a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ac:	1c5a      	adds	r2, r3, #1
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	3b01      	subs	r3, #1
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d119      	bne.n	8005306 <HAL_SPI_TransmitReceive+0x2ae>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d014      	beq.n	8005306 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68da      	ldr	r2, [r3, #12]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e6:	b2d2      	uxtb	r2, r2
 80052e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ee:	1c5a      	adds	r2, r3, #1
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	3b01      	subs	r3, #1
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005302:	2301      	movs	r3, #1
 8005304:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005306:	f7fe f9e7 	bl	80036d8 <HAL_GetTick>
 800530a:	4602      	mov	r2, r0
 800530c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530e:	1ad3      	subs	r3, r2, r3
 8005310:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005312:	429a      	cmp	r2, r3
 8005314:	d803      	bhi.n	800531e <HAL_SPI_TransmitReceive+0x2c6>
 8005316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531c:	d102      	bne.n	8005324 <HAL_SPI_TransmitReceive+0x2cc>
 800531e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005320:	2b00      	cmp	r3, #0
 8005322:	d103      	bne.n	800532c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800532a:	e029      	b.n	8005380 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005330:	b29b      	uxth	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1a2      	bne.n	800527c <HAL_SPI_TransmitReceive+0x224>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800533a:	b29b      	uxth	r3, r3
 800533c:	2b00      	cmp	r3, #0
 800533e:	d19d      	bne.n	800527c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005342:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005344:	68f8      	ldr	r0, [r7, #12]
 8005346:	f000 f8a1 	bl	800548c <SPI_EndRxTxTransaction>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d006      	beq.n	800535e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2220      	movs	r2, #32
 800535a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800535c:	e010      	b.n	8005380 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10b      	bne.n	800537e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005366:	2300      	movs	r3, #0
 8005368:	617b      	str	r3, [r7, #20]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	617b      	str	r3, [r7, #20]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	617b      	str	r3, [r7, #20]
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	e000      	b.n	8005380 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800537e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005390:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005394:	4618      	mov	r0, r3
 8005396:	3730      	adds	r7, #48	; 0x30
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053aa:	b2db      	uxtb	r3, r3
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	60b9      	str	r1, [r7, #8]
 80053c2:	603b      	str	r3, [r7, #0]
 80053c4:	4613      	mov	r3, r2
 80053c6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053c8:	e04c      	b.n	8005464 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053d0:	d048      	beq.n	8005464 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80053d2:	f7fe f981 	bl	80036d8 <HAL_GetTick>
 80053d6:	4602      	mov	r2, r0
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	683a      	ldr	r2, [r7, #0]
 80053de:	429a      	cmp	r2, r3
 80053e0:	d902      	bls.n	80053e8 <SPI_WaitFlagStateUntilTimeout+0x30>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d13d      	bne.n	8005464 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	685a      	ldr	r2, [r3, #4]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005400:	d111      	bne.n	8005426 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800540a:	d004      	beq.n	8005416 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005414:	d107      	bne.n	8005426 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005424:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800542a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800542e:	d10f      	bne.n	8005450 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800543e:	601a      	str	r2, [r3, #0]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800544e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e00f      	b.n	8005484 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689a      	ldr	r2, [r3, #8]
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	4013      	ands	r3, r2
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	429a      	cmp	r2, r3
 8005472:	bf0c      	ite	eq
 8005474:	2301      	moveq	r3, #1
 8005476:	2300      	movne	r3, #0
 8005478:	b2db      	uxtb	r3, r3
 800547a:	461a      	mov	r2, r3
 800547c:	79fb      	ldrb	r3, [r7, #7]
 800547e:	429a      	cmp	r2, r3
 8005480:	d1a3      	bne.n	80053ca <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005482:	2300      	movs	r3, #0
}
 8005484:	4618      	mov	r0, r3
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b088      	sub	sp, #32
 8005490:	af02      	add	r7, sp, #8
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005498:	4b1b      	ldr	r3, [pc, #108]	; (8005508 <SPI_EndRxTxTransaction+0x7c>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a1b      	ldr	r2, [pc, #108]	; (800550c <SPI_EndRxTxTransaction+0x80>)
 800549e:	fba2 2303 	umull	r2, r3, r2, r3
 80054a2:	0d5b      	lsrs	r3, r3, #21
 80054a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80054a8:	fb02 f303 	mul.w	r3, r2, r3
 80054ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054b6:	d112      	bne.n	80054de <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	9300      	str	r3, [sp, #0]
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	2200      	movs	r2, #0
 80054c0:	2180      	movs	r1, #128	; 0x80
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f7ff ff78 	bl	80053b8 <SPI_WaitFlagStateUntilTimeout>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d016      	beq.n	80054fc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054d2:	f043 0220 	orr.w	r2, r3, #32
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e00f      	b.n	80054fe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00a      	beq.n	80054fa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	3b01      	subs	r3, #1
 80054e8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054f4:	2b80      	cmp	r3, #128	; 0x80
 80054f6:	d0f2      	beq.n	80054de <SPI_EndRxTxTransaction+0x52>
 80054f8:	e000      	b.n	80054fc <SPI_EndRxTxTransaction+0x70>
        break;
 80054fa:	bf00      	nop
  }

  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3718      	adds	r7, #24
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	20000008 	.word	0x20000008
 800550c:	165e9f81 	.word	0x165e9f81

08005510 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e01d      	b.n	800555e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d106      	bne.n	800553c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f7fd ff1c 	bl	8003374 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	3304      	adds	r3, #4
 800554c:	4619      	mov	r1, r3
 800554e:	4610      	mov	r0, r2
 8005550:	f000 fb44 	bl	8005bdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3708      	adds	r7, #8
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005566:	b480      	push	{r7}
 8005568:	b085      	sub	sp, #20
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68da      	ldr	r2, [r3, #12]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f042 0201 	orr.w	r2, r2, #1
 800557c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2b06      	cmp	r3, #6
 800558e:	d007      	beq.n	80055a0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f042 0201 	orr.w	r2, r2, #1
 800559e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3714      	adds	r7, #20
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b082      	sub	sp, #8
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e01d      	b.n	80055fc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d106      	bne.n	80055da <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f7fd fe89 	bl	80032ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2202      	movs	r2, #2
 80055de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	3304      	adds	r3, #4
 80055ea:	4619      	mov	r1, r3
 80055ec:	4610      	mov	r0, r2
 80055ee:	f000 faf5 	bl	8005bdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3708      	adds	r7, #8
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2201      	movs	r2, #1
 8005614:	6839      	ldr	r1, [r7, #0]
 8005616:	4618      	mov	r0, r3
 8005618:	f000 fdca 	bl	80061b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a15      	ldr	r2, [pc, #84]	; (8005678 <HAL_TIM_PWM_Start+0x74>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d004      	beq.n	8005630 <HAL_TIM_PWM_Start+0x2c>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a14      	ldr	r2, [pc, #80]	; (800567c <HAL_TIM_PWM_Start+0x78>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d101      	bne.n	8005634 <HAL_TIM_PWM_Start+0x30>
 8005630:	2301      	movs	r3, #1
 8005632:	e000      	b.n	8005636 <HAL_TIM_PWM_Start+0x32>
 8005634:	2300      	movs	r3, #0
 8005636:	2b00      	cmp	r3, #0
 8005638:	d007      	beq.n	800564a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005648:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 0307 	and.w	r3, r3, #7
 8005654:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2b06      	cmp	r3, #6
 800565a:	d007      	beq.n	800566c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f042 0201 	orr.w	r2, r2, #1
 800566a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	40010000 	.word	0x40010000
 800567c:	40010400 	.word	0x40010400

08005680 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	2b02      	cmp	r3, #2
 8005694:	d122      	bne.n	80056dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f003 0302 	and.w	r3, r3, #2
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d11b      	bne.n	80056dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f06f 0202 	mvn.w	r2, #2
 80056ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2201      	movs	r2, #1
 80056b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	f003 0303 	and.w	r3, r3, #3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d003      	beq.n	80056ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 fa6b 	bl	8005b9e <HAL_TIM_IC_CaptureCallback>
 80056c8:	e005      	b.n	80056d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 fa5d 	bl	8005b8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 fa6e 	bl	8005bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	f003 0304 	and.w	r3, r3, #4
 80056e6:	2b04      	cmp	r3, #4
 80056e8:	d122      	bne.n	8005730 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	f003 0304 	and.w	r3, r3, #4
 80056f4:	2b04      	cmp	r3, #4
 80056f6:	d11b      	bne.n	8005730 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f06f 0204 	mvn.w	r2, #4
 8005700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2202      	movs	r2, #2
 8005706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005712:	2b00      	cmp	r3, #0
 8005714:	d003      	beq.n	800571e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 fa41 	bl	8005b9e <HAL_TIM_IC_CaptureCallback>
 800571c:	e005      	b.n	800572a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 fa33 	bl	8005b8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f000 fa44 	bl	8005bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	f003 0308 	and.w	r3, r3, #8
 800573a:	2b08      	cmp	r3, #8
 800573c:	d122      	bne.n	8005784 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	f003 0308 	and.w	r3, r3, #8
 8005748:	2b08      	cmp	r3, #8
 800574a:	d11b      	bne.n	8005784 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f06f 0208 	mvn.w	r2, #8
 8005754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2204      	movs	r2, #4
 800575a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	69db      	ldr	r3, [r3, #28]
 8005762:	f003 0303 	and.w	r3, r3, #3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d003      	beq.n	8005772 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 fa17 	bl	8005b9e <HAL_TIM_IC_CaptureCallback>
 8005770:	e005      	b.n	800577e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 fa09 	bl	8005b8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 fa1a 	bl	8005bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	f003 0310 	and.w	r3, r3, #16
 800578e:	2b10      	cmp	r3, #16
 8005790:	d122      	bne.n	80057d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	f003 0310 	and.w	r3, r3, #16
 800579c:	2b10      	cmp	r3, #16
 800579e:	d11b      	bne.n	80057d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f06f 0210 	mvn.w	r2, #16
 80057a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2208      	movs	r2, #8
 80057ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	69db      	ldr	r3, [r3, #28]
 80057b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d003      	beq.n	80057c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f9ed 	bl	8005b9e <HAL_TIM_IC_CaptureCallback>
 80057c4:	e005      	b.n	80057d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 f9df 	bl	8005b8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 f9f0 	bl	8005bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d10e      	bne.n	8005804 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f003 0301 	and.w	r3, r3, #1
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d107      	bne.n	8005804 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f06f 0201 	mvn.w	r2, #1
 80057fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f7fd f87e 	bl	8002900 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800580e:	2b80      	cmp	r3, #128	; 0x80
 8005810:	d10e      	bne.n	8005830 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800581c:	2b80      	cmp	r3, #128	; 0x80
 800581e:	d107      	bne.n	8005830 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 fd6c 	bl	8006308 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800583a:	2b40      	cmp	r3, #64	; 0x40
 800583c:	d10e      	bne.n	800585c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005848:	2b40      	cmp	r3, #64	; 0x40
 800584a:	d107      	bne.n	800585c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 f9b5 	bl	8005bc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	f003 0320 	and.w	r3, r3, #32
 8005866:	2b20      	cmp	r3, #32
 8005868:	d10e      	bne.n	8005888 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f003 0320 	and.w	r3, r3, #32
 8005874:	2b20      	cmp	r3, #32
 8005876:	d107      	bne.n	8005888 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0220 	mvn.w	r2, #32
 8005880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fd36 	bl	80062f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005888:	bf00      	nop
 800588a:	3708      	adds	r7, #8
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d101      	bne.n	80058aa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80058a6:	2302      	movs	r3, #2
 80058a8:	e0b4      	b.n	8005a14 <HAL_TIM_PWM_ConfigChannel+0x184>
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2202      	movs	r2, #2
 80058b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2b0c      	cmp	r3, #12
 80058be:	f200 809f 	bhi.w	8005a00 <HAL_TIM_PWM_ConfigChannel+0x170>
 80058c2:	a201      	add	r2, pc, #4	; (adr r2, 80058c8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80058c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c8:	080058fd 	.word	0x080058fd
 80058cc:	08005a01 	.word	0x08005a01
 80058d0:	08005a01 	.word	0x08005a01
 80058d4:	08005a01 	.word	0x08005a01
 80058d8:	0800593d 	.word	0x0800593d
 80058dc:	08005a01 	.word	0x08005a01
 80058e0:	08005a01 	.word	0x08005a01
 80058e4:	08005a01 	.word	0x08005a01
 80058e8:	0800597f 	.word	0x0800597f
 80058ec:	08005a01 	.word	0x08005a01
 80058f0:	08005a01 	.word	0x08005a01
 80058f4:	08005a01 	.word	0x08005a01
 80058f8:	080059bf 	.word	0x080059bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fa0a 	bl	8005d1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	699a      	ldr	r2, [r3, #24]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0208 	orr.w	r2, r2, #8
 8005916:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699a      	ldr	r2, [r3, #24]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0204 	bic.w	r2, r2, #4
 8005926:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6999      	ldr	r1, [r3, #24]
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	691a      	ldr	r2, [r3, #16]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	430a      	orrs	r2, r1
 8005938:	619a      	str	r2, [r3, #24]
      break;
 800593a:	e062      	b.n	8005a02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68b9      	ldr	r1, [r7, #8]
 8005942:	4618      	mov	r0, r3
 8005944:	f000 fa5a 	bl	8005dfc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699a      	ldr	r2, [r3, #24]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005956:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699a      	ldr	r2, [r3, #24]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005966:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6999      	ldr	r1, [r3, #24]
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	021a      	lsls	r2, r3, #8
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	619a      	str	r2, [r3, #24]
      break;
 800597c:	e041      	b.n	8005a02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68b9      	ldr	r1, [r7, #8]
 8005984:	4618      	mov	r0, r3
 8005986:	f000 faaf 	bl	8005ee8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	69da      	ldr	r2, [r3, #28]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f042 0208 	orr.w	r2, r2, #8
 8005998:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	69da      	ldr	r2, [r3, #28]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 0204 	bic.w	r2, r2, #4
 80059a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	69d9      	ldr	r1, [r3, #28]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	691a      	ldr	r2, [r3, #16]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	430a      	orrs	r2, r1
 80059ba:	61da      	str	r2, [r3, #28]
      break;
 80059bc:	e021      	b.n	8005a02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68b9      	ldr	r1, [r7, #8]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 fb03 	bl	8005fd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	69da      	ldr	r2, [r3, #28]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	69da      	ldr	r2, [r3, #28]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	69d9      	ldr	r1, [r3, #28]
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	021a      	lsls	r2, r3, #8
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	430a      	orrs	r2, r1
 80059fc:	61da      	str	r2, [r3, #28]
      break;
 80059fe:	e000      	b.n	8005a02 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005a00:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a12:	2300      	movs	r3, #0
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d101      	bne.n	8005a34 <HAL_TIM_ConfigClockSource+0x18>
 8005a30:	2302      	movs	r3, #2
 8005a32:	e0a6      	b.n	8005b82 <HAL_TIM_ConfigClockSource+0x166>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b40      	cmp	r3, #64	; 0x40
 8005a6a:	d067      	beq.n	8005b3c <HAL_TIM_ConfigClockSource+0x120>
 8005a6c:	2b40      	cmp	r3, #64	; 0x40
 8005a6e:	d80b      	bhi.n	8005a88 <HAL_TIM_ConfigClockSource+0x6c>
 8005a70:	2b10      	cmp	r3, #16
 8005a72:	d073      	beq.n	8005b5c <HAL_TIM_ConfigClockSource+0x140>
 8005a74:	2b10      	cmp	r3, #16
 8005a76:	d802      	bhi.n	8005a7e <HAL_TIM_ConfigClockSource+0x62>
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d06f      	beq.n	8005b5c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005a7c:	e078      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005a7e:	2b20      	cmp	r3, #32
 8005a80:	d06c      	beq.n	8005b5c <HAL_TIM_ConfigClockSource+0x140>
 8005a82:	2b30      	cmp	r3, #48	; 0x30
 8005a84:	d06a      	beq.n	8005b5c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005a86:	e073      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005a88:	2b70      	cmp	r3, #112	; 0x70
 8005a8a:	d00d      	beq.n	8005aa8 <HAL_TIM_ConfigClockSource+0x8c>
 8005a8c:	2b70      	cmp	r3, #112	; 0x70
 8005a8e:	d804      	bhi.n	8005a9a <HAL_TIM_ConfigClockSource+0x7e>
 8005a90:	2b50      	cmp	r3, #80	; 0x50
 8005a92:	d033      	beq.n	8005afc <HAL_TIM_ConfigClockSource+0xe0>
 8005a94:	2b60      	cmp	r3, #96	; 0x60
 8005a96:	d041      	beq.n	8005b1c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005a98:	e06a      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005a9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a9e:	d066      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x152>
 8005aa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aa4:	d017      	beq.n	8005ad6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005aa6:	e063      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6818      	ldr	r0, [r3, #0]
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	6899      	ldr	r1, [r3, #8]
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	685a      	ldr	r2, [r3, #4]
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	f000 fb5a 	bl	8006170 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005aca:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	609a      	str	r2, [r3, #8]
      break;
 8005ad4:	e04c      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6818      	ldr	r0, [r3, #0]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	6899      	ldr	r1, [r3, #8]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685a      	ldr	r2, [r3, #4]
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	f000 fb43 	bl	8006170 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	689a      	ldr	r2, [r3, #8]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005af8:	609a      	str	r2, [r3, #8]
      break;
 8005afa:	e039      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6818      	ldr	r0, [r3, #0]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	6859      	ldr	r1, [r3, #4]
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	461a      	mov	r2, r3
 8005b0a:	f000 fab7 	bl	800607c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2150      	movs	r1, #80	; 0x50
 8005b14:	4618      	mov	r0, r3
 8005b16:	f000 fb10 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 8005b1a:	e029      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6818      	ldr	r0, [r3, #0]
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	6859      	ldr	r1, [r3, #4]
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	461a      	mov	r2, r3
 8005b2a:	f000 fad6 	bl	80060da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2160      	movs	r1, #96	; 0x60
 8005b34:	4618      	mov	r0, r3
 8005b36:	f000 fb00 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 8005b3a:	e019      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6818      	ldr	r0, [r3, #0]
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	6859      	ldr	r1, [r3, #4]
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	461a      	mov	r2, r3
 8005b4a:	f000 fa97 	bl	800607c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2140      	movs	r1, #64	; 0x40
 8005b54:	4618      	mov	r0, r3
 8005b56:	f000 faf0 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 8005b5a:	e009      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4619      	mov	r1, r3
 8005b66:	4610      	mov	r0, r2
 8005b68:	f000 fae7 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 8005b6c:	e000      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005b6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}

08005b8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	b083      	sub	sp, #12
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b92:	bf00      	nop
 8005b94:	370c      	adds	r7, #12
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr

08005b9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b083      	sub	sp, #12
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ba6:	bf00      	nop
 8005ba8:	370c      	adds	r7, #12
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr

08005bb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	b083      	sub	sp, #12
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bba:	bf00      	nop
 8005bbc:	370c      	adds	r7, #12
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr

08005bc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bc6:	b480      	push	{r7}
 8005bc8:	b083      	sub	sp, #12
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bce:	bf00      	nop
 8005bd0:	370c      	adds	r7, #12
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
	...

08005bdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b085      	sub	sp, #20
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a40      	ldr	r2, [pc, #256]	; (8005cf0 <TIM_Base_SetConfig+0x114>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d013      	beq.n	8005c1c <TIM_Base_SetConfig+0x40>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bfa:	d00f      	beq.n	8005c1c <TIM_Base_SetConfig+0x40>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a3d      	ldr	r2, [pc, #244]	; (8005cf4 <TIM_Base_SetConfig+0x118>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d00b      	beq.n	8005c1c <TIM_Base_SetConfig+0x40>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a3c      	ldr	r2, [pc, #240]	; (8005cf8 <TIM_Base_SetConfig+0x11c>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d007      	beq.n	8005c1c <TIM_Base_SetConfig+0x40>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a3b      	ldr	r2, [pc, #236]	; (8005cfc <TIM_Base_SetConfig+0x120>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <TIM_Base_SetConfig+0x40>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a3a      	ldr	r2, [pc, #232]	; (8005d00 <TIM_Base_SetConfig+0x124>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d108      	bne.n	8005c2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a2f      	ldr	r2, [pc, #188]	; (8005cf0 <TIM_Base_SetConfig+0x114>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d02b      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c3c:	d027      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a2c      	ldr	r2, [pc, #176]	; (8005cf4 <TIM_Base_SetConfig+0x118>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d023      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a2b      	ldr	r2, [pc, #172]	; (8005cf8 <TIM_Base_SetConfig+0x11c>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d01f      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a2a      	ldr	r2, [pc, #168]	; (8005cfc <TIM_Base_SetConfig+0x120>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d01b      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a29      	ldr	r2, [pc, #164]	; (8005d00 <TIM_Base_SetConfig+0x124>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d017      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a28      	ldr	r2, [pc, #160]	; (8005d04 <TIM_Base_SetConfig+0x128>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d013      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a27      	ldr	r2, [pc, #156]	; (8005d08 <TIM_Base_SetConfig+0x12c>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d00f      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a26      	ldr	r2, [pc, #152]	; (8005d0c <TIM_Base_SetConfig+0x130>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d00b      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a25      	ldr	r2, [pc, #148]	; (8005d10 <TIM_Base_SetConfig+0x134>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d007      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a24      	ldr	r2, [pc, #144]	; (8005d14 <TIM_Base_SetConfig+0x138>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d003      	beq.n	8005c8e <TIM_Base_SetConfig+0xb2>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a23      	ldr	r2, [pc, #140]	; (8005d18 <TIM_Base_SetConfig+0x13c>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d108      	bne.n	8005ca0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	689a      	ldr	r2, [r3, #8]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a0a      	ldr	r2, [pc, #40]	; (8005cf0 <TIM_Base_SetConfig+0x114>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d003      	beq.n	8005cd4 <TIM_Base_SetConfig+0xf8>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a0c      	ldr	r2, [pc, #48]	; (8005d00 <TIM_Base_SetConfig+0x124>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d103      	bne.n	8005cdc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	691a      	ldr	r2, [r3, #16]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	615a      	str	r2, [r3, #20]
}
 8005ce2:	bf00      	nop
 8005ce4:	3714      	adds	r7, #20
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	40010000 	.word	0x40010000
 8005cf4:	40000400 	.word	0x40000400
 8005cf8:	40000800 	.word	0x40000800
 8005cfc:	40000c00 	.word	0x40000c00
 8005d00:	40010400 	.word	0x40010400
 8005d04:	40014000 	.word	0x40014000
 8005d08:	40014400 	.word	0x40014400
 8005d0c:	40014800 	.word	0x40014800
 8005d10:	40001800 	.word	0x40001800
 8005d14:	40001c00 	.word	0x40001c00
 8005d18:	40002000 	.word	0x40002000

08005d1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b087      	sub	sp, #28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	f023 0201 	bic.w	r2, r3, #1
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f023 0303 	bic.w	r3, r3, #3
 8005d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f023 0302 	bic.w	r3, r3, #2
 8005d64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a20      	ldr	r2, [pc, #128]	; (8005df4 <TIM_OC1_SetConfig+0xd8>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d003      	beq.n	8005d80 <TIM_OC1_SetConfig+0x64>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a1f      	ldr	r2, [pc, #124]	; (8005df8 <TIM_OC1_SetConfig+0xdc>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d10c      	bne.n	8005d9a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	f023 0308 	bic.w	r3, r3, #8
 8005d86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	f023 0304 	bic.w	r3, r3, #4
 8005d98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a15      	ldr	r2, [pc, #84]	; (8005df4 <TIM_OC1_SetConfig+0xd8>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d003      	beq.n	8005daa <TIM_OC1_SetConfig+0x8e>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a14      	ldr	r2, [pc, #80]	; (8005df8 <TIM_OC1_SetConfig+0xdc>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d111      	bne.n	8005dce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005db0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005db8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	621a      	str	r2, [r3, #32]
}
 8005de8:	bf00      	nop
 8005dea:	371c      	adds	r7, #28
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	40010000 	.word	0x40010000
 8005df8:	40010400 	.word	0x40010400

08005dfc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b087      	sub	sp, #28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	f023 0210 	bic.w	r2, r3, #16
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	021b      	lsls	r3, r3, #8
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f023 0320 	bic.w	r3, r3, #32
 8005e46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	011b      	lsls	r3, r3, #4
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4a22      	ldr	r2, [pc, #136]	; (8005ee0 <TIM_OC2_SetConfig+0xe4>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d003      	beq.n	8005e64 <TIM_OC2_SetConfig+0x68>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a21      	ldr	r2, [pc, #132]	; (8005ee4 <TIM_OC2_SetConfig+0xe8>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d10d      	bne.n	8005e80 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	011b      	lsls	r3, r3, #4
 8005e72:	697a      	ldr	r2, [r7, #20]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e7e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a17      	ldr	r2, [pc, #92]	; (8005ee0 <TIM_OC2_SetConfig+0xe4>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d003      	beq.n	8005e90 <TIM_OC2_SetConfig+0x94>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a16      	ldr	r2, [pc, #88]	; (8005ee4 <TIM_OC2_SetConfig+0xe8>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d113      	bne.n	8005eb8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	695b      	ldr	r3, [r3, #20]
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	693a      	ldr	r2, [r7, #16]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	699b      	ldr	r3, [r3, #24]
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	693a      	ldr	r2, [r7, #16]
 8005ebc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	685a      	ldr	r2, [r3, #4]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	621a      	str	r2, [r3, #32]
}
 8005ed2:	bf00      	nop
 8005ed4:	371c      	adds	r7, #28
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	40010000 	.word	0x40010000
 8005ee4:	40010400 	.word	0x40010400

08005ee8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b087      	sub	sp, #28
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	69db      	ldr	r3, [r3, #28]
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f023 0303 	bic.w	r3, r3, #3
 8005f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	021b      	lsls	r3, r3, #8
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a21      	ldr	r2, [pc, #132]	; (8005fc8 <TIM_OC3_SetConfig+0xe0>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d003      	beq.n	8005f4e <TIM_OC3_SetConfig+0x66>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a20      	ldr	r2, [pc, #128]	; (8005fcc <TIM_OC3_SetConfig+0xe4>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d10d      	bne.n	8005f6a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	021b      	lsls	r3, r3, #8
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a16      	ldr	r2, [pc, #88]	; (8005fc8 <TIM_OC3_SetConfig+0xe0>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d003      	beq.n	8005f7a <TIM_OC3_SetConfig+0x92>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a15      	ldr	r2, [pc, #84]	; (8005fcc <TIM_OC3_SetConfig+0xe4>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d113      	bne.n	8005fa2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	011b      	lsls	r3, r3, #4
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	011b      	lsls	r3, r3, #4
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	621a      	str	r2, [r3, #32]
}
 8005fbc:	bf00      	nop
 8005fbe:	371c      	adds	r7, #28
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	40010000 	.word	0x40010000
 8005fcc:	40010400 	.word	0x40010400

08005fd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a1b      	ldr	r3, [r3, #32]
 8005fea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	69db      	ldr	r3, [r3, #28]
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	021b      	lsls	r3, r3, #8
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800601a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	031b      	lsls	r3, r3, #12
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4313      	orrs	r3, r2
 8006026:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a12      	ldr	r2, [pc, #72]	; (8006074 <TIM_OC4_SetConfig+0xa4>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d003      	beq.n	8006038 <TIM_OC4_SetConfig+0x68>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a11      	ldr	r2, [pc, #68]	; (8006078 <TIM_OC4_SetConfig+0xa8>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d109      	bne.n	800604c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800603e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	019b      	lsls	r3, r3, #6
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	4313      	orrs	r3, r2
 800604a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	697a      	ldr	r2, [r7, #20]
 8006050:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	685a      	ldr	r2, [r3, #4]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	621a      	str	r2, [r3, #32]
}
 8006066:	bf00      	nop
 8006068:	371c      	adds	r7, #28
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	40010000 	.word	0x40010000
 8006078:	40010400 	.word	0x40010400

0800607c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800607c:	b480      	push	{r7}
 800607e:	b087      	sub	sp, #28
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6a1b      	ldr	r3, [r3, #32]
 800608c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	f023 0201 	bic.w	r2, r3, #1
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	011b      	lsls	r3, r3, #4
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f023 030a 	bic.w	r3, r3, #10
 80060b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	4313      	orrs	r3, r2
 80060c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	621a      	str	r2, [r3, #32]
}
 80060ce:	bf00      	nop
 80060d0:	371c      	adds	r7, #28
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060da:	b480      	push	{r7}
 80060dc:	b087      	sub	sp, #28
 80060de:	af00      	add	r7, sp, #0
 80060e0:	60f8      	str	r0, [r7, #12]
 80060e2:	60b9      	str	r1, [r7, #8]
 80060e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	f023 0210 	bic.w	r2, r3, #16
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006104:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	031b      	lsls	r3, r3, #12
 800610a:	697a      	ldr	r2, [r7, #20]
 800610c:	4313      	orrs	r3, r2
 800610e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006116:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	4313      	orrs	r3, r2
 8006120:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	621a      	str	r2, [r3, #32]
}
 800612e:	bf00      	nop
 8006130:	371c      	adds	r7, #28
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr

0800613a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800613a:	b480      	push	{r7}
 800613c:	b085      	sub	sp, #20
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]
 8006142:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006150:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006152:	683a      	ldr	r2, [r7, #0]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	4313      	orrs	r3, r2
 8006158:	f043 0307 	orr.w	r3, r3, #7
 800615c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68fa      	ldr	r2, [r7, #12]
 8006162:	609a      	str	r2, [r3, #8]
}
 8006164:	bf00      	nop
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006170:	b480      	push	{r7}
 8006172:	b087      	sub	sp, #28
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
 800617c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800618a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	021a      	lsls	r2, r3, #8
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	431a      	orrs	r2, r3
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	4313      	orrs	r3, r2
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	4313      	orrs	r3, r2
 800619c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	609a      	str	r2, [r3, #8]
}
 80061a4:	bf00      	nop
 80061a6:	371c      	adds	r7, #28
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f003 031f 	and.w	r3, r3, #31
 80061c2:	2201      	movs	r2, #1
 80061c4:	fa02 f303 	lsl.w	r3, r2, r3
 80061c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6a1a      	ldr	r2, [r3, #32]
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	43db      	mvns	r3, r3
 80061d2:	401a      	ands	r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6a1a      	ldr	r2, [r3, #32]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	f003 031f 	and.w	r3, r3, #31
 80061e2:	6879      	ldr	r1, [r7, #4]
 80061e4:	fa01 f303 	lsl.w	r3, r1, r3
 80061e8:	431a      	orrs	r2, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	621a      	str	r2, [r3, #32]
}
 80061ee:	bf00      	nop
 80061f0:	371c      	adds	r7, #28
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
	...

080061fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800620c:	2b01      	cmp	r3, #1
 800620e:	d101      	bne.n	8006214 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006210:	2302      	movs	r3, #2
 8006212:	e05a      	b.n	80062ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2202      	movs	r2, #2
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800623a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	4313      	orrs	r3, r2
 8006244:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a21      	ldr	r2, [pc, #132]	; (80062d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d022      	beq.n	800629e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006260:	d01d      	beq.n	800629e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a1d      	ldr	r2, [pc, #116]	; (80062dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d018      	beq.n	800629e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a1b      	ldr	r2, [pc, #108]	; (80062e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d013      	beq.n	800629e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a1a      	ldr	r2, [pc, #104]	; (80062e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d00e      	beq.n	800629e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a18      	ldr	r2, [pc, #96]	; (80062e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d009      	beq.n	800629e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a17      	ldr	r2, [pc, #92]	; (80062ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d004      	beq.n	800629e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a15      	ldr	r2, [pc, #84]	; (80062f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d10c      	bne.n	80062b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68ba      	ldr	r2, [r7, #8]
 80062b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3714      	adds	r7, #20
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop
 80062d8:	40010000 	.word	0x40010000
 80062dc:	40000400 	.word	0x40000400
 80062e0:	40000800 	.word	0x40000800
 80062e4:	40000c00 	.word	0x40000c00
 80062e8:	40010400 	.word	0x40010400
 80062ec:	40014000 	.word	0x40014000
 80062f0:	40001800 	.word	0x40001800

080062f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006310:	bf00      	nop
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <__libc_init_array>:
 800631c:	b570      	push	{r4, r5, r6, lr}
 800631e:	4e0d      	ldr	r6, [pc, #52]	; (8006354 <__libc_init_array+0x38>)
 8006320:	4c0d      	ldr	r4, [pc, #52]	; (8006358 <__libc_init_array+0x3c>)
 8006322:	1ba4      	subs	r4, r4, r6
 8006324:	10a4      	asrs	r4, r4, #2
 8006326:	2500      	movs	r5, #0
 8006328:	42a5      	cmp	r5, r4
 800632a:	d109      	bne.n	8006340 <__libc_init_array+0x24>
 800632c:	4e0b      	ldr	r6, [pc, #44]	; (800635c <__libc_init_array+0x40>)
 800632e:	4c0c      	ldr	r4, [pc, #48]	; (8006360 <__libc_init_array+0x44>)
 8006330:	f000 f820 	bl	8006374 <_init>
 8006334:	1ba4      	subs	r4, r4, r6
 8006336:	10a4      	asrs	r4, r4, #2
 8006338:	2500      	movs	r5, #0
 800633a:	42a5      	cmp	r5, r4
 800633c:	d105      	bne.n	800634a <__libc_init_array+0x2e>
 800633e:	bd70      	pop	{r4, r5, r6, pc}
 8006340:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006344:	4798      	blx	r3
 8006346:	3501      	adds	r5, #1
 8006348:	e7ee      	b.n	8006328 <__libc_init_array+0xc>
 800634a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800634e:	4798      	blx	r3
 8006350:	3501      	adds	r5, #1
 8006352:	e7f2      	b.n	800633a <__libc_init_array+0x1e>
 8006354:	0800642c 	.word	0x0800642c
 8006358:	0800642c 	.word	0x0800642c
 800635c:	0800642c 	.word	0x0800642c
 8006360:	08006430 	.word	0x08006430

08006364 <memset>:
 8006364:	4402      	add	r2, r0
 8006366:	4603      	mov	r3, r0
 8006368:	4293      	cmp	r3, r2
 800636a:	d100      	bne.n	800636e <memset+0xa>
 800636c:	4770      	bx	lr
 800636e:	f803 1b01 	strb.w	r1, [r3], #1
 8006372:	e7f9      	b.n	8006368 <memset+0x4>

08006374 <_init>:
 8006374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006376:	bf00      	nop
 8006378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800637a:	bc08      	pop	{r3}
 800637c:	469e      	mov	lr, r3
 800637e:	4770      	bx	lr

08006380 <_fini>:
 8006380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006382:	bf00      	nop
 8006384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006386:	bc08      	pop	{r3}
 8006388:	469e      	mov	lr, r3
 800638a:	4770      	bx	lr
