{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581657107098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581657107105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 21:11:46 2020 " "Processing started: Thu Feb 13 21:11:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581657107105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657107105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657107105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581657107896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/utility/signalgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/utility/signalgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignalGenerator " "Found entity 1: SignalGenerator" {  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/spi/spi_inputcontrollerspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/spi/spi_inputcontrollerspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_InputControllerDac " "Found entity 1: SPI_InputControllerDac" {  } { { "Source Code/SPI/SPI_InputControllerSPI.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_InputControllerSPI.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/spi/spi_outputcontrollerdac.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/spi/spi_outputcontrollerdac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_OutputControllerDac " "Found entity 1: SPI_OutputControllerDac" {  } { { "Source Code/SPI/SPI_OutputControllerDac.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_OutputControllerDac.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_playsong1.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_playsong1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_PlaySong1 " "Found entity 1: MusicBoxState_PlaySong1" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlaySong1.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlaySong1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_playrecording.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_playrecording.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_PlayRecording " "Found entity 1: MusicBoxState_PlayRecording" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlayRecording.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlayRecording.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_makerecording.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_makerecording.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_MakeRecording " "Found entity 1: MusicBoxState_MakeRecording" {  } { { "Source Code/User Interface Modules/MusicBoxState_MakeRecording.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_MakeRecording.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/utility/clockgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/utility/clockgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_playsong0.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_playsong0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_PlaySong0 " "Found entity 1: MusicBoxState_PlaySong0" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlaySong0.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlaySong0.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musickeyscontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musickeyscontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicKeysController " "Found entity 1: MusicKeysController" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstatecontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstatecontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxStateController " "Found entity 1: MusicBoxStateController" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/ui_triggersmoother.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/ui_triggersmoother.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UI_TriggerSmoother " "Found entity 1: UI_TriggerSmoother" {  } { { "Source Code/User Interface Modules/UI_TriggerSmoother.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/UI_TriggerSmoother.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/musicbox_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/musicbox_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBox_Main " "Found entity 1: MusicBox_Main" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657121666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657121666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MusicBox_Main " "Elaborating entity \"MusicBox_Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581657121838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttonsActive MusicBox_Main.sv(404) " "Verilog HDL or VHDL warning at MusicBox_Main.sv(404): object \"buttonsActive\" assigned a value but never read" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581657121839 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_Address MusicBox_Main.sv(106) " "Output port \"max10Board_SDRAM_Address\" at MusicBox_Main.sv(106) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_BankAddress MusicBox_Main.sv(107) " "Output port \"max10Board_SDRAM_BankAddress\" at MusicBox_Main.sv(107) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_LEDSegments MusicBox_Main.sv(76) " "Output port \"max10Board_LEDSegments\" at MusicBox_Main.sv(76) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_LED MusicBox_Main.sv(85) " "Output port \"max10Board_LED\" at MusicBox_Main.sv(85) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_Clock MusicBox_Main.sv(104) " "Output port \"max10Board_SDRAM_Clock\" at MusicBox_Main.sv(104) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_ClockEnable MusicBox_Main.sv(105) " "Output port \"max10Board_SDRAM_ClockEnable\" at MusicBox_Main.sv(105) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_DataMask0 MusicBox_Main.sv(111) " "Output port \"max10Board_SDRAM_DataMask0\" at MusicBox_Main.sv(111) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_DataMask1 MusicBox_Main.sv(112) " "Output port \"max10Board_SDRAM_DataMask1\" at MusicBox_Main.sv(112) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_ChipSelect_n MusicBox_Main.sv(113) " "Output port \"max10Board_SDRAM_ChipSelect_n\" at MusicBox_Main.sv(113) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_WriteEnable_n MusicBox_Main.sv(114) " "Output port \"max10Board_SDRAM_WriteEnable_n\" at MusicBox_Main.sv(114) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_ColumnAddressStrobe_n MusicBox_Main.sv(115) " "Output port \"max10Board_SDRAM_ColumnAddressStrobe_n\" at MusicBox_Main.sv(115) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_RowAddressStrobe_n MusicBox_Main.sv(116) " "Output port \"max10Board_SDRAM_RowAddressStrobe_n\" at MusicBox_Main.sv(116) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121844 "|MusicBox_Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_1Khz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_1Khz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_1Khz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (15)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581657121878 "|MusicBox_Main|ClockGenerator:clockGenerator_1Khz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_100hz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_100hz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_100hz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (25)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581657121881 "|MusicBox_Main|ClockGenerator:clockGenerator_1Khz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_10hz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_10hz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_10hz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_32Khz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_32Khz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_32Khz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581657121887 "|MusicBox_Main|ClockGenerator:clockGenerator_32Khz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_1hz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_1hz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_1hz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581657121890 "|MusicBox_Main|ClockGenerator:clockGenerator_1hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI_TriggerSmoother UI_TriggerSmoother:UIs_MusicKeys0 " "Elaborating entity \"UI_TriggerSmoother\" for hierarchy \"UI_TriggerSmoother:UIs_MusicKeys0\"" {  } { { "Source Code/MusicBox_Main.sv" "UIs_MusicKeys0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicKeysController MusicKeysController:musicKeysController " "Elaborating entity \"MusicKeysController\" for hierarchy \"MusicKeysController:musicKeysController\"" {  } { { "Source Code/MusicBox_Main.sv" "musicKeysController" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121905 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debugString MusicKeysController.sv(7) " "Output port \"debugString\" at MusicKeysController.sv(7) has no driver" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581657121907 "|MusicBox_Main|MusicKeysController:musicKeysController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxStateController MusicBoxStateController:musicBoxStateController " "Elaborating entity \"MusicBoxStateController\" for hierarchy \"MusicBoxStateController:musicBoxStateController\"" {  } { { "Source Code/MusicBox_Main.sv" "musicBoxStateController" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_PlaySong0 MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong0:musicBoxState_PlaySong0 " "Elaborating entity \"MusicBoxState_PlaySong0\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong0:musicBoxState_PlaySong0\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "musicBoxState_PlaySong0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_PlaySong1 MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong1:musicBoxState_PlaySong1 " "Elaborating entity \"MusicBoxState_PlaySong1\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong1:musicBoxState_PlaySong1\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "musicBoxState_PlaySong1" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_MakeRecording MusicBoxStateController:musicBoxStateController\|MusicBoxState_MakeRecording:musicBoxState_MakeRecording " "Elaborating entity \"MusicBoxState_MakeRecording\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_MakeRecording:musicBoxState_MakeRecording\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "musicBoxState_MakeRecording" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_PlayRecording MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlayRecording:MusicBoxState_PlayRecording " "Elaborating entity \"MusicBoxState_PlayRecording\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlayRecording:MusicBoxState_PlayRecording\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "MusicBoxState_PlayRecording" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_OutputControllerDac SPI_OutputControllerDac:sPI_OutputControllerDac " "Elaborating entity \"SPI_OutputControllerDac\" for hierarchy \"SPI_OutputControllerDac:sPI_OutputControllerDac\"" {  } { { "Source Code/MusicBox_Main.sv" "sPI_OutputControllerDac" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz " "Elaborating entity \"ClockGenerator\" for hierarchy \"SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\"" {  } { { "Source Code/SPI/SPI_OutputControllerDac.sv" "clockGenerator_714Khz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_OutputControllerDac.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (8)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581657121928 "|MusicBox_Main|SPI_OutputControllerDac:sPI_OutputControllerDac|ClockGenerator:clockGenerator_71Khz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_InputControllerDac SPI_InputControllerDac:sPI_InputControllerDac " "Elaborating entity \"SPI_InputControllerDac\" for hierarchy \"SPI_InputControllerDac:sPI_InputControllerDac\"" {  } { { "Source Code/MusicBox_Main.sv" "sPI_InputControllerDac" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator SPI_InputControllerDac:sPI_InputControllerDac\|ClockGenerator:clockGenerator_240KHz " "Elaborating entity \"ClockGenerator\" for hierarchy \"SPI_InputControllerDac:sPI_InputControllerDac\|ClockGenerator:clockGenerator_240KHz\"" {  } { { "Source Code/SPI/SPI_InputControllerSPI.sv" "clockGenerator_240KHz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_InputControllerSPI.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (13)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581657121933 "|MusicBox_Main|SPI_InputControllerDac:sPI_InputControllerDac|ClockGenerator:clockGenerator_240KHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalGenerator SignalGenerator:signalGenerator0 " "Elaborating entity \"SignalGenerator\" for hierarchy \"SignalGenerator:signalGenerator0\"" {  } { { "Source Code/MusicBox_Main.sv" "signalGenerator0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657121935 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator4\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator7\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator5\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator6\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator4\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator2\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator3\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator0\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator1\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator7\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator5\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator6\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator2\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator3\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator0\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator1\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator8\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator8\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator9\|Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Div0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignalGenerator:signalGenerator9\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignalGenerator:signalGenerator9\|Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "Mod0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657123003 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1581657123003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SignalGenerator:signalGenerator4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SignalGenerator:signalGenerator4\|lpm_divide:Div0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657123066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SignalGenerator:signalGenerator4\|lpm_divide:Div0 " "Instantiated megafunction \"SignalGenerator:signalGenerator4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581657123066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581657123066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581657123066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581657123066 ""}  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581657123066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ttl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ttl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ttl " "Found entity 1: lpm_divide_ttl" {  } { { "db/lpm_divide_ttl.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/lpm_divide_ttl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657123122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657123122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657123146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657123146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/alt_u_div_6ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657123186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657123186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657123250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657123250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657123316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657123316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SignalGenerator:signalGenerator4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SignalGenerator:signalGenerator4\|lpm_divide:Mod0\"" {  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657123409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SignalGenerator:signalGenerator4\|lpm_divide:Mod0 " "Instantiated megafunction \"SignalGenerator:signalGenerator4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581657123409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581657123409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581657123409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581657123409 ""}  } { { "Source Code/Utility/SignalGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/SignalGenerator.sv" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581657123409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dnl " "Found entity 1: lpm_divide_dnl" {  } { { "db/lpm_divide_dnl.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/lpm_divide_dnl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657123466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657123466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657123488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657123488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/db/alt_u_div_2le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581657123529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657123529 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581657124479 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[0\] " "bidirectional pin \"max10Board_SDRAM_Data\[0\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[1\] " "bidirectional pin \"max10Board_SDRAM_Data\[1\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[2\] " "bidirectional pin \"max10Board_SDRAM_Data\[2\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[3\] " "bidirectional pin \"max10Board_SDRAM_Data\[3\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[4\] " "bidirectional pin \"max10Board_SDRAM_Data\[4\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[5\] " "bidirectional pin \"max10Board_SDRAM_Data\[5\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[6\] " "bidirectional pin \"max10Board_SDRAM_Data\[6\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[7\] " "bidirectional pin \"max10Board_SDRAM_Data\[7\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[8\] " "bidirectional pin \"max10Board_SDRAM_Data\[8\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[9\] " "bidirectional pin \"max10Board_SDRAM_Data\[9\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[10\] " "bidirectional pin \"max10Board_SDRAM_Data\[10\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[11\] " "bidirectional pin \"max10Board_SDRAM_Data\[11\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[12\] " "bidirectional pin \"max10Board_SDRAM_Data\[12\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[13\] " "bidirectional pin \"max10Board_SDRAM_Data\[13\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[14\] " "bidirectional pin \"max10Board_SDRAM_Data\[14\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[15\] " "bidirectional pin \"max10Board_SDRAM_Data\[15\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581657124516 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1581657124516 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Clock GND " "Pin \"max10Board_SDRAM_Clock\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_ClockEnable GND " "Pin \"max10Board_SDRAM_ClockEnable\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_ClockEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[0\] GND " "Pin \"max10Board_SDRAM_Address\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[1\] GND " "Pin \"max10Board_SDRAM_Address\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[2\] GND " "Pin \"max10Board_SDRAM_Address\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[3\] GND " "Pin \"max10Board_SDRAM_Address\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[4\] GND " "Pin \"max10Board_SDRAM_Address\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[5\] GND " "Pin \"max10Board_SDRAM_Address\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[6\] GND " "Pin \"max10Board_SDRAM_Address\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[7\] GND " "Pin \"max10Board_SDRAM_Address\[7\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[8\] GND " "Pin \"max10Board_SDRAM_Address\[8\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[9\] GND " "Pin \"max10Board_SDRAM_Address\[9\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[10\] GND " "Pin \"max10Board_SDRAM_Address\[10\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[11\] GND " "Pin \"max10Board_SDRAM_Address\[11\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[12\] GND " "Pin \"max10Board_SDRAM_Address\[12\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_Address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_BankAddress\[0\] GND " "Pin \"max10Board_SDRAM_BankAddress\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_BankAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_BankAddress\[1\] GND " "Pin \"max10Board_SDRAM_BankAddress\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_BankAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_DataMask0 GND " "Pin \"max10Board_SDRAM_DataMask0\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_DataMask0"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_DataMask1 GND " "Pin \"max10Board_SDRAM_DataMask1\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_DataMask1"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_ChipSelect_n GND " "Pin \"max10Board_SDRAM_ChipSelect_n\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_ChipSelect_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_WriteEnable_n GND " "Pin \"max10Board_SDRAM_WriteEnable_n\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_WriteEnable_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_ColumnAddressStrobe_n GND " "Pin \"max10Board_SDRAM_ColumnAddressStrobe_n\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_ColumnAddressStrobe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_RowAddressStrobe_n GND " "Pin \"max10Board_SDRAM_RowAddressStrobe_n\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_SDRAM_RowAddressStrobe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_GPIO_Input_SPI_CS_n VCC " "Pin \"max10Board_GPIO_Input_SPI_CS_n\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_GPIO_Input_SPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[0\] GND " "Pin \"max10Board_LEDSegments\[0\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[1\] GND " "Pin \"max10Board_LEDSegments\[0\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[2\] GND " "Pin \"max10Board_LEDSegments\[0\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[3\] GND " "Pin \"max10Board_LEDSegments\[0\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[4\] GND " "Pin \"max10Board_LEDSegments\[0\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[5\] GND " "Pin \"max10Board_LEDSegments\[0\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[6\] GND " "Pin \"max10Board_LEDSegments\[0\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[0\] GND " "Pin \"max10Board_LEDSegments\[1\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[1\] GND " "Pin \"max10Board_LEDSegments\[1\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[2\] GND " "Pin \"max10Board_LEDSegments\[1\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[3\] GND " "Pin \"max10Board_LEDSegments\[1\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[4\] GND " "Pin \"max10Board_LEDSegments\[1\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[5\] GND " "Pin \"max10Board_LEDSegments\[1\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[6\] GND " "Pin \"max10Board_LEDSegments\[1\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[0\] GND " "Pin \"max10Board_LEDSegments\[2\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[1\] GND " "Pin \"max10Board_LEDSegments\[2\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[2\] GND " "Pin \"max10Board_LEDSegments\[2\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[3\] GND " "Pin \"max10Board_LEDSegments\[2\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[4\] GND " "Pin \"max10Board_LEDSegments\[2\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[5\] GND " "Pin \"max10Board_LEDSegments\[2\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[6\] GND " "Pin \"max10Board_LEDSegments\[2\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[0\] GND " "Pin \"max10Board_LEDSegments\[3\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[1\] GND " "Pin \"max10Board_LEDSegments\[3\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[2\] GND " "Pin \"max10Board_LEDSegments\[3\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[3\] GND " "Pin \"max10Board_LEDSegments\[3\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[4\] GND " "Pin \"max10Board_LEDSegments\[3\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[5\] GND " "Pin \"max10Board_LEDSegments\[3\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[6\] GND " "Pin \"max10Board_LEDSegments\[3\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[0\] GND " "Pin \"max10Board_LEDSegments\[4\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[1\] GND " "Pin \"max10Board_LEDSegments\[4\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[2\] GND " "Pin \"max10Board_LEDSegments\[4\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[3\] GND " "Pin \"max10Board_LEDSegments\[4\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[4\] GND " "Pin \"max10Board_LEDSegments\[4\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[5\] GND " "Pin \"max10Board_LEDSegments\[4\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[6\] GND " "Pin \"max10Board_LEDSegments\[4\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[0\] GND " "Pin \"max10Board_LEDSegments\[5\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[1\] GND " "Pin \"max10Board_LEDSegments\[5\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[2\] GND " "Pin \"max10Board_LEDSegments\[5\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[3\] GND " "Pin \"max10Board_LEDSegments\[5\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[4\] GND " "Pin \"max10Board_LEDSegments\[5\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[5\] GND " "Pin \"max10Board_LEDSegments\[5\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[6\] GND " "Pin \"max10Board_LEDSegments\[5\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LEDSegments[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[0\] GND " "Pin \"max10Board_LED\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[1\] GND " "Pin \"max10Board_LED\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[2\] GND " "Pin \"max10Board_LED\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[3\] GND " "Pin \"max10Board_LED\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[4\] GND " "Pin \"max10Board_LED\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[5\] GND " "Pin \"max10Board_LED\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[6\] GND " "Pin \"max10Board_LED\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[7\] GND " "Pin \"max10Board_LED\[7\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[8\] GND " "Pin \"max10Board_LED\[8\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[9\] GND " "Pin \"max10Board_LED\[9\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581657125514 "|MusicBox_Main|max10Board_LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581657125514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581657125677 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581657131856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581657132343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581657132343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[0\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[0\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[1\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[1\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[2\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[2\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[3\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[3\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[4\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[4\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MusicKeys\[5\] " "No output dependent on input pin \"max10Board_GPIO_Input_MusicKeys\[5\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_MusicKeys[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_PlaySong1 " "No output dependent on input pin \"max10Board_GPIO_Input_PlaySong1\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_PlaySong1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_PlaySong0 " "No output dependent on input pin \"max10Board_GPIO_Input_PlaySong0\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_PlaySong0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_MakeRecording " "No output dependent on input pin \"max10Board_GPIO_Input_MakeRecording\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_MakeRecording"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_PlayRecording " "No output dependent on input pin \"max10Board_GPIO_Input_PlayRecording\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_PlayRecording"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_SPI_SDO " "No output dependent on input pin \"max10Board_GPIO_Input_SPI_SDO\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_GPIO_Input_SPI_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_Buttons\[1\] " "No output dependent on input pin \"max10Board_Buttons\[1\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581657132632 "|MusicBox_Main|max10Board_Buttons[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581657132632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3671 " "Implemented 3671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581657132633 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581657132633 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1581657132633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3551 " "Implemented 3551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581657132633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581657132633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581657132702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 21:12:12 2020 " "Processing ended: Thu Feb 13 21:12:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581657132702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581657132702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581657132702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581657132702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581657134226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581657134233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 21:12:13 2020 " "Processing started: Thu Feb 13 21:12:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581657134233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581657134233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581657134233 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581657134439 ""}
{ "Info" "0" "" "Project  = FPGA_Music_Box" {  } {  } 0 0 "Project  = FPGA_Music_Box" 0 0 "Fitter" 0 0 1581657134439 ""}
{ "Info" "0" "" "Revision = FPGA_Music_Box" {  } {  } 0 0 "Revision = FPGA_Music_Box" 0 0 "Fitter" 0 0 1581657134439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581657134613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_Music_Box 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FPGA_Music_Box\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581657134652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581657134706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581657134706 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581657134974 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581657134985 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581657135455 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581657135455 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581657135469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581657135469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581657135469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581657135469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581657135469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581657135469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581657135469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581657135469 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581657135469 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581657135473 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581657135473 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581657135473 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581657135473 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581657135479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Music_Box.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Music_Box.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1581657137503 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1581657137504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581657137533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581657137534 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1581657137534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "max10Board_50MhzClock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node max10Board_50MhzClock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581657137813 ""}  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581657137813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockGenerator:clockGenerator_32Khz\|outputClock  " "Automatically promoted node ClockGenerator:clockGenerator_32Khz\|outputClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581657137813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClockGenerator:clockGenerator_32Khz\|outputClock~0 " "Destination node ClockGenerator:clockGenerator_32Khz\|outputClock~0" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 6852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581657137813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581657137813 ""}  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581657137813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "Automatically promoted node SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581657137813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock~0 " "Destination node SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock~0" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 2547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581657137813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "max10Board_GPIO_Output_SPI_SCLK~output " "Destination node max10Board_GPIO_Output_SPI_SCLK~output" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 7413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581657137813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581657137813 ""}  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581657137813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581657138724 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581657138726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581657138726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581657138729 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581657138731 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581657138733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581657138734 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581657138735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581657138869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1581657138871 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581657138871 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581657139272 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1581657139290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581657141622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581657142712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581657142762 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581657151279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581657151279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581657152628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581657156052 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581657156052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1581657160666 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581657160666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581657160670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.38 " "Total time spent on timing analysis during the Fitter is 2.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581657160960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581657160990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581657163456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581657163458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581657166470 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581657167815 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581657168411 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "40 MAX 10 " "40 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[0\] 3.3 V Schmitt Trigger V10 " "Pin max10Board_GPIO_Input_MusicKeys\[0\] uses I/O standard 3.3 V Schmitt Trigger at V10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[1\] 3.3 V Schmitt Trigger W10 " "Pin max10Board_GPIO_Input_MusicKeys\[1\] uses I/O standard 3.3 V Schmitt Trigger at W10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[2\] 3.3 V Schmitt Trigger V9 " "Pin max10Board_GPIO_Input_MusicKeys\[2\] uses I/O standard 3.3 V Schmitt Trigger at V9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[3\] 3.3 V Schmitt Trigger W9 " "Pin max10Board_GPIO_Input_MusicKeys\[3\] uses I/O standard 3.3 V Schmitt Trigger at W9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[4\] 3.3 V Schmitt Trigger V8 " "Pin max10Board_GPIO_Input_MusicKeys\[4\] uses I/O standard 3.3 V Schmitt Trigger at V8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[5\] 3.3 V Schmitt Trigger W8 " "Pin max10Board_GPIO_Input_MusicKeys\[5\] uses I/O standard 3.3 V Schmitt Trigger at W8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_PlaySong1 3.3 V Schmitt Trigger W7 " "Pin max10Board_GPIO_Input_PlaySong1 uses I/O standard 3.3 V Schmitt Trigger at W7" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_PlaySong1 } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_PlaySong1" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_PlaySong0 3.3 V Schmitt Trigger W6 " "Pin max10Board_GPIO_Input_PlaySong0 uses I/O standard 3.3 V Schmitt Trigger at W6" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_PlaySong0 } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_PlaySong0" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MakeRecording 3.3 V Schmitt Trigger V5 " "Pin max10Board_GPIO_Input_MakeRecording uses I/O standard 3.3 V Schmitt Trigger at V5" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MakeRecording } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MakeRecording" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_PlayRecording 3.3 V Schmitt Trigger W5 " "Pin max10Board_GPIO_Input_PlayRecording uses I/O standard 3.3 V Schmitt Trigger at W5" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_PlayRecording } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_PlayRecording" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_SPI_SDO 3.3-V LVCMOS Y11 " "Pin max10Board_GPIO_Input_SPI_SDO uses I/O standard 3.3-V LVCMOS at Y11" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_SPI_SDO } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_SPI_SDO" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_Buttons\[1\] 3.3 V Schmitt Trigger A7 " "Pin max10Board_Buttons\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_Buttons[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_Buttons\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[0\] 3.3-V LVTTL Y21 " "Pin max10Board_SDRAM_Data\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[1\] 3.3-V LVTTL Y20 " "Pin max10Board_SDRAM_Data\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[2\] 3.3-V LVTTL AA22 " "Pin max10Board_SDRAM_Data\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[3\] 3.3-V LVTTL AA21 " "Pin max10Board_SDRAM_Data\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[4\] 3.3-V LVTTL Y22 " "Pin max10Board_SDRAM_Data\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[5\] 3.3-V LVTTL W22 " "Pin max10Board_SDRAM_Data\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[6\] 3.3-V LVTTL W20 " "Pin max10Board_SDRAM_Data\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[6] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[6\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[7\] 3.3-V LVTTL V21 " "Pin max10Board_SDRAM_Data\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[7] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[7\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[8\] 3.3-V LVTTL P21 " "Pin max10Board_SDRAM_Data\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[8] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[8\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[9\] 3.3-V LVTTL J22 " "Pin max10Board_SDRAM_Data\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[9] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[9\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[10\] 3.3-V LVTTL H21 " "Pin max10Board_SDRAM_Data\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[10] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[10\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[11\] 3.3-V LVTTL H22 " "Pin max10Board_SDRAM_Data\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[11] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[11\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[12\] 3.3-V LVTTL G22 " "Pin max10Board_SDRAM_Data\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[12] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[12\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[13\] 3.3-V LVTTL G20 " "Pin max10Board_SDRAM_Data\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[13] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[13\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[14\] 3.3-V LVTTL G19 " "Pin max10Board_SDRAM_Data\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[14] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[14\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[15\] 3.3-V LVTTL F22 " "Pin max10Board_SDRAM_Data\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[15] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[15\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_50MhzClock 3.3-V LVTTL P11 " "Pin max10Board_50MhzClock uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_50MhzClock } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_50MhzClock" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_Buttons\[0\] 3.3 V Schmitt Trigger B8 " "Pin max10Board_Buttons\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_Buttons[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_Buttons\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[2\] 3.3-V LVTTL D12 " "Pin max10board_switches\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[3\] 3.3-V LVTTL C12 " "Pin max10board_switches\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[0\] 3.3-V LVTTL C10 " "Pin max10board_switches\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[1\] 3.3-V LVTTL C11 " "Pin max10board_switches\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[8\] 3.3-V LVTTL B14 " "Pin max10board_switches\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[8] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[8\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[9\] 3.3-V LVTTL F15 " "Pin max10board_switches\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[9] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[9\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[7\] 3.3-V LVTTL A14 " "Pin max10board_switches\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[7] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[7\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[5\] 3.3-V LVTTL B12 " "Pin max10board_switches\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[6\] 3.3-V LVTTL A13 " "Pin max10board_switches\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[6] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[6\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[4\] 3.3-V LVTTL A12 " "Pin max10board_switches\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581657168454 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1581657168454 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[0\] a permanently disabled " "Pin max10Board_SDRAM_Data\[0\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[1\] a permanently disabled " "Pin max10Board_SDRAM_Data\[1\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[2\] a permanently disabled " "Pin max10Board_SDRAM_Data\[2\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[3\] a permanently disabled " "Pin max10Board_SDRAM_Data\[3\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[4\] a permanently disabled " "Pin max10Board_SDRAM_Data\[4\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[5\] a permanently disabled " "Pin max10Board_SDRAM_Data\[5\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[6\] a permanently disabled " "Pin max10Board_SDRAM_Data\[6\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[6] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[6\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[7\] a permanently disabled " "Pin max10Board_SDRAM_Data\[7\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[7] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[7\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[8\] a permanently disabled " "Pin max10Board_SDRAM_Data\[8\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[8] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[8\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[9\] a permanently disabled " "Pin max10Board_SDRAM_Data\[9\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[9] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[9\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[10\] a permanently disabled " "Pin max10Board_SDRAM_Data\[10\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[10] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[10\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[11\] a permanently disabled " "Pin max10Board_SDRAM_Data\[11\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[11] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[11\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[12\] a permanently disabled " "Pin max10Board_SDRAM_Data\[12\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[12] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[12\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[13\] a permanently disabled " "Pin max10Board_SDRAM_Data\[13\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[13] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[13\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[14\] a permanently disabled " "Pin max10Board_SDRAM_Data\[14\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[14] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[14\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[15\] a permanently disabled " "Pin max10Board_SDRAM_Data\[15\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[15] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[15\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581657168458 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1581657168458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/output_files/FPGA_Music_Box.fit.smsg " "Generated suppressed messages file C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/output_files/FPGA_Music_Box.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581657168716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5404 " "Peak virtual memory: 5404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581657169894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 21:12:49 2020 " "Processing ended: Thu Feb 13 21:12:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581657169894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581657169894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581657169894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581657169894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1581657171227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581657171233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 21:12:51 2020 " "Processing started: Thu Feb 13 21:12:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581657171233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1581657171233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1581657171233 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1581657173784 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1581657173956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581657175113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 21:12:55 2020 " "Processing ended: Thu Feb 13 21:12:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581657175113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581657175113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581657175113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1581657175113 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1581657175865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1581657176597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581657176603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 21:12:56 2020 " "Processing started: Thu Feb 13 21:12:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581657176603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581657176603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_sta FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581657176603 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1581657176786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581657177287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657177330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657177330 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Music_Box.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Music_Box.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1581657177789 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657177789 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581657177806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name max10Board_50MhzClock max10Board_50MhzClock " "create_clock -period 1.000 -name max10Board_50MhzClock max10Board_50MhzClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581657177806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:clockGenerator_32Khz\|outputClock ClockGenerator:clockGenerator_32Khz\|outputClock " "create_clock -period 1.000 -name ClockGenerator:clockGenerator_32Khz\|outputClock ClockGenerator:clockGenerator_32Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581657177806 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581657177806 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1581657177825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581657177826 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581657177828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581657177846 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1581657177866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581657177881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.864 " "Worst-case setup slack is -38.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.864            -506.131 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "  -38.864            -506.131 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.405            -698.732 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -6.405            -698.732 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.555             -68.428 max10Board_50MhzClock  " "   -3.555             -68.428 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657177889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.322               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.326               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 max10Board_50MhzClock  " "    0.348               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657177909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581657177923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581657177931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.717 max10Board_50MhzClock  " "   -3.000             -57.717 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -213.256 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.403            -213.256 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657177940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657177940 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581657177960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581657177996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581657181240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581657181522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581657181554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.436 " "Worst-case setup slack is -35.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.436            -460.428 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "  -35.436            -460.428 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.760            -628.760 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -5.760            -628.760 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.223             -59.051 max10Board_50MhzClock  " "   -3.223             -59.051 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657181563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.288               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.291               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 max10Board_50MhzClock  " "    0.311               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657181586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581657181596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581657181605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.717 max10Board_50MhzClock  " "   -3.000             -57.717 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -213.256 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.403            -213.256 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657181615 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581657181633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581657181933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581657181945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.656 " "Worst-case setup slack is -15.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.656            -193.046 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "  -15.656            -193.046 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041            -207.743 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -2.041            -207.743 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029              -6.304 max10Board_50MhzClock  " "   -1.029              -6.304 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657181953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.139               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.140               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 max10Board_50MhzClock  " "    0.152               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657181972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657181972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581657181984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581657181993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657182002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657182002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.672 max10Board_50MhzClock  " "   -3.000             -48.672 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657182002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -152.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.000            -152.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657182002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.000             -32.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581657182002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581657182002 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581657183397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581657183399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581657183546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 21:13:03 2020 " "Processing ended: Thu Feb 13 21:13:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581657183546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581657183546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581657183546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581657183546 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 138 s " "Quartus Prime Full Compilation was successful. 0 errors, 138 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581657184376 ""}
