
Controlador_Temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f87c  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  0800fad0  0800fad0  00010ad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ff9c  0800ff9c  000111d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ff9c  0800ff9c  00010f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ffa4  0800ffa4  000111d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ffa4  0800ffa4  00010fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ffa8  0800ffa8  00010fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ffac  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f8  200001d4  08010180  000111d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004cc  08010180  000114cc  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000111d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000131e9  00000000  00000000  0001120a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002823  00000000  00000000  000243f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e50  00000000  00000000  00026c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000acf  00000000  00000000  00027a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00034012  00000000  00000000  00028537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014c28  00000000  00000000  0005c549  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001463d1  00000000  00000000  00071171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b7542  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ff0  00000000  00000000  001b7588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000e6  00000000  00000000  001bc578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	0800fab4 	.word	0x0800fab4

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	0800fab4 	.word	0x0800fab4

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9e6 	b.w	800108c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	2200      	movs	r2, #0
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d48:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d4a:	4688      	mov	r8, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	468e      	mov	lr, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d95f      	bls.n	8000e1a <__udivmoddi4+0xd6>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b4      	lsls	r4, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d74:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	0c23      	lsrs	r3, r4, #16
 8000d7e:	fbbe f1f8 	udiv	r1, lr, r8
 8000d82:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d86:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d907      	bls.n	8000da2 <__udivmoddi4+0x5e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x5c>
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	f200 8154 	bhi.w	8001048 <__udivmoddi4+0x304>
 8000da0:	4601      	mov	r1, r0
 8000da2:	1a9b      	subs	r3, r3, r2
 8000da4:	b2a2      	uxth	r2, r4
 8000da6:	fbb3 f0f8 	udiv	r0, r3, r8
 8000daa:	fb08 3310 	mls	r3, r8, r0, r3
 8000dae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000db2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000db6:	4594      	cmp	ip, r2
 8000db8:	d90b      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dba:	18ba      	adds	r2, r7, r2
 8000dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc0:	bf2c      	ite	cs
 8000dc2:	2401      	movcs	r4, #1
 8000dc4:	2400      	movcc	r4, #0
 8000dc6:	4594      	cmp	ip, r2
 8000dc8:	d902      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dca:	2c00      	cmp	r4, #0
 8000dcc:	f000 813f 	beq.w	800104e <__udivmoddi4+0x30a>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba2 020c 	sub.w	r2, r2, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f2      	lsrs	r2, r6
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c5 2300 	strd	r2, r3, [r5]
 8000de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d14e      	bne.n	8000ea0 <__udivmoddi4+0x15c>
 8000e02:	4543      	cmp	r3, r8
 8000e04:	f0c0 8112 	bcc.w	800102c <__udivmoddi4+0x2e8>
 8000e08:	4282      	cmp	r2, r0
 8000e0a:	f240 810f 	bls.w	800102c <__udivmoddi4+0x2e8>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	2d00      	cmp	r5, #0
 8000e12:	d0e8      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e14:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e18:	e7e5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	f000 80ac 	beq.w	8000f78 <__udivmoddi4+0x234>
 8000e20:	fab2 f682 	clz	r6, r2
 8000e24:	2e00      	cmp	r6, #0
 8000e26:	f040 80bb 	bne.w	8000fa0 <__udivmoddi4+0x25c>
 8000e2a:	1a8b      	subs	r3, r1, r2
 8000e2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e30:	b2bc      	uxth	r4, r7
 8000e32:	2101      	movs	r1, #1
 8000e34:	0c02      	lsrs	r2, r0, #16
 8000e36:	b280      	uxth	r0, r0
 8000e38:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e40:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e44:	fb04 f20c 	mul.w	r2, r4, ip
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d90e      	bls.n	8000e6a <__udivmoddi4+0x126>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e52:	bf2c      	ite	cs
 8000e54:	f04f 0901 	movcs.w	r9, #1
 8000e58:	f04f 0900 	movcc.w	r9, #0
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d903      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e60:	f1b9 0f00 	cmp.w	r9, #0
 8000e64:	f000 80ec 	beq.w	8001040 <__udivmoddi4+0x2fc>
 8000e68:	46c4      	mov	ip, r8
 8000e6a:	1a9b      	subs	r3, r3, r2
 8000e6c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	fb04 f408 	mul.w	r4, r4, r8
 8000e78:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e7c:	4294      	cmp	r4, r2
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x154>
 8000e80:	18ba      	adds	r2, r7, r2
 8000e82:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e86:	bf2c      	ite	cs
 8000e88:	2001      	movcs	r0, #1
 8000e8a:	2000      	movcc	r0, #0
 8000e8c:	4294      	cmp	r4, r2
 8000e8e:	d902      	bls.n	8000e96 <__udivmoddi4+0x152>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	f000 80d1 	beq.w	8001038 <__udivmoddi4+0x2f4>
 8000e96:	4698      	mov	r8, r3
 8000e98:	1b12      	subs	r2, r2, r4
 8000e9a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e9e:	e79d      	b.n	8000ddc <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa08 f401 	lsl.w	r4, r8, r1
 8000eaa:	fa00 f901 	lsl.w	r9, r0, r1
 8000eae:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb2:	fa28 f806 	lsr.w	r8, r8, r6
 8000eb6:	408a      	lsls	r2, r1
 8000eb8:	431f      	orrs	r7, r3
 8000eba:	fa20 f306 	lsr.w	r3, r0, r6
 8000ebe:	0c38      	lsrs	r0, r7, #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	fbb8 fef0 	udiv	lr, r8, r0
 8000ecc:	fb00 881e 	mls	r8, r0, lr, r8
 8000ed0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ed4:	fb0e f80c 	mul.w	r8, lr, ip
 8000ed8:	45a0      	cmp	r8, r4
 8000eda:	d90e      	bls.n	8000efa <__udivmoddi4+0x1b6>
 8000edc:	193c      	adds	r4, r7, r4
 8000ede:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ee2:	bf2c      	ite	cs
 8000ee4:	f04f 0b01 	movcs.w	fp, #1
 8000ee8:	f04f 0b00 	movcc.w	fp, #0
 8000eec:	45a0      	cmp	r8, r4
 8000eee:	d903      	bls.n	8000ef8 <__udivmoddi4+0x1b4>
 8000ef0:	f1bb 0f00 	cmp.w	fp, #0
 8000ef4:	f000 80b8 	beq.w	8001068 <__udivmoddi4+0x324>
 8000ef8:	46d6      	mov	lr, sl
 8000efa:	eba4 0408 	sub.w	r4, r4, r8
 8000efe:	fa1f f883 	uxth.w	r8, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d90e      	bls.n	8000f34 <__udivmoddi4+0x1f0>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	bf2c      	ite	cs
 8000f1e:	f04f 0801 	movcs.w	r8, #1
 8000f22:	f04f 0800 	movcc.w	r8, #0
 8000f26:	45a4      	cmp	ip, r4
 8000f28:	d903      	bls.n	8000f32 <__udivmoddi4+0x1ee>
 8000f2a:	f1b8 0f00 	cmp.w	r8, #0
 8000f2e:	f000 809f 	beq.w	8001070 <__udivmoddi4+0x32c>
 8000f32:	4603      	mov	r3, r0
 8000f34:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f38:	eba4 040c 	sub.w	r4, r4, ip
 8000f3c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f40:	4564      	cmp	r4, ip
 8000f42:	4673      	mov	r3, lr
 8000f44:	46e0      	mov	r8, ip
 8000f46:	d302      	bcc.n	8000f4e <__udivmoddi4+0x20a>
 8000f48:	d107      	bne.n	8000f5a <__udivmoddi4+0x216>
 8000f4a:	45f1      	cmp	r9, lr
 8000f4c:	d205      	bcs.n	8000f5a <__udivmoddi4+0x216>
 8000f4e:	ebbe 0302 	subs.w	r3, lr, r2
 8000f52:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f56:	3801      	subs	r0, #1
 8000f58:	46e0      	mov	r8, ip
 8000f5a:	b15d      	cbz	r5, 8000f74 <__udivmoddi4+0x230>
 8000f5c:	ebb9 0203 	subs.w	r2, r9, r3
 8000f60:	eb64 0408 	sbc.w	r4, r4, r8
 8000f64:	fa04 f606 	lsl.w	r6, r4, r6
 8000f68:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e736      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7c:	0c01      	lsrs	r1, r0, #16
 8000f7e:	4614      	mov	r4, r2
 8000f80:	b280      	uxth	r0, r0
 8000f82:	4696      	mov	lr, r2
 8000f84:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f88:	2620      	movs	r6, #32
 8000f8a:	4690      	mov	r8, r2
 8000f8c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f90:	4610      	mov	r0, r2
 8000f92:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f96:	eba3 0308 	sub.w	r3, r3, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e74b      	b.n	8000e38 <__udivmoddi4+0xf4>
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	f1c6 0320 	rsb	r3, r6, #32
 8000fa6:	fa01 f206 	lsl.w	r2, r1, r6
 8000faa:	fa21 f803 	lsr.w	r8, r1, r3
 8000fae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fb2:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb6:	b2bc      	uxth	r4, r7
 8000fb8:	40b0      	lsls	r0, r6
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	0c02      	lsrs	r2, r0, #16
 8000fbe:	0c19      	lsrs	r1, r3, #16
 8000fc0:	b280      	uxth	r0, r0
 8000fc2:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fc6:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fca:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fce:	fb09 f804 	mul.w	r8, r9, r4
 8000fd2:	4588      	cmp	r8, r1
 8000fd4:	d951      	bls.n	800107a <__udivmoddi4+0x336>
 8000fd6:	1879      	adds	r1, r7, r1
 8000fd8:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fdc:	bf2c      	ite	cs
 8000fde:	f04f 0a01 	movcs.w	sl, #1
 8000fe2:	f04f 0a00 	movcc.w	sl, #0
 8000fe6:	4588      	cmp	r8, r1
 8000fe8:	d902      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000fea:	f1ba 0f00 	cmp.w	sl, #0
 8000fee:	d031      	beq.n	8001054 <__udivmoddi4+0x310>
 8000ff0:	eba1 0108 	sub.w	r1, r1, r8
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	fb0e 1119 	mls	r1, lr, r9, r1
 8001000:	b29b      	uxth	r3, r3
 8001002:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001006:	4543      	cmp	r3, r8
 8001008:	d235      	bcs.n	8001076 <__udivmoddi4+0x332>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001010:	bf2c      	ite	cs
 8001012:	f04f 0a01 	movcs.w	sl, #1
 8001016:	f04f 0a00 	movcc.w	sl, #0
 800101a:	4543      	cmp	r3, r8
 800101c:	d2bb      	bcs.n	8000f96 <__udivmoddi4+0x252>
 800101e:	f1ba 0f00 	cmp.w	sl, #0
 8001022:	d1b8      	bne.n	8000f96 <__udivmoddi4+0x252>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443b      	add	r3, r7
 800102a:	e7b4      	b.n	8000f96 <__udivmoddi4+0x252>
 800102c:	1a84      	subs	r4, r0, r2
 800102e:	eb68 0203 	sbc.w	r2, r8, r3
 8001032:	2001      	movs	r0, #1
 8001034:	4696      	mov	lr, r2
 8001036:	e6eb      	b.n	8000e10 <__udivmoddi4+0xcc>
 8001038:	443a      	add	r2, r7
 800103a:	f1a8 0802 	sub.w	r8, r8, #2
 800103e:	e72b      	b.n	8000e98 <__udivmoddi4+0x154>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e710      	b.n	8000e6a <__udivmoddi4+0x126>
 8001048:	3902      	subs	r1, #2
 800104a:	443b      	add	r3, r7
 800104c:	e6a9      	b.n	8000da2 <__udivmoddi4+0x5e>
 800104e:	443a      	add	r2, r7
 8001050:	3802      	subs	r0, #2
 8001052:	e6be      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8001054:	eba7 0808 	sub.w	r8, r7, r8
 8001058:	f1a9 0c02 	sub.w	ip, r9, #2
 800105c:	4441      	add	r1, r8
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	e7c9      	b.n	8000ffc <__udivmoddi4+0x2b8>
 8001068:	f1ae 0e02 	sub.w	lr, lr, #2
 800106c:	443c      	add	r4, r7
 800106e:	e744      	b.n	8000efa <__udivmoddi4+0x1b6>
 8001070:	3b02      	subs	r3, #2
 8001072:	443c      	add	r4, r7
 8001074:	e75e      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8001076:	4649      	mov	r1, r9
 8001078:	e78d      	b.n	8000f96 <__udivmoddi4+0x252>
 800107a:	eba1 0108 	sub.w	r1, r1, r8
 800107e:	46cc      	mov	ip, r9
 8001080:	fbb1 f9fe 	udiv	r9, r1, lr
 8001084:	fb09 f804 	mul.w	r8, r9, r4
 8001088:	e7b8      	b.n	8000ffc <__udivmoddi4+0x2b8>
 800108a:	bf00      	nop

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001096:	463b      	mov	r3, r7
 8001098:	2220      	movs	r2, #32
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f00b f910 	bl	800c2c2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001154 <MX_ADC1_Init+0xc4>)
 80010a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80010a8:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80010ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b6:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010bc:	4b24      	ldr	r3, [pc, #144]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010c2:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010c4:	2204      	movs	r2, #4
 80010c6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ce:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010da:	4b1d      	ldr	r3, [pc, #116]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ee:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80010f6:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010fc:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001102:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001104:	2200      	movs	r2, #0
 8001106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800110a:	4811      	ldr	r0, [pc, #68]	@ (8001150 <MX_ADC1_Init+0xc0>)
 800110c:	f001 f8d0 	bl	80022b0 <HAL_ADC_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001116:	f000 fa0b 	bl	8001530 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_ADC1_Init+0xc8>)
 800111c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800111e:	2306      	movs	r3, #6
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001126:	237f      	movs	r3, #127	@ 0x7f
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112a:	2304      	movs	r3, #4
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001132:	463b      	mov	r3, r7
 8001134:	4619      	mov	r1, r3
 8001136:	4806      	ldr	r0, [pc, #24]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001138:	f001 fbe2 	bl	8002900 <HAL_ADC_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001142:	f000 f9f5 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200001f0 	.word	0x200001f0
 8001154:	42028000 	.word	0x42028000
 8001158:	0c900008 	.word	0x0c900008

0800115c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b0cc      	sub	sp, #304	@ 0x130
 8001160:	af00      	add	r7, sp, #0
 8001162:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001166:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800116a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800117c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001180:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001184:	4618      	mov	r0, r3
 8001186:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800118a:	461a      	mov	r2, r3
 800118c:	2100      	movs	r1, #0
 800118e:	f00b f898 	bl	800c2c2 <memset>
  if(adcHandle->Instance==ADC1)
 8001192:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001196:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a30      	ldr	r2, [pc, #192]	@ (8001260 <HAL_ADC_MspInit+0x104>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d157      	bne.n	8001254 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80011a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011a8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80011ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80011b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011bc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011c0:	2200      	movs	r2, #0
 80011c2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	4618      	mov	r0, r3
 80011cc:	f003 fb92 	bl	80048f4 <HAL_RCCEx_PeriphCLKConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80011d6:	f000 f9ab 	bl	8001530 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011da:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011e0:	4a20      	ldr	r2, [pc, #128]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011f0:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 80011f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011f8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001202:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001206:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800120a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800120e:	4a15      	ldr	r2, [pc, #84]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800121a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800121e:	f003 0201 	and.w	r2, r3, #1
 8001222:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001226:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001230:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001234:	681b      	ldr	r3, [r3, #0]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001236:	2340      	movs	r3, #64	@ 0x40
 8001238:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123c:	2303      	movs	r3, #3
 800123e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800124c:	4619      	mov	r1, r3
 800124e:	4806      	ldr	r0, [pc, #24]	@ (8001268 <HAL_ADC_MspInit+0x10c>)
 8001250:	f002 fa68 	bl	8003724 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001254:	bf00      	nop
 8001256:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	42028000 	.word	0x42028000
 8001264:	44020c00 	.word	0x44020c00
 8001268:	42020000 	.word	0x42020000

0800126c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <MX_GPIO_Init+0x50>)
 8001274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001278:	4a10      	ldr	r2, [pc, #64]	@ (80012bc <MX_GPIO_Init+0x50>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <MX_GPIO_Init+0x50>)
 8001284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001290:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <MX_GPIO_Init+0x50>)
 8001292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001296:	4a09      	ldr	r2, [pc, #36]	@ (80012bc <MX_GPIO_Init+0x50>)
 8001298:	f043 0308 	orr.w	r3, r3, #8
 800129c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <MX_GPIO_Init+0x50>)
 80012a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	603b      	str	r3, [r7, #0]
 80012ac:	683b      	ldr	r3, [r7, #0]

}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	44020c00 	.word	0x44020c00

080012c0 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80012c4:	f002 fb8c 	bl	80039e0 <HAL_ICACHE_Enable>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80012ce:	f000 f92f 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <calculaTemperatura>:
 * 	3. Converter o valor para tenso (V)
 *	4. Efetuar o clculo para converter para C (PROCESS VALUE)
 *	5. Para evitar valores discrepantes, ser feito uma mdia de 10 leituras
 */

float calculaTemperatura(){
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0

	float tensaoLM35 = 0.0f;
 80012de:	f04f 0300 	mov.w	r3, #0
 80012e2:	607b      	str	r3, [r7, #4]

	for(int i = 0; i < NUM_MEDICOES; i++){
 80012e4:	2300      	movs	r3, #0
 80012e6:	603b      	str	r3, [r7, #0]
 80012e8:	e017      	b.n	800131a <calculaTemperatura+0x42>

		HAL_ADC_Start(&hadc1);
 80012ea:	481a      	ldr	r0, [pc, #104]	@ (8001354 <calculaTemperatura+0x7c>)
 80012ec:	f001 f934 	bl	8002558 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, ADC_1_TIMEOUT);
 80012f0:	210a      	movs	r1, #10
 80012f2:	4818      	ldr	r0, [pc, #96]	@ (8001354 <calculaTemperatura+0x7c>)
 80012f4:	f001 fa1e 	bl	8002734 <HAL_ADC_PollForConversion>
		tensaoLM35 += ADCtoVolts(&hadc1);
 80012f8:	4816      	ldr	r0, [pc, #88]	@ (8001354 <calculaTemperatura+0x7c>)
 80012fa:	f000 f831 	bl	8001360 <ADCtoVolts>
 80012fe:	eeb0 7a40 	vmov.f32	s14, s0
 8001302:	edd7 7a01 	vldr	s15, [r7, #4]
 8001306:	ee77 7a87 	vadd.f32	s15, s15, s14
 800130a:	edc7 7a01 	vstr	s15, [r7, #4]

		HAL_ADC_Stop(&hadc1);
 800130e:	4811      	ldr	r0, [pc, #68]	@ (8001354 <calculaTemperatura+0x7c>)
 8001310:	f001 f9dc 	bl	80026cc <HAL_ADC_Stop>
	for(int i = 0; i < NUM_MEDICOES; i++){
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	3301      	adds	r3, #1
 8001318:	603b      	str	r3, [r7, #0]
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	2b09      	cmp	r3, #9
 800131e:	dde4      	ble.n	80012ea <calculaTemperatura+0x12>
	}

	tensaoLM35 = tensaoLM35 / NUM_MEDICOES;
 8001320:	ed97 7a01 	vldr	s14, [r7, #4]
 8001324:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001328:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800132c:	edc7 7a01 	vstr	s15, [r7, #4]

	temperaturaAtual = tensaoLM35 * FATOR_CONVERSAO_LM35_VOLS;
 8001330:	edd7 7a01 	vldr	s15, [r7, #4]
 8001334:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001358 <calculaTemperatura+0x80>
 8001338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133c:	4b07      	ldr	r3, [pc, #28]	@ (800135c <calculaTemperatura+0x84>)
 800133e:	edc3 7a00 	vstr	s15, [r3]

	return temperaturaAtual;
 8001342:	4b06      	ldr	r3, [pc, #24]	@ (800135c <calculaTemperatura+0x84>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	ee07 3a90 	vmov	s15, r3

}
 800134a:	eeb0 0a67 	vmov.f32	s0, s15
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200001f0 	.word	0x200001f0
 8001358:	42c80000 	.word	0x42c80000
 800135c:	20000258 	.word	0x20000258

08001360 <ADCtoVolts>:
 * 	  Helper da funo float calculaTemperatura();
 * 	  Basicamente dar um GetValue no canal de AD e
 * 	  Retornar o valor em volts
 */

float ADCtoVolts(ADC_HandleTypeDef *adc_channel){
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]

	float tensaoCalculada = 0;
 8001368:	f04f 0300 	mov.w	r3, #0
 800136c:	60fb      	str	r3, [r7, #12]
	valorLidoAD = HAL_ADC_GetValue(adc_channel);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f001 fab8 	bl	80028e4 <HAL_ADC_GetValue>
 8001374:	4603      	mov	r3, r0
 8001376:	4a16      	ldr	r2, [pc, #88]	@ (80013d0 <ADCtoVolts+0x70>)
 8001378:	6013      	str	r3, [r2, #0]

	tensaoCalculada = (valorLidoAD * TENSAO_REFERENCIA_AD) / RESOLUCAO_ADC_LM35;
 800137a:	4b15      	ldr	r3, [pc, #84]	@ (80013d0 <ADCtoVolts+0x70>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff f8d0 	bl	8000524 <__aeabi_ui2d>
 8001384:	a30e      	add	r3, pc, #56	@ (adr r3, 80013c0 <ADCtoVolts+0x60>)
 8001386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138a:	f7ff f945 	bl	8000618 <__aeabi_dmul>
 800138e:	4602      	mov	r2, r0
 8001390:	460b      	mov	r3, r1
 8001392:	4610      	mov	r0, r2
 8001394:	4619      	mov	r1, r3
 8001396:	a30c      	add	r3, pc, #48	@ (adr r3, 80013c8 <ADCtoVolts+0x68>)
 8001398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139c:	f7ff fa66 	bl	800086c <__aeabi_ddiv>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4610      	mov	r0, r2
 80013a6:	4619      	mov	r1, r3
 80013a8:	f7ff fc2e 	bl	8000c08 <__aeabi_d2f>
 80013ac:	4603      	mov	r3, r0
 80013ae:	60fb      	str	r3, [r7, #12]

	return tensaoCalculada;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	ee07 3a90 	vmov	s15, r3
}
 80013b6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ba:	3710      	adds	r7, #16
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	66666666 	.word	0x66666666
 80013c4:	400a6666 	.word	0x400a6666
 80013c8:	00000000 	.word	0x00000000
 80013cc:	40affe00 	.word	0x40affe00
 80013d0:	2000025c 	.word	0x2000025c

080013d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b088      	sub	sp, #32
 80013d8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013da:	f000 fbe7 	bl	8001bac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013de:	f000 f835 	bl	800144c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013e2:	f7ff ff43 	bl	800126c <MX_GPIO_Init>
  MX_ADC1_Init();
 80013e6:	f7ff fe53 	bl	8001090 <MX_ADC1_Init>
  MX_ICACHE_Init();
 80013ea:	f7ff ff69 	bl	80012c0 <MX_ICACHE_Init>
  MX_USART3_UART_Init();
 80013ee:	f000 fad9 	bl	80019a4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  nextion_init();
 80013f2:	f000 f8a3 	bl	800153c <nextion_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(2000);
 80013f6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013fa:	f000 fc95 	bl	8001d28 <HAL_Delay>
	  calculaTemperatura();
 80013fe:	f7ff ff6b 	bl	80012d8 <calculaTemperatura>

	  memset(buffer_temperatura, 0, sizeof(buffer_temperatura));
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	2214      	movs	r2, #20
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f00a ff5a 	bl	800c2c2 <memset>

	  snprintf(buffer_temperatura, sizeof(buffer_temperatura), "%.2f", temperaturaAtual);
 800140e:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <main+0x6c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff f8a8 	bl	8000568 <__aeabi_f2d>
 8001418:	4602      	mov	r2, r0
 800141a:	460b      	mov	r3, r1
 800141c:	1d38      	adds	r0, r7, #4
 800141e:	e9cd 2300 	strd	r2, r3, [sp]
 8001422:	4a08      	ldr	r2, [pc, #32]	@ (8001444 <main+0x70>)
 8001424:	2114      	movs	r1, #20
 8001426:	f00a feb1 	bl	800c18c <sniprintf>

	  nextion_set_component_text(CAIXA_TEXTO_PV, buffer_temperatura);
 800142a:	1d3b      	adds	r3, r7, #4
 800142c:	4619      	mov	r1, r3
 800142e:	4806      	ldr	r0, [pc, #24]	@ (8001448 <main+0x74>)
 8001430:	f000 f926 	bl	8001680 <nextion_set_component_text>

	  HAL_Delay(2000);
 8001434:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001438:	f000 fc76 	bl	8001d28 <HAL_Delay>
	  HAL_Delay(2000);
 800143c:	bf00      	nop
 800143e:	e7da      	b.n	80013f6 <main+0x22>
 8001440:	20000258 	.word	0x20000258
 8001444:	0800fad0 	.word	0x0800fad0
 8001448:	0800fad8 	.word	0x0800fad8

0800144c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b09c      	sub	sp, #112	@ 0x70
 8001450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001452:	f107 0320 	add.w	r3, r7, #32
 8001456:	2250      	movs	r2, #80	@ 0x50
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f00a ff31 	bl	800c2c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001460:	f107 0308 	add.w	r3, r7, #8
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
 8001470:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001472:	4b2d      	ldr	r3, [pc, #180]	@ (8001528 <SystemClock_Config+0xdc>)
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	4a2c      	ldr	r2, [pc, #176]	@ (8001528 <SystemClock_Config+0xdc>)
 8001478:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800147c:	6113      	str	r3, [r2, #16]
 800147e:	4b2a      	ldr	r3, [pc, #168]	@ (8001528 <SystemClock_Config+0xdc>)
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800148a:	bf00      	nop
 800148c:	4b26      	ldr	r3, [pc, #152]	@ (8001528 <SystemClock_Config+0xdc>)
 800148e:	695b      	ldr	r3, [r3, #20]
 8001490:	f003 0308 	and.w	r3, r3, #8
 8001494:	2b08      	cmp	r3, #8
 8001496:	d1f9      	bne.n	800148c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8001498:	2310      	movs	r3, #16
 800149a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 800149c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80014a2:	2320      	movs	r3, #32
 80014a4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a6:	2302      	movs	r3, #2
 80014a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 80014aa:	2302      	movs	r3, #2
 80014ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 80014b2:	237d      	movs	r3, #125	@ 0x7d
 80014b4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80014b6:	2302      	movs	r3, #2
 80014b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014be:	2302      	movs	r3, #2
 80014c0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80014c2:	2308      	movs	r3, #8
 80014c4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80014c6:	2300      	movs	r3, #0
 80014c8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ce:	f107 0320 	add.w	r3, r7, #32
 80014d2:	4618      	mov	r0, r3
 80014d4:	f002 fa94 	bl	8003a00 <HAL_RCC_OscConfig>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80014de:	f000 f827 	bl	8001530 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e2:	231f      	movs	r3, #31
 80014e4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014e6:	2303      	movs	r3, #3
 80014e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014fa:	f107 0308 	add.w	r3, r7, #8
 80014fe:	2105      	movs	r1, #5
 8001500:	4618      	mov	r0, r3
 8001502:	f002 feb5 	bl	8004270 <HAL_RCC_ClockConfig>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800150c:	f000 f810 	bl	8001530 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <SystemClock_Config+0xe0>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001518:	4a04      	ldr	r2, [pc, #16]	@ (800152c <SystemClock_Config+0xe0>)
 800151a:	f043 0320 	orr.w	r3, r3, #32
 800151e:	6013      	str	r3, [r2, #0]
}
 8001520:	bf00      	nop
 8001522:	3770      	adds	r7, #112	@ 0x70
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	44020800 	.word	0x44020800
 800152c:	40022000 	.word	0x40022000

08001530 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001534:	b672      	cpsid	i
}
 8001536:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <Error_Handler+0x8>

0800153c <nextion_init>:

nextion_ihm_t nextion_ihm;

// inicializa a interface, deve ser chamada antes do envio de comandos.
void nextion_init()
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 8001540:	2280      	movs	r2, #128	@ 0x80
 8001542:	4909      	ldr	r1, [pc, #36]	@ (8001568 <nextion_init+0x2c>)
 8001544:	4809      	ldr	r0, [pc, #36]	@ (800156c <nextion_init+0x30>)
 8001546:	f009 fe4c 	bl	800b1e2 <HAL_UARTEx_ReceiveToIdle_IT>
			sizeof(nextion_rx_buffer));

	nextion_ihm.active_page = -1;
 800154a:	4b09      	ldr	r3, [pc, #36]	@ (8001570 <nextion_init+0x34>)
 800154c:	22ff      	movs	r2, #255	@ 0xff
 800154e:	701a      	strb	r2, [r3, #0]
	nextion_ihm.touch_event.component_id = -1;
 8001550:	4b07      	ldr	r3, [pc, #28]	@ (8001570 <nextion_init+0x34>)
 8001552:	22ff      	movs	r2, #255	@ 0xff
 8001554:	709a      	strb	r2, [r3, #2]
	nextion_ihm.touch_event.event_type = -1;
 8001556:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <nextion_init+0x34>)
 8001558:	22ff      	movs	r2, #255	@ 0xff
 800155a:	70da      	strb	r2, [r3, #3]
	nextion_ihm.touch_event.page_id = -1;
 800155c:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <nextion_init+0x34>)
 800155e:	22ff      	movs	r2, #255	@ 0xff
 8001560:	705a      	strb	r2, [r3, #1]
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000260 	.word	0x20000260
 800156c:	200002e8 	.word	0x200002e8
 8001570:	200002e0 	.word	0x200002e0

08001574 <nex_send_cmd>:

// envia comandos para a ihm, coloca o terminador ff ff ff de forma automtica ao final do comando.
void nex_send_cmd(const char *cmd)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(NX_UART, (uint8_t*) cmd, strlen(cmd), HAL_MAX_DELAY);
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7fe fe87 	bl	8000290 <strlen>
 8001582:	4603      	mov	r3, r0
 8001584:	b29a      	uxth	r2, r3
 8001586:	f04f 33ff 	mov.w	r3, #4294967295
 800158a:	6879      	ldr	r1, [r7, #4]
 800158c:	480d      	ldr	r0, [pc, #52]	@ (80015c4 <nex_send_cmd+0x50>)
 800158e:	f008 fa59 	bl	8009a44 <HAL_UART_Transmit>
	const uint8_t t[3] =
 8001592:	4a0d      	ldr	r2, [pc, #52]	@ (80015c8 <nex_send_cmd+0x54>)
 8001594:	f107 030c 	add.w	r3, r7, #12
 8001598:	6812      	ldr	r2, [r2, #0]
 800159a:	4611      	mov	r1, r2
 800159c:	8019      	strh	r1, [r3, #0]
 800159e:	3302      	adds	r3, #2
 80015a0:	0c12      	lsrs	r2, r2, #16
 80015a2:	701a      	strb	r2, [r3, #0]
	{ 0xFF, 0xFF, 0xFF };
	HAL_UART_Transmit(NX_UART, t, 3, HAL_MAX_DELAY);
 80015a4:	f107 010c 	add.w	r1, r7, #12
 80015a8:	f04f 33ff 	mov.w	r3, #4294967295
 80015ac:	2203      	movs	r2, #3
 80015ae:	4805      	ldr	r0, [pc, #20]	@ (80015c4 <nex_send_cmd+0x50>)
 80015b0:	f008 fa48 	bl	8009a44 <HAL_UART_Transmit>
    HAL_Delay(1);
 80015b4:	2001      	movs	r0, #1
 80015b6:	f000 fbb7 	bl	8001d28 <HAL_Delay>
}
 80015ba:	bf00      	nop
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200002e8 	.word	0x200002e8
 80015c8:	0800fadc 	.word	0x0800fadc

080015cc <HAL_UARTEx_RxEventCallback>:
	nex_send_cmd("sendme");
}

// quando chegam novos dados na serial, este callback  chamado, os dados so processados, e o callback  reiniciado para permitir novas recepes
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	460b      	mov	r3, r1
 80015d6:	807b      	strh	r3, [r7, #2]
	// garante que a origem foi a ihm
	if (huart->Instance == NEXTION_UART.Instance && Size > 0)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001608 <HAL_UARTEx_RxEventCallback+0x3c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d10c      	bne.n	80015fe <HAL_UARTEx_RxEventCallback+0x32>
 80015e4:	887b      	ldrh	r3, [r7, #2]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d009      	beq.n	80015fe <HAL_UARTEx_RxEventCallback+0x32>
	{
		// Processa os dados recebidos
		nextion_parse_command(nextion_rx_buffer, Size);
 80015ea:	887b      	ldrh	r3, [r7, #2]
 80015ec:	4619      	mov	r1, r3
 80015ee:	4807      	ldr	r0, [pc, #28]	@ (800160c <HAL_UARTEx_RxEventCallback+0x40>)
 80015f0:	f000 f80e 	bl	8001610 <nextion_parse_command>

		//  IMPORTANTE: Reinicia a recepo 
		HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 80015f4:	2280      	movs	r2, #128	@ 0x80
 80015f6:	4905      	ldr	r1, [pc, #20]	@ (800160c <HAL_UARTEx_RxEventCallback+0x40>)
 80015f8:	4803      	ldr	r0, [pc, #12]	@ (8001608 <HAL_UARTEx_RxEventCallback+0x3c>)
 80015fa:	f009 fdf2 	bl	800b1e2 <HAL_UARTEx_ReceiveToIdle_IT>
				sizeof(nextion_rx_buffer));
	}
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	200002e8 	.word	0x200002e8
 800160c:	20000260 	.word	0x20000260

08001610 <nextion_parse_command>:

// Funo para processar comandos Nextion
void nextion_parse_command(uint8_t *data, uint16_t size)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	460b      	mov	r3, r1
 800161a:	807b      	strh	r3, [r7, #2]
	if (size < 1)
 800161c:	887b      	ldrh	r3, [r7, #2]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d021      	beq.n	8001666 <nextion_parse_command+0x56>
		return;

	uint8_t command = data[0]; //primeiro byte  sempre o comando
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	73fb      	strb	r3, [r7, #15]
	// consultar: https://wiki.iteadstudio.com/Nextion_Instruction_Set#page:_Refresh_page
	// para obter a lista de comandos validos

	switch (command)
 8001628:	7bfb      	ldrb	r3, [r7, #15]
 800162a:	2b65      	cmp	r3, #101	@ 0x65
 800162c:	d00b      	beq.n	8001646 <nextion_parse_command+0x36>
 800162e:	2b66      	cmp	r3, #102	@ 0x66
 8001630:	d11e      	bne.n	8001670 <nextion_parse_command+0x60>
	{
	case 0x66: //pagina atual - estrutura: 0x66 + Page ID
	{
		if (size >= 2)
 8001632:	887b      	ldrh	r3, [r7, #2]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d918      	bls.n	800166a <nextion_parse_command+0x5a>
		{
			nextion_ihm.active_page = data[1];
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3301      	adds	r3, #1
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	b25a      	sxtb	r2, r3
 8001640:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <nextion_parse_command+0x6c>)
 8001642:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001644:	e011      	b.n	800166a <nextion_parse_command+0x5a>
	}
	case 0x65: //// Touch Event - estrutura: 0x65 + Page ID + Component ID + Event (0x01 press, 0x00 release)
	{
		if (size >= 2)
 8001646:	887b      	ldrh	r3, [r7, #2]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d910      	bls.n	800166e <nextion_parse_command+0x5e>
		{
			nextion_ihm.touch_event.page_id = data[1];
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	785a      	ldrb	r2, [r3, #1]
 8001650:	4b0a      	ldr	r3, [pc, #40]	@ (800167c <nextion_parse_command+0x6c>)
 8001652:	705a      	strb	r2, [r3, #1]
			nextion_ihm.touch_event.component_id = data[2];
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	789a      	ldrb	r2, [r3, #2]
 8001658:	4b08      	ldr	r3, [pc, #32]	@ (800167c <nextion_parse_command+0x6c>)
 800165a:	709a      	strb	r2, [r3, #2]
			nextion_ihm.touch_event.event_type = data[1];
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	785a      	ldrb	r2, [r3, #1]
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <nextion_parse_command+0x6c>)
 8001662:	70da      	strb	r2, [r3, #3]
		}
		break;
 8001664:	e003      	b.n	800166e <nextion_parse_command+0x5e>
		return;
 8001666:	bf00      	nop
 8001668:	e002      	b.n	8001670 <nextion_parse_command+0x60>
		break;
 800166a:	bf00      	nop
 800166c:	e000      	b.n	8001670 <nextion_parse_command+0x60>
		break;
 800166e:	bf00      	nop
	}

	}
}
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	200002e0 	.word	0x200002e0

08001680 <nextion_set_component_text>:
	snprintf(cmd, sizeof(cmd), "%s.bco=%lu", page_name, value);
	nex_send_cmd(cmd);
}

void nextion_set_component_text(const char *component, const char *text)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b092      	sub	sp, #72	@ 0x48
 8001684:	af02      	add	r7, sp, #8
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
	char cmd[50];
	snprintf(cmd, sizeof(cmd), "%s.txt=\"%s\"", component, text);
 800168a:	f107 000c 	add.w	r0, r7, #12
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a06      	ldr	r2, [pc, #24]	@ (80016b0 <nextion_set_component_text+0x30>)
 8001696:	2132      	movs	r1, #50	@ 0x32
 8001698:	f00a fd78 	bl	800c18c <sniprintf>
	nex_send_cmd(cmd);
 800169c:	f107 030c 	add.w	r3, r7, #12
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ff67 	bl	8001574 <nex_send_cmd>
}
 80016a6:	bf00      	nop
 80016a8:	3740      	adds	r7, #64	@ 0x40
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	0800fb14 	.word	0x0800fb14

080016b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016c6:	bf00      	nop
 80016c8:	e7fd      	b.n	80016c6 <NMI_Handler+0x4>

080016ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ce:	bf00      	nop
 80016d0:	e7fd      	b.n	80016ce <HardFault_Handler+0x4>

080016d2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d6:	bf00      	nop
 80016d8:	e7fd      	b.n	80016d6 <MemManage_Handler+0x4>

080016da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016da:	b480      	push	{r7}
 80016dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016de:	bf00      	nop
 80016e0:	e7fd      	b.n	80016de <BusFault_Handler+0x4>

080016e2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e2:	b480      	push	{r7}
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e6:	bf00      	nop
 80016e8:	e7fd      	b.n	80016e6 <UsageFault_Handler+0x4>

080016ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr

08001706 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001706:	b480      	push	{r7}
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001718:	f000 fae6 	bl	8001ce8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}

08001720 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  return 1;
 8001724:	2301      	movs	r3, #1
}
 8001726:	4618      	mov	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <_kill>:

int _kill(int pid, int sig)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800173a:	f00a fe15 	bl	800c368 <__errno>
 800173e:	4603      	mov	r3, r0
 8001740:	2216      	movs	r2, #22
 8001742:	601a      	str	r2, [r3, #0]
  return -1;
 8001744:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001748:	4618      	mov	r0, r3
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <_exit>:

void _exit (int status)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001758:	f04f 31ff 	mov.w	r1, #4294967295
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f7ff ffe7 	bl	8001730 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001762:	bf00      	nop
 8001764:	e7fd      	b.n	8001762 <_exit+0x12>

08001766 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b086      	sub	sp, #24
 800176a:	af00      	add	r7, sp, #0
 800176c:	60f8      	str	r0, [r7, #12]
 800176e:	60b9      	str	r1, [r7, #8]
 8001770:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	e00a      	b.n	800178e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001778:	f3af 8000 	nop.w
 800177c:	4601      	mov	r1, r0
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	1c5a      	adds	r2, r3, #1
 8001782:	60ba      	str	r2, [r7, #8]
 8001784:	b2ca      	uxtb	r2, r1
 8001786:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	3301      	adds	r3, #1
 800178c:	617b      	str	r3, [r7, #20]
 800178e:	697a      	ldr	r2, [r7, #20]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	429a      	cmp	r2, r3
 8001794:	dbf0      	blt.n	8001778 <_read+0x12>
  }

  return len;
 8001796:	687b      	ldr	r3, [r7, #4]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	e009      	b.n	80017c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	1c5a      	adds	r2, r3, #1
 80017b6:	60ba      	str	r2, [r7, #8]
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	3301      	adds	r3, #1
 80017c4:	617b      	str	r3, [r7, #20]
 80017c6:	697a      	ldr	r2, [r7, #20]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	dbf1      	blt.n	80017b2 <_write+0x12>
  }
  return len;
 80017ce:	687b      	ldr	r3, [r7, #4]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3718      	adds	r7, #24
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <_close>:

int _close(int file)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001800:	605a      	str	r2, [r3, #4]
  return 0;
 8001802:	2300      	movs	r3, #0
}
 8001804:	4618      	mov	r0, r3
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <_isatty>:

int _isatty(int file)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001818:	2301      	movs	r3, #1
}
 800181a:	4618      	mov	r0, r3
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001826:	b480      	push	{r7}
 8001828:	b085      	sub	sp, #20
 800182a:	af00      	add	r7, sp, #0
 800182c:	60f8      	str	r0, [r7, #12]
 800182e:	60b9      	str	r1, [r7, #8]
 8001830:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	3714      	adds	r7, #20
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001848:	4a14      	ldr	r2, [pc, #80]	@ (800189c <_sbrk+0x5c>)
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <_sbrk+0x60>)
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001854:	4b13      	ldr	r3, [pc, #76]	@ (80018a4 <_sbrk+0x64>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d102      	bne.n	8001862 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800185c:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <_sbrk+0x64>)
 800185e:	4a12      	ldr	r2, [pc, #72]	@ (80018a8 <_sbrk+0x68>)
 8001860:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001862:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <_sbrk+0x64>)
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4413      	add	r3, r2
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	429a      	cmp	r2, r3
 800186e:	d207      	bcs.n	8001880 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001870:	f00a fd7a 	bl	800c368 <__errno>
 8001874:	4603      	mov	r3, r0
 8001876:	220c      	movs	r2, #12
 8001878:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800187a:	f04f 33ff 	mov.w	r3, #4294967295
 800187e:	e009      	b.n	8001894 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001880:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <_sbrk+0x64>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001886:	4b07      	ldr	r3, [pc, #28]	@ (80018a4 <_sbrk+0x64>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4413      	add	r3, r2
 800188e:	4a05      	ldr	r2, [pc, #20]	@ (80018a4 <_sbrk+0x64>)
 8001890:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001892:	68fb      	ldr	r3, [r7, #12]
}
 8001894:	4618      	mov	r0, r3
 8001896:	3718      	adds	r7, #24
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	200a0000 	.word	0x200a0000
 80018a0:	00000400 	.word	0x00000400
 80018a4:	200002e4 	.word	0x200002e4
 80018a8:	200004d0 	.word	0x200004d0

080018ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80018b2:	4b35      	ldr	r3, [pc, #212]	@ (8001988 <SystemInit+0xdc>)
 80018b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018b8:	4a33      	ldr	r2, [pc, #204]	@ (8001988 <SystemInit+0xdc>)
 80018ba:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018be:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80018c2:	4b32      	ldr	r3, [pc, #200]	@ (800198c <SystemInit+0xe0>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80018c8:	4b30      	ldr	r3, [pc, #192]	@ (800198c <SystemInit+0xe0>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80018ce:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <SystemInit+0xe0>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80018d4:	4b2d      	ldr	r3, [pc, #180]	@ (800198c <SystemInit+0xe0>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	492c      	ldr	r1, [pc, #176]	@ (800198c <SystemInit+0xe0>)
 80018da:	4b2d      	ldr	r3, [pc, #180]	@ (8001990 <SystemInit+0xe4>)
 80018dc:	4013      	ands	r3, r2
 80018de:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80018e0:	4b2a      	ldr	r3, [pc, #168]	@ (800198c <SystemInit+0xe0>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80018e6:	4b29      	ldr	r3, [pc, #164]	@ (800198c <SystemInit+0xe0>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 80018ec:	4b27      	ldr	r3, [pc, #156]	@ (800198c <SystemInit+0xe0>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80018f2:	4b26      	ldr	r3, [pc, #152]	@ (800198c <SystemInit+0xe0>)
 80018f4:	4a27      	ldr	r2, [pc, #156]	@ (8001994 <SystemInit+0xe8>)
 80018f6:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80018f8:	4b24      	ldr	r3, [pc, #144]	@ (800198c <SystemInit+0xe0>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80018fe:	4b23      	ldr	r3, [pc, #140]	@ (800198c <SystemInit+0xe0>)
 8001900:	4a24      	ldr	r2, [pc, #144]	@ (8001994 <SystemInit+0xe8>)
 8001902:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001904:	4b21      	ldr	r3, [pc, #132]	@ (800198c <SystemInit+0xe0>)
 8001906:	2200      	movs	r2, #0
 8001908:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800190a:	4b20      	ldr	r3, [pc, #128]	@ (800198c <SystemInit+0xe0>)
 800190c:	4a21      	ldr	r2, [pc, #132]	@ (8001994 <SystemInit+0xe8>)
 800190e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001910:	4b1e      	ldr	r3, [pc, #120]	@ (800198c <SystemInit+0xe0>)
 8001912:	2200      	movs	r2, #0
 8001914:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001916:	4b1d      	ldr	r3, [pc, #116]	@ (800198c <SystemInit+0xe0>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a1c      	ldr	r2, [pc, #112]	@ (800198c <SystemInit+0xe0>)
 800191c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001920:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001922:	4b1a      	ldr	r3, [pc, #104]	@ (800198c <SystemInit+0xe0>)
 8001924:	2200      	movs	r2, #0
 8001926:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001928:	4b17      	ldr	r3, [pc, #92]	@ (8001988 <SystemInit+0xdc>)
 800192a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800192e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001930:	4b19      	ldr	r3, [pc, #100]	@ (8001998 <SystemInit+0xec>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001938:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001940:	d003      	beq.n	800194a <SystemInit+0x9e>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001948:	d117      	bne.n	800197a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800194a:	4b13      	ldr	r3, [pc, #76]	@ (8001998 <SystemInit+0xec>)
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d005      	beq.n	8001962 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001956:	4b10      	ldr	r3, [pc, #64]	@ (8001998 <SystemInit+0xec>)
 8001958:	4a10      	ldr	r2, [pc, #64]	@ (800199c <SystemInit+0xf0>)
 800195a:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800195c:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <SystemInit+0xec>)
 800195e:	4a10      	ldr	r2, [pc, #64]	@ (80019a0 <SystemInit+0xf4>)
 8001960:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001962:	4b0d      	ldr	r3, [pc, #52]	@ (8001998 <SystemInit+0xec>)
 8001964:	69db      	ldr	r3, [r3, #28]
 8001966:	4a0c      	ldr	r2, [pc, #48]	@ (8001998 <SystemInit+0xec>)
 8001968:	f043 0302 	orr.w	r3, r3, #2
 800196c:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800196e:	4b0a      	ldr	r3, [pc, #40]	@ (8001998 <SystemInit+0xec>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	4a09      	ldr	r2, [pc, #36]	@ (8001998 <SystemInit+0xec>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	61d3      	str	r3, [r2, #28]
  }
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	e000ed00 	.word	0xe000ed00
 800198c:	44020c00 	.word	0x44020c00
 8001990:	eae2eae3 	.word	0xeae2eae3
 8001994:	01010280 	.word	0x01010280
 8001998:	40022000 	.word	0x40022000
 800199c:	08192a3b 	.word	0x08192a3b
 80019a0:	4c5d6e7f 	.word	0x4c5d6e7f

080019a4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019a8:	4b22      	ldr	r3, [pc, #136]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019aa:	4a23      	ldr	r2, [pc, #140]	@ (8001a38 <MX_USART3_UART_Init+0x94>)
 80019ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019ae:	4b21      	ldr	r3, [pc, #132]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019ca:	220c      	movs	r2, #12
 80019cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ce:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d4:	4b17      	ldr	r3, [pc, #92]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019da:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019e0:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019e6:	4b13      	ldr	r3, [pc, #76]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80019ec:	4811      	ldr	r0, [pc, #68]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 80019ee:	f007 ffd9 	bl	80099a4 <HAL_UART_Init>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80019f8:	f7ff fd9a 	bl	8001530 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019fc:	2100      	movs	r1, #0
 80019fe:	480d      	ldr	r0, [pc, #52]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 8001a00:	f009 fb73 	bl	800b0ea <HAL_UARTEx_SetTxFifoThreshold>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001a0a:	f7ff fd91 	bl	8001530 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a0e:	2100      	movs	r1, #0
 8001a10:	4808      	ldr	r0, [pc, #32]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 8001a12:	f009 fba8 	bl	800b166 <HAL_UARTEx_SetRxFifoThreshold>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001a1c:	f7ff fd88 	bl	8001530 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001a20:	4804      	ldr	r0, [pc, #16]	@ (8001a34 <MX_USART3_UART_Init+0x90>)
 8001a22:	f009 fb29 	bl	800b078 <HAL_UARTEx_DisableFifoMode>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001a2c:	f7ff fd80 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	200002e8 	.word	0x200002e8
 8001a38:	40004800 	.word	0x40004800

08001a3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b0cc      	sub	sp, #304	@ 0x130
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a46:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001a4a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a60:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001a64:	4618      	mov	r0, r3
 8001a66:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	f00a fc28 	bl	800c2c2 <memset>
  if(uartHandle->Instance==USART3)
 8001a72:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a76:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a33      	ldr	r2, [pc, #204]	@ (8001b4c <HAL_UART_MspInit+0x110>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d15d      	bne.n	8001b40 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a88:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001a8c:	f04f 0204 	mov.w	r2, #4
 8001a90:	f04f 0300 	mov.w	r3, #0
 8001a94:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001a98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a9c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aa4:	f107 0310 	add.w	r3, r7, #16
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f002 ff23 	bl	80048f4 <HAL_RCCEx_PeriphCLKConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8001ab4:	f7ff fd3c 	bl	8001530 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ab8:	4b25      	ldr	r3, [pc, #148]	@ (8001b50 <HAL_UART_MspInit+0x114>)
 8001aba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001abe:	4a24      	ldr	r2, [pc, #144]	@ (8001b50 <HAL_UART_MspInit+0x114>)
 8001ac0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ac4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001ac8:	4b21      	ldr	r3, [pc, #132]	@ (8001b50 <HAL_UART_MspInit+0x114>)
 8001aca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ace:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8001ad2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001ad6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001ae0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001ae4:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <HAL_UART_MspInit+0x114>)
 8001ae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aec:	4a18      	ldr	r2, [pc, #96]	@ (8001b50 <HAL_UART_MspInit+0x114>)
 8001aee:	f043 0308 	orr.w	r3, r3, #8
 8001af2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001af6:	4b16      	ldr	r3, [pc, #88]	@ (8001b50 <HAL_UART_MspInit+0x114>)
 8001af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001afc:	f003 0208 	and.w	r2, r3, #8
 8001b00:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001b04:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001b0e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001b12:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b14:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b18:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b2e:	2307      	movs	r3, #7
 8001b30:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b34:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4806      	ldr	r0, [pc, #24]	@ (8001b54 <HAL_UART_MspInit+0x118>)
 8001b3c:	f001 fdf2 	bl	8003724 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b40:	bf00      	nop
 8001b42:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40004800 	.word	0x40004800
 8001b50:	44020c00 	.word	0x44020c00
 8001b54:	42020c00 	.word	0x42020c00

08001b58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b58:	480d      	ldr	r0, [pc, #52]	@ (8001b90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b5a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b5c:	f7ff fea6 	bl	80018ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b60:	480c      	ldr	r0, [pc, #48]	@ (8001b94 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b62:	490d      	ldr	r1, [pc, #52]	@ (8001b98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b64:	4a0d      	ldr	r2, [pc, #52]	@ (8001b9c <LoopForever+0xe>)
  movs r3, #0
 8001b66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b68:	e002      	b.n	8001b70 <LoopCopyDataInit>

08001b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6e:	3304      	adds	r3, #4

08001b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b74:	d3f9      	bcc.n	8001b6a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b78:	4c0a      	ldr	r4, [pc, #40]	@ (8001ba4 <LoopForever+0x16>)
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b7c:	e001      	b.n	8001b82 <LoopFillZerobss>

08001b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b80:	3204      	adds	r2, #4

08001b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b84:	d3fb      	bcc.n	8001b7e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001b86:	f00a fbf5 	bl	800c374 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b8a:	f7ff fc23 	bl	80013d4 <main>

08001b8e <LoopForever>:

LoopForever:
    b LoopForever
 8001b8e:	e7fe      	b.n	8001b8e <LoopForever>
  ldr   r0, =_estack
 8001b90:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001b94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b98:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b9c:	0800ffac 	.word	0x0800ffac
  ldr r2, =_sbss
 8001ba0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ba4:	200004cc 	.word	0x200004cc

08001ba8 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ba8:	e7fe      	b.n	8001ba8 <ADC1_IRQHandler>
	...

08001bac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb0:	2003      	movs	r0, #3
 8001bb2:	f001 fce2 	bl	800357a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001bb6:	f002 fd13 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf0 <HAL_Init+0x44>)
 8001bbe:	6a1b      	ldr	r3, [r3, #32]
 8001bc0:	f003 030f 	and.w	r3, r3, #15
 8001bc4:	490b      	ldr	r1, [pc, #44]	@ (8001bf4 <HAL_Init+0x48>)
 8001bc6:	5ccb      	ldrb	r3, [r1, r3]
 8001bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <HAL_Init+0x4c>)
 8001bce:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001bd0:	2004      	movs	r0, #4
 8001bd2:	f001 fd19 	bl	8003608 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bd6:	200f      	movs	r0, #15
 8001bd8:	f000 f810 	bl	8001bfc <HAL_InitTick>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e002      	b.n	8001bec <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001be6:	f7ff fd65 	bl	80016b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	44020c00 	.word	0x44020c00
 8001bf4:	0800fb30 	.word	0x0800fb30
 8001bf8:	20000000 	.word	0x20000000

08001bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001c08:	4b33      	ldr	r3, [pc, #204]	@ (8001cd8 <HAL_InitTick+0xdc>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e05c      	b.n	8001cce <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001c14:	4b31      	ldr	r3, [pc, #196]	@ (8001cdc <HAL_InitTick+0xe0>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	2b04      	cmp	r3, #4
 8001c1e:	d10c      	bne.n	8001c3a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001c20:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce0 <HAL_InitTick+0xe4>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b2c      	ldr	r3, [pc, #176]	@ (8001cd8 <HAL_InitTick+0xdc>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	e037      	b.n	8001caa <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001c3a:	f001 fd3d 	bl	80036b8 <HAL_SYSTICK_GetCLKSourceConfig>
 8001c3e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d023      	beq.n	8001c8e <HAL_InitTick+0x92>
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d82d      	bhi.n	8001ca8 <HAL_InitTick+0xac>
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_InitTick+0x5e>
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d00d      	beq.n	8001c74 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001c58:	e026      	b.n	8001ca8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001c5a:	4b21      	ldr	r3, [pc, #132]	@ (8001ce0 <HAL_InitTick+0xe4>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd8 <HAL_InitTick+0xdc>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	4619      	mov	r1, r3
 8001c64:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001c68:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c70:	60fb      	str	r3, [r7, #12]
        break;
 8001c72:	e01a      	b.n	8001caa <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001c74:	4b18      	ldr	r3, [pc, #96]	@ (8001cd8 <HAL_InitTick+0xdc>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c82:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c8a:	60fb      	str	r3, [r7, #12]
        break;
 8001c8c:	e00d      	b.n	8001caa <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001c8e:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <HAL_InitTick+0xdc>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c98:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c9c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca4:	60fb      	str	r3, [r7, #12]
        break;
 8001ca6:	e000      	b.n	8001caa <HAL_InitTick+0xae>
        break;
 8001ca8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	f001 fc8a 	bl	80035c4 <HAL_SYSTICK_Config>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e009      	b.n	8001cce <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	6879      	ldr	r1, [r7, #4]
 8001cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc2:	f001 fc65 	bl	8003590 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001cc6:	4a07      	ldr	r2, [pc, #28]	@ (8001ce4 <HAL_InitTick+0xe8>)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000008 	.word	0x20000008
 8001cdc:	e000e010 	.word	0xe000e010
 8001ce0:	20000000 	.word	0x20000000
 8001ce4:	20000004 	.word	0x20000004

08001ce8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cec:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <HAL_IncTick+0x20>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <HAL_IncTick+0x24>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	4a04      	ldr	r2, [pc, #16]	@ (8001d0c <HAL_IncTick+0x24>)
 8001cfa:	6013      	str	r3, [r2, #0]
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	20000008 	.word	0x20000008
 8001d0c:	2000037c 	.word	0x2000037c

08001d10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return uwTick;
 8001d14:	4b03      	ldr	r3, [pc, #12]	@ (8001d24 <HAL_GetTick+0x14>)
 8001d16:	681b      	ldr	r3, [r3, #0]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	2000037c 	.word	0x2000037c

08001d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d30:	f7ff ffee 	bl	8001d10 <HAL_GetTick>
 8001d34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d005      	beq.n	8001d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d42:	4b0a      	ldr	r3, [pc, #40]	@ (8001d6c <HAL_Delay+0x44>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	461a      	mov	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d4e:	bf00      	nop
 8001d50:	f7ff ffde 	bl	8001d10 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d8f7      	bhi.n	8001d50 <HAL_Delay+0x28>
  {
  }
}
 8001d60:	bf00      	nop
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000008 	.word	0x20000008

08001d70 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	431a      	orrs	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	609a      	str	r2, [r3, #8]
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
 8001d9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	431a      	orrs	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	609a      	str	r2, [r3, #8]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001de6:	f043 0201 	orr.w	r2, r3, #1
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8001e04:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8001e06:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001e0a:	4a05      	ldr	r2, [pc, #20]	@ (8001e20 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8001e0c:	f043 0301 	orr.w	r3, r3, #1
 8001e10:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	42028000 	.word	0x42028000

08001e24 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b087      	sub	sp, #28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
 8001e30:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	3360      	adds	r3, #96	@ 0x60
 8001e36:	461a      	mov	r2, r3
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4413      	add	r3, r2
 8001e3e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	4b08      	ldr	r3, [pc, #32]	@ (8001e68 <LL_ADC_SetOffset+0x44>)
 8001e46:	4013      	ands	r3, r2
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	430a      	orrs	r2, r1
 8001e52:	4313      	orrs	r3, r2
 8001e54:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e5c:	bf00      	nop
 8001e5e:	371c      	adds	r7, #28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	03fff000 	.word	0x03fff000

08001e6c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	3360      	adds	r3, #96	@ 0x60
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	4413      	add	r3, r2
 8001e82:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b087      	sub	sp, #28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	3360      	adds	r3, #96	@ 0x60
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	4413      	add	r3, r2
 8001eb0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	431a      	orrs	r2, r3
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001ec2:	bf00      	nop
 8001ec4:	371c      	adds	r7, #28
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b087      	sub	sp, #28
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	60f8      	str	r0, [r7, #12]
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	3360      	adds	r3, #96	@ 0x60
 8001ede:	461a      	mov	r2, r3
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001ef8:	bf00      	nop
 8001efa:	371c      	adds	r7, #28
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b087      	sub	sp, #28
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	3360      	adds	r3, #96	@ 0x60
 8001f14:	461a      	mov	r2, r3
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	4413      	add	r3, r2
 8001f1c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	431a      	orrs	r2, r3
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001f2e:	bf00      	nop
 8001f30:	371c      	adds	r7, #28
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr

08001f3a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b083      	sub	sp, #12
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
 8001f42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	615a      	str	r2, [r3, #20]
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f74:	2301      	movs	r3, #1
 8001f76:	e000      	b.n	8001f7a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr

08001f86 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f86:	b480      	push	{r7}
 8001f88:	b087      	sub	sp, #28
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	60f8      	str	r0, [r7, #12]
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	3330      	adds	r3, #48	@ 0x30
 8001f96:	461a      	mov	r2, r3
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	0a1b      	lsrs	r3, r3, #8
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	f003 030c 	and.w	r3, r3, #12
 8001fa2:	4413      	add	r3, r2
 8001fa4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	f003 031f 	and.w	r3, r3, #31
 8001fb0:	211f      	movs	r1, #31
 8001fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	401a      	ands	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	0e9b      	lsrs	r3, r3, #26
 8001fbe:	f003 011f 	and.w	r1, r3, #31
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	f003 031f 	and.w	r3, r3, #31
 8001fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fcc:	431a      	orrs	r2, r3
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001fd2:	bf00      	nop
 8001fd4:	371c      	adds	r7, #28
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b087      	sub	sp, #28
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	60f8      	str	r0, [r7, #12]
 8001fe6:	60b9      	str	r1, [r7, #8]
 8001fe8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	3314      	adds	r3, #20
 8001fee:	461a      	mov	r2, r3
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	0e5b      	lsrs	r3, r3, #25
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	4413      	add	r3, r2
 8001ffc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	0d1b      	lsrs	r3, r3, #20
 8002006:	f003 031f 	and.w	r3, r3, #31
 800200a:	2107      	movs	r1, #7
 800200c:	fa01 f303 	lsl.w	r3, r1, r3
 8002010:	43db      	mvns	r3, r3
 8002012:	401a      	ands	r2, r3
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	0d1b      	lsrs	r3, r3, #20
 8002018:	f003 031f 	and.w	r3, r3, #31
 800201c:	6879      	ldr	r1, [r7, #4]
 800201e:	fa01 f303 	lsl.w	r3, r1, r3
 8002022:	431a      	orrs	r2, r3
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002028:	bf00      	nop
 800202a:	371c      	adds	r7, #28
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800204c:	43db      	mvns	r3, r3
 800204e:	401a      	ands	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f003 0318 	and.w	r3, r3, #24
 8002056:	4908      	ldr	r1, [pc, #32]	@ (8002078 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002058:	40d9      	lsrs	r1, r3
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	400b      	ands	r3, r1
 800205e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002062:	431a      	orrs	r2, r3
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800206a:	bf00      	nop
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	000fffff 	.word	0x000fffff

0800207c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f003 031f 	and.w	r3, r3, #31
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80020c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	6093      	str	r3, [r2, #8]
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80020ec:	d101      	bne.n	80020f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80020ee:	2301      	movs	r3, #1
 80020f0:	e000      	b.n	80020f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002110:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002114:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002138:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800213c:	d101      	bne.n	8002142 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002160:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002164:	f043 0201 	orr.w	r2, r3, #1
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002188:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800218c:	f043 0202 	orr.w	r2, r3, #2
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 0301 	and.w	r3, r3, #1
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d101      	bne.n	80021b8 <LL_ADC_IsEnabled+0x18>
 80021b4:	2301      	movs	r3, #1
 80021b6:	e000      	b.n	80021ba <LL_ADC_IsEnabled+0x1a>
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80021c6:	b480      	push	{r7}
 80021c8:	b083      	sub	sp, #12
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d101      	bne.n	80021de <LL_ADC_IsDisableOngoing+0x18>
 80021da:	2301      	movs	r3, #1
 80021dc:	e000      	b.n	80021e0 <LL_ADC_IsDisableOngoing+0x1a>
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002200:	f043 0204 	orr.w	r2, r3, #4
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002224:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002228:	f043 0210 	orr.w	r2, r3, #16
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	2b04      	cmp	r3, #4
 800224e:	d101      	bne.n	8002254 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002250:	2301      	movs	r3, #1
 8002252:	e000      	b.n	8002256 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002272:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002276:	f043 0220 	orr.w	r2, r3, #32
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b08      	cmp	r3, #8
 800229c:	d101      	bne.n	80022a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800229e:	2301      	movs	r3, #1
 80022a0:	e000      	b.n	80022a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022b0:	b590      	push	{r4, r7, lr}
 80022b2:	b089      	sub	sp, #36	@ 0x24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b8:	2300      	movs	r3, #0
 80022ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80022bc:	2300      	movs	r3, #0
 80022be:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e136      	b.n	8002538 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d109      	bne.n	80022ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7fe ff3f 	bl	800115c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff fef1 	bl	80020d8 <LL_ADC_IsDeepPowerDownEnabled>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d004      	beq.n	8002306 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff fed7 	bl	80020b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff ff0c 	bl	8002128 <LL_ADC_IsInternalRegulatorEnabled>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d115      	bne.n	8002342 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff fef0 	bl	8002100 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002320:	4b87      	ldr	r3, [pc, #540]	@ (8002540 <HAL_ADC_Init+0x290>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	099b      	lsrs	r3, r3, #6
 8002326:	4a87      	ldr	r2, [pc, #540]	@ (8002544 <HAL_ADC_Init+0x294>)
 8002328:	fba2 2303 	umull	r2, r3, r2, r3
 800232c:	099b      	lsrs	r3, r3, #6
 800232e:	3301      	adds	r3, #1
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002334:	e002      	b.n	800233c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	3b01      	subs	r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f9      	bne.n	8002336 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff feee 	bl	8002128 <LL_ADC_IsInternalRegulatorEnabled>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d10d      	bne.n	800236e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002356:	f043 0210 	orr.w	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002362:	f043 0201 	orr.w	r2, r3, #1
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff ff62 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 8002378:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237e:	f003 0310 	and.w	r3, r3, #16
 8002382:	2b00      	cmp	r3, #0
 8002384:	f040 80cf 	bne.w	8002526 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	2b00      	cmp	r3, #0
 800238c:	f040 80cb 	bne.w	8002526 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002394:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002398:	f043 0202 	orr.w	r2, r3, #2
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff fefb 	bl	80021a0 <LL_ADC_IsEnabled>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d110      	bne.n	80023d2 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023b0:	4865      	ldr	r0, [pc, #404]	@ (8002548 <HAL_ADC_Init+0x298>)
 80023b2:	f7ff fef5 	bl	80021a0 <LL_ADC_IsEnabled>
 80023b6:	4604      	mov	r4, r0
 80023b8:	4864      	ldr	r0, [pc, #400]	@ (800254c <HAL_ADC_Init+0x29c>)
 80023ba:	f7ff fef1 	bl	80021a0 <LL_ADC_IsEnabled>
 80023be:	4603      	mov	r3, r0
 80023c0:	4323      	orrs	r3, r4
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d105      	bne.n	80023d2 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	4619      	mov	r1, r3
 80023cc:	4860      	ldr	r0, [pc, #384]	@ (8002550 <HAL_ADC_Init+0x2a0>)
 80023ce:	f7ff fccf 	bl	8001d70 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	7e5b      	ldrb	r3, [r3, #25]
 80023d6:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023dc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80023e2:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80023e8:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023f0:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023f2:	4313      	orrs	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d106      	bne.n	800240e <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002404:	3b01      	subs	r3, #1
 8002406:	045b      	lsls	r3, r3, #17
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4313      	orrs	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002412:	2b00      	cmp	r3, #0
 8002414:	d009      	beq.n	800242a <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800241a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002422:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4313      	orrs	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68da      	ldr	r2, [r3, #12]
 8002430:	4b48      	ldr	r3, [pc, #288]	@ (8002554 <HAL_ADC_Init+0x2a4>)
 8002432:	4013      	ands	r3, r2
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6812      	ldr	r2, [r2, #0]
 8002438:	69b9      	ldr	r1, [r7, #24]
 800243a:	430b      	orrs	r3, r1
 800243c:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	430a      	orrs	r2, r1
 8002452:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff ff16 	bl	800228a <LL_ADC_INJ_IsConversionOngoing>
 800245e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d13d      	bne.n	80024e2 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d13a      	bne.n	80024e2 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	7e1b      	ldrb	r3, [r3, #24]
 8002470:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002478:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 800247a:	4313      	orrs	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002488:	f023 0302 	bic.w	r3, r3, #2
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	6812      	ldr	r2, [r2, #0]
 8002490:	69b9      	ldr	r1, [r7, #24]
 8002492:	430b      	orrs	r3, r1
 8002494:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800249c:	2b01      	cmp	r3, #1
 800249e:	d118      	bne.n	80024d2 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80024aa:	f023 0304 	bic.w	r3, r3, #4
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80024b6:	4311      	orrs	r1, r2
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024bc:	4311      	orrs	r1, r2
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80024c2:	430a      	orrs	r2, r1
 80024c4:	431a      	orrs	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 0201 	orr.w	r2, r2, #1
 80024ce:	611a      	str	r2, [r3, #16]
 80024d0:	e007      	b.n	80024e2 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	691a      	ldr	r2, [r3, #16]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f022 0201 	bic.w	r2, r2, #1
 80024e0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d10c      	bne.n	8002504 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f0:	f023 010f 	bic.w	r1, r3, #15
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	69db      	ldr	r3, [r3, #28]
 80024f8:	1e5a      	subs	r2, r3, #1
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	631a      	str	r2, [r3, #48]	@ 0x30
 8002502:	e007      	b.n	8002514 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f022 020f 	bic.w	r2, r2, #15
 8002512:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002518:	f023 0303 	bic.w	r3, r3, #3
 800251c:	f043 0201 	orr.w	r2, r3, #1
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	659a      	str	r2, [r3, #88]	@ 0x58
 8002524:	e007      	b.n	8002536 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252a:	f043 0210 	orr.w	r2, r3, #16
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002536:	7ffb      	ldrb	r3, [r7, #31]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3724      	adds	r7, #36	@ 0x24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd90      	pop	{r4, r7, pc}
 8002540:	20000000 	.word	0x20000000
 8002544:	053e2d63 	.word	0x053e2d63
 8002548:	42028000 	.word	0x42028000
 800254c:	42028100 	.word	0x42028100
 8002550:	42028300 	.word	0x42028300
 8002554:	fff04007 	.word	0xfff04007

08002558 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002560:	4857      	ldr	r0, [pc, #348]	@ (80026c0 <HAL_ADC_Start+0x168>)
 8002562:	f7ff fd8b 	bl	800207c <LL_ADC_GetMultimode>
 8002566:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff fe65 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	f040 809c 	bne.w	80026b2 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002580:	2b01      	cmp	r3, #1
 8002582:	d101      	bne.n	8002588 <HAL_ADC_Start+0x30>
 8002584:	2302      	movs	r3, #2
 8002586:	e097      	b.n	80026b8 <HAL_ADC_Start+0x160>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 fe81 	bl	8003298 <ADC_Enable>
 8002596:	4603      	mov	r3, r0
 8002598:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800259a:	7dfb      	ldrb	r3, [r7, #23]
 800259c:	2b00      	cmp	r3, #0
 800259e:	f040 8083 	bne.w	80026a8 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80025aa:	f023 0301 	bic.w	r3, r3, #1
 80025ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a42      	ldr	r2, [pc, #264]	@ (80026c4 <HAL_ADC_Start+0x16c>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d002      	beq.n	80025c6 <HAL_ADC_Start+0x6e>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	e000      	b.n	80025c8 <HAL_ADC_Start+0x70>
 80025c6:	4b40      	ldr	r3, [pc, #256]	@ (80026c8 <HAL_ADC_Start+0x170>)
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	6812      	ldr	r2, [r2, #0]
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d002      	beq.n	80025d6 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d105      	bne.n	80025e2 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025da:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025ee:	d106      	bne.n	80025fe <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f4:	f023 0206 	bic.w	r2, r3, #6
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80025fc:	e002      	b.n	8002604 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	221c      	movs	r2, #28
 800260a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a2a      	ldr	r2, [pc, #168]	@ (80026c4 <HAL_ADC_Start+0x16c>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d002      	beq.n	8002624 <HAL_ADC_Start+0xcc>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	e000      	b.n	8002626 <HAL_ADC_Start+0xce>
 8002624:	4b28      	ldr	r3, [pc, #160]	@ (80026c8 <HAL_ADC_Start+0x170>)
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	6812      	ldr	r2, [r2, #0]
 800262a:	4293      	cmp	r3, r2
 800262c:	d008      	beq.n	8002640 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d005      	beq.n	8002640 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	2b05      	cmp	r3, #5
 8002638:	d002      	beq.n	8002640 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	2b09      	cmp	r3, #9
 800263e:	d114      	bne.n	800266a <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d007      	beq.n	800265e <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002652:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002656:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f7ff fdc2 	bl	80021ec <LL_ADC_REG_StartConversion>
 8002668:	e025      	b.n	80026b6 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a12      	ldr	r2, [pc, #72]	@ (80026c4 <HAL_ADC_Start+0x16c>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d002      	beq.n	8002686 <HAL_ADC_Start+0x12e>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	e000      	b.n	8002688 <HAL_ADC_Start+0x130>
 8002686:	4b10      	ldr	r3, [pc, #64]	@ (80026c8 <HAL_ADC_Start+0x170>)
 8002688:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d00f      	beq.n	80026b6 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800269a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800269e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	659a      	str	r2, [r3, #88]	@ 0x58
 80026a6:	e006      	b.n	80026b6 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80026b0:	e001      	b.n	80026b6 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80026b2:	2302      	movs	r3, #2
 80026b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80026b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3718      	adds	r7, #24
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	42028300 	.word	0x42028300
 80026c4:	42028100 	.word	0x42028100
 80026c8:	42028000 	.word	0x42028000

080026cc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d101      	bne.n	80026e2 <HAL_ADC_Stop+0x16>
 80026de:	2302      	movs	r3, #2
 80026e0:	e023      	b.n	800272a <HAL_ADC_Stop+0x5e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2201      	movs	r2, #1
 80026e6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80026ea:	2103      	movs	r1, #3
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 fd17 	bl	8003120 <ADC_ConversionStop>
 80026f2:	4603      	mov	r3, r0
 80026f4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d111      	bne.n	8002720 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 fe4d 	bl	800339c <ADC_Disable>
 8002702:	4603      	mov	r3, r0
 8002704:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002706:	7bfb      	ldrb	r3, [r7, #15]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d109      	bne.n	8002720 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002710:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002714:	f023 0301 	bic.w	r3, r3, #1
 8002718:	f043 0201 	orr.w	r2, r3, #1
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002728:	7bfb      	ldrb	r3, [r7, #15]
}
 800272a:	4618      	mov	r0, r3
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
	...

08002734 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b088      	sub	sp, #32
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800273e:	4866      	ldr	r0, [pc, #408]	@ (80028d8 <HAL_ADC_PollForConversion+0x1a4>)
 8002740:	f7ff fc9c 	bl	800207c <LL_ADC_GetMultimode>
 8002744:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	2b08      	cmp	r3, #8
 800274c:	d102      	bne.n	8002754 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800274e:	2308      	movs	r3, #8
 8002750:	61fb      	str	r3, [r7, #28]
 8002752:	e02a      	b.n	80027aa <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d005      	beq.n	8002766 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	2b05      	cmp	r3, #5
 800275e:	d002      	beq.n	8002766 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	2b09      	cmp	r3, #9
 8002764:	d111      	bne.n	800278a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b00      	cmp	r3, #0
 8002772:	d007      	beq.n	8002784 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002778:	f043 0220 	orr.w	r2, r3, #32
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e0a4      	b.n	80028ce <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002784:	2304      	movs	r3, #4
 8002786:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002788:	e00f      	b.n	80027aa <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800278a:	4853      	ldr	r0, [pc, #332]	@ (80028d8 <HAL_ADC_PollForConversion+0x1a4>)
 800278c:	f7ff fc84 	bl	8002098 <LL_ADC_GetMultiDMATransfer>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d007      	beq.n	80027a6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800279a:	f043 0220 	orr.w	r2, r3, #32
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e093      	b.n	80028ce <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80027a6:	2304      	movs	r3, #4
 80027a8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80027aa:	f7ff fab1 	bl	8001d10 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027b0:	e021      	b.n	80027f6 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b8:	d01d      	beq.n	80027f6 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80027ba:	f7ff faa9 	bl	8001d10 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	683a      	ldr	r2, [r7, #0]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d302      	bcc.n	80027d0 <HAL_ADC_PollForConversion+0x9c>
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d112      	bne.n	80027f6 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	4013      	ands	r3, r2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10b      	bne.n	80027f6 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e2:	f043 0204 	orr.w	r2, r3, #4
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e06b      	b.n	80028ce <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	4013      	ands	r3, r2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d0d6      	beq.n	80027b2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002808:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff fba3 	bl	8001f60 <LL_ADC_REG_IsTriggerSourceSWStart>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d01c      	beq.n	800285a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	7e5b      	ldrb	r3, [r3, #25]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d118      	bne.n	800285a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b08      	cmp	r3, #8
 8002834:	d111      	bne.n	800285a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002846:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d105      	bne.n	800285a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002852:	f043 0201 	orr.w	r2, r3, #1
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a1f      	ldr	r2, [pc, #124]	@ (80028dc <HAL_ADC_PollForConversion+0x1a8>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d002      	beq.n	800286a <HAL_ADC_PollForConversion+0x136>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	e000      	b.n	800286c <HAL_ADC_PollForConversion+0x138>
 800286a:	4b1d      	ldr	r3, [pc, #116]	@ (80028e0 <HAL_ADC_PollForConversion+0x1ac>)
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	4293      	cmp	r3, r2
 8002872:	d008      	beq.n	8002886 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d005      	beq.n	8002886 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	2b05      	cmp	r3, #5
 800287e:	d002      	beq.n	8002886 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	2b09      	cmp	r3, #9
 8002884:	d104      	bne.n	8002890 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	61bb      	str	r3, [r7, #24]
 800288e:	e00c      	b.n	80028aa <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a11      	ldr	r2, [pc, #68]	@ (80028dc <HAL_ADC_PollForConversion+0x1a8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d002      	beq.n	80028a0 <HAL_ADC_PollForConversion+0x16c>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	e000      	b.n	80028a2 <HAL_ADC_PollForConversion+0x16e>
 80028a0:	4b0f      	ldr	r3, [pc, #60]	@ (80028e0 <HAL_ADC_PollForConversion+0x1ac>)
 80028a2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d104      	bne.n	80028ba <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2208      	movs	r2, #8
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	e008      	b.n	80028cc <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d103      	bne.n	80028cc <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	220c      	movs	r2, #12
 80028ca:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3720      	adds	r7, #32
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	42028300 	.word	0x42028300
 80028dc:	42028100 	.word	0x42028100
 80028e0:	42028000 	.word	0x42028000

080028e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
	...

08002900 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b0b6      	sub	sp, #216	@ 0xd8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800291a:	2b01      	cmp	r3, #1
 800291c:	d101      	bne.n	8002922 <HAL_ADC_ConfigChannel+0x22>
 800291e:	2302      	movs	r3, #2
 8002920:	e3e6      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x7f0>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fc84 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	f040 83cb 	bne.w	80030d2 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d009      	beq.n	8002958 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4ab0      	ldr	r2, [pc, #704]	@ (8002c0c <HAL_ADC_ConfigChannel+0x30c>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d109      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x62>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	4aaf      	ldr	r2, [pc, #700]	@ (8002c10 <HAL_ADC_ConfigChannel+0x310>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d104      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff fa4d 	bl	8001dfc <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6818      	ldr	r0, [r3, #0]
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	6859      	ldr	r1, [r3, #4]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	461a      	mov	r2, r3
 8002970:	f7ff fb09 	bl	8001f86 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fc5f 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 800297e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff fc7f 	bl	800228a <LL_ADC_INJ_IsConversionOngoing>
 800298c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002990:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002994:	2b00      	cmp	r3, #0
 8002996:	f040 81dd 	bne.w	8002d54 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800299a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f040 81d8 	bne.w	8002d54 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029ac:	d10f      	bne.n	80029ce <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6818      	ldr	r0, [r3, #0]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2200      	movs	r2, #0
 80029b8:	4619      	mov	r1, r3
 80029ba:	f7ff fb10 	bl	8001fde <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff fab7 	bl	8001f3a <LL_ADC_SetSamplingTimeCommonConfig>
 80029cc:	e00e      	b.n	80029ec <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6818      	ldr	r0, [r3, #0]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	6819      	ldr	r1, [r3, #0]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	461a      	mov	r2, r3
 80029dc:	f7ff faff 	bl	8001fde <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2100      	movs	r1, #0
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff faa7 	bl	8001f3a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	695a      	ldr	r2, [r3, #20]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	08db      	lsrs	r3, r3, #3
 80029f8:	f003 0303 	and.w	r3, r3, #3
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	d022      	beq.n	8002a54 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6818      	ldr	r0, [r3, #0]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	6919      	ldr	r1, [r3, #16]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a1e:	f7ff fa01 	bl	8001e24 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6818      	ldr	r0, [r3, #0]
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	6919      	ldr	r1, [r3, #16]
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	f7ff fa4d 	bl	8001ece <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6818      	ldr	r0, [r3, #0]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d102      	bne.n	8002a4a <HAL_ADC_ConfigChannel+0x14a>
 8002a44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a48:	e000      	b.n	8002a4c <HAL_ADC_ConfigChannel+0x14c>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	f7ff fa59 	bl	8001f04 <LL_ADC_SetOffsetSaturation>
 8002a52:	e17f      	b.n	8002d54 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2100      	movs	r1, #0
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7ff fa06 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002a60:	4603      	mov	r3, r0
 8002a62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10a      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x180>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2100      	movs	r1, #0
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff f9fb 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002a76:	4603      	mov	r3, r0
 8002a78:	0e9b      	lsrs	r3, r3, #26
 8002a7a:	f003 021f 	and.w	r2, r3, #31
 8002a7e:	e01e      	b.n	8002abe <HAL_ADC_ConfigChannel+0x1be>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2100      	movs	r1, #0
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff f9f0 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a92:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a96:	fa93 f3a3 	rbit	r3, r3
 8002a9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8002a9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002aa2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8002aa6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8002aae:	2320      	movs	r3, #32
 8002ab0:	e004      	b.n	8002abc <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8002ab2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ab6:	fab3 f383 	clz	r3, r3
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d105      	bne.n	8002ad6 <HAL_ADC_ConfigChannel+0x1d6>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	0e9b      	lsrs	r3, r3, #26
 8002ad0:	f003 031f 	and.w	r3, r3, #31
 8002ad4:	e018      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x208>
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ade:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ae2:	fa93 f3a3 	rbit	r3, r3
 8002ae6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002aea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002aee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002af2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8002afa:	2320      	movs	r3, #32
 8002afc:	e004      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8002afe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b02:	fab3 f383 	clz	r3, r3
 8002b06:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d106      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2200      	movs	r2, #0
 8002b12:	2100      	movs	r1, #0
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff f9bf 	bl	8001e98 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2101      	movs	r1, #1
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff f9a3 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10a      	bne.n	8002b46 <HAL_ADC_ConfigChannel+0x246>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2101      	movs	r1, #1
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7ff f998 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	0e9b      	lsrs	r3, r3, #26
 8002b40:	f003 021f 	and.w	r2, r3, #31
 8002b44:	e01e      	b.n	8002b84 <HAL_ADC_ConfigChannel+0x284>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2101      	movs	r1, #1
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff f98d 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002b52:	4603      	mov	r3, r0
 8002b54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b58:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b5c:	fa93 f3a3 	rbit	r3, r3
 8002b60:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002b64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002b6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8002b74:	2320      	movs	r3, #32
 8002b76:	e004      	b.n	8002b82 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8002b78:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b7c:	fab3 f383 	clz	r3, r3
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d105      	bne.n	8002b9c <HAL_ADC_ConfigChannel+0x29c>
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	0e9b      	lsrs	r3, r3, #26
 8002b96:	f003 031f 	and.w	r3, r3, #31
 8002b9a:	e018      	b.n	8002bce <HAL_ADC_ConfigChannel+0x2ce>
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ba8:	fa93 f3a3 	rbit	r3, r3
 8002bac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002bb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bb4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002bb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8002bc0:	2320      	movs	r3, #32
 8002bc2:	e004      	b.n	8002bce <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8002bc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bc8:	fab3 f383 	clz	r3, r3
 8002bcc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d106      	bne.n	8002be0 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	2101      	movs	r1, #1
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff f95c 	bl	8001e98 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2102      	movs	r1, #2
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff f940 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002bec:	4603      	mov	r3, r0
 8002bee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10e      	bne.n	8002c14 <HAL_ADC_ConfigChannel+0x314>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2102      	movs	r1, #2
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff f935 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002c02:	4603      	mov	r3, r0
 8002c04:	0e9b      	lsrs	r3, r3, #26
 8002c06:	f003 021f 	and.w	r2, r3, #31
 8002c0a:	e022      	b.n	8002c52 <HAL_ADC_ConfigChannel+0x352>
 8002c0c:	04300002 	.word	0x04300002
 8002c10:	407f0000 	.word	0x407f0000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2102      	movs	r1, #2
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7ff f926 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002c20:	4603      	mov	r3, r0
 8002c22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c2a:	fa93 f3a3 	rbit	r3, r3
 8002c2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002c32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002c3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8002c42:	2320      	movs	r3, #32
 8002c44:	e004      	b.n	8002c50 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002c46:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c4a:	fab3 f383 	clz	r3, r3
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d105      	bne.n	8002c6a <HAL_ADC_ConfigChannel+0x36a>
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	0e9b      	lsrs	r3, r3, #26
 8002c64:	f003 031f 	and.w	r3, r3, #31
 8002c68:	e016      	b.n	8002c98 <HAL_ADC_ConfigChannel+0x398>
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c72:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c76:	fa93 f3a3 	rbit	r3, r3
 8002c7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002c7c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002c82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8002c8a:	2320      	movs	r3, #32
 8002c8c:	e004      	b.n	8002c98 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8002c8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c92:	fab3 f383 	clz	r3, r3
 8002c96:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d106      	bne.n	8002caa <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	2102      	movs	r1, #2
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff f8f7 	bl	8001e98 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2103      	movs	r1, #3
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff f8db 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d10a      	bne.n	8002cd6 <HAL_ADC_ConfigChannel+0x3d6>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2103      	movs	r1, #3
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff f8d0 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	0e9b      	lsrs	r3, r3, #26
 8002cd0:	f003 021f 	and.w	r2, r3, #31
 8002cd4:	e017      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x406>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2103      	movs	r1, #3
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff f8c5 	bl	8001e6c <LL_ADC_GetOffsetChannel>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ce8:	fa93 f3a3 	rbit	r3, r3
 8002cec:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002cee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cf0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002cf2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d101      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002cf8:	2320      	movs	r3, #32
 8002cfa:	e003      	b.n	8002d04 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002cfc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cfe:	fab3 f383 	clz	r3, r3
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d105      	bne.n	8002d1e <HAL_ADC_ConfigChannel+0x41e>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	0e9b      	lsrs	r3, r3, #26
 8002d18:	f003 031f 	and.w	r3, r3, #31
 8002d1c:	e011      	b.n	8002d42 <HAL_ADC_ConfigChannel+0x442>
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d26:	fa93 f3a3 	rbit	r3, r3
 8002d2a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002d2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8002d36:	2320      	movs	r3, #32
 8002d38:	e003      	b.n	8002d42 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8002d3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d3c:	fab3 f383 	clz	r3, r3
 8002d40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d106      	bne.n	8002d54 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	2103      	movs	r1, #3
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff f8a2 	bl	8001e98 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fa21 	bl	80021a0 <LL_ADC_IsEnabled>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f040 813f 	bne.w	8002fe4 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	6819      	ldr	r1, [r3, #0]
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	461a      	mov	r2, r3
 8002d74:	f7ff f95e 	bl	8002034 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	4a8e      	ldr	r2, [pc, #568]	@ (8002fb8 <HAL_ADC_ConfigChannel+0x6b8>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	f040 8130 	bne.w	8002fe4 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d10b      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x4ac>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	0e9b      	lsrs	r3, r3, #26
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	f003 031f 	and.w	r3, r3, #31
 8002da0:	2b09      	cmp	r3, #9
 8002da2:	bf94      	ite	ls
 8002da4:	2301      	movls	r3, #1
 8002da6:	2300      	movhi	r3, #0
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	e019      	b.n	8002de0 <HAL_ADC_ConfigChannel+0x4e0>
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002db4:	fa93 f3a3 	rbit	r3, r3
 8002db8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002dba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002dbc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002dbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d101      	bne.n	8002dc8 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8002dc4:	2320      	movs	r3, #32
 8002dc6:	e003      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8002dc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dca:	fab3 f383 	clz	r3, r3
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	f003 031f 	and.w	r3, r3, #31
 8002dd6:	2b09      	cmp	r3, #9
 8002dd8:	bf94      	ite	ls
 8002dda:	2301      	movls	r3, #1
 8002ddc:	2300      	movhi	r3, #0
 8002dde:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d079      	beq.n	8002ed8 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d107      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x500>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	0e9b      	lsrs	r3, r3, #26
 8002df6:	3301      	adds	r3, #1
 8002df8:	069b      	lsls	r3, r3, #26
 8002dfa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dfe:	e015      	b.n	8002e2c <HAL_ADC_ConfigChannel+0x52c>
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e08:	fa93 f3a3 	rbit	r3, r3
 8002e0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e10:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002e12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8002e18:	2320      	movs	r3, #32
 8002e1a:	e003      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8002e1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e1e:	fab3 f383 	clz	r3, r3
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	3301      	adds	r3, #1
 8002e26:	069b      	lsls	r3, r3, #26
 8002e28:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d109      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x54c>
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	0e9b      	lsrs	r3, r3, #26
 8002e3e:	3301      	adds	r3, #1
 8002e40:	f003 031f 	and.w	r3, r3, #31
 8002e44:	2101      	movs	r1, #1
 8002e46:	fa01 f303 	lsl.w	r3, r1, r3
 8002e4a:	e017      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x57c>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e54:	fa93 f3a3 	rbit	r3, r3
 8002e58:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002e5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002e5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8002e64:	2320      	movs	r3, #32
 8002e66:	e003      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8002e68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e6a:	fab3 f383 	clz	r3, r3
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	3301      	adds	r3, #1
 8002e72:	f003 031f 	and.w	r3, r3, #31
 8002e76:	2101      	movs	r1, #1
 8002e78:	fa01 f303 	lsl.w	r3, r1, r3
 8002e7c:	ea42 0103 	orr.w	r1, r2, r3
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10a      	bne.n	8002ea2 <HAL_ADC_ConfigChannel+0x5a2>
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	0e9b      	lsrs	r3, r3, #26
 8002e92:	3301      	adds	r3, #1
 8002e94:	f003 021f 	and.w	r2, r3, #31
 8002e98:	4613      	mov	r3, r2
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	4413      	add	r3, r2
 8002e9e:	051b      	lsls	r3, r3, #20
 8002ea0:	e018      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x5d4>
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eaa:	fa93 f3a3 	rbit	r3, r3
 8002eae:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8002eba:	2320      	movs	r3, #32
 8002ebc:	e003      	b.n	8002ec6 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8002ebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ec0:	fab3 f383 	clz	r3, r3
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	f003 021f 	and.w	r2, r3, #31
 8002ecc:	4613      	mov	r3, r2
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	4413      	add	r3, r2
 8002ed2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ed4:	430b      	orrs	r3, r1
 8002ed6:	e080      	b.n	8002fda <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d107      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x5f4>
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	0e9b      	lsrs	r3, r3, #26
 8002eea:	3301      	adds	r3, #1
 8002eec:	069b      	lsls	r3, r3, #26
 8002eee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ef2:	e015      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x620>
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002efc:	fa93 f3a3 	rbit	r3, r3
 8002f00:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f04:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8002f0c:	2320      	movs	r3, #32
 8002f0e:	e003      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8002f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f12:	fab3 f383 	clz	r3, r3
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	3301      	adds	r3, #1
 8002f1a:	069b      	lsls	r3, r3, #26
 8002f1c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d109      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x640>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	0e9b      	lsrs	r3, r3, #26
 8002f32:	3301      	adds	r3, #1
 8002f34:	f003 031f 	and.w	r3, r3, #31
 8002f38:	2101      	movs	r1, #1
 8002f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3e:	e017      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x670>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f46:	6a3b      	ldr	r3, [r7, #32]
 8002f48:	fa93 f3a3 	rbit	r3, r3
 8002f4c:	61fb      	str	r3, [r7, #28]
  return result;
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8002f58:	2320      	movs	r3, #32
 8002f5a:	e003      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5e:	fab3 f383 	clz	r3, r3
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	3301      	adds	r3, #1
 8002f66:	f003 031f 	and.w	r3, r3, #31
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f70:	ea42 0103 	orr.w	r1, r2, r3
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d10d      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x69c>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	0e9b      	lsrs	r3, r3, #26
 8002f86:	3301      	adds	r3, #1
 8002f88:	f003 021f 	and.w	r2, r3, #31
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	4413      	add	r3, r2
 8002f92:	3b1e      	subs	r3, #30
 8002f94:	051b      	lsls	r3, r3, #20
 8002f96:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f9a:	e01d      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0x6d8>
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	fa93 f3a3 	rbit	r3, r3
 8002fa8:	613b      	str	r3, [r7, #16]
  return result;
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d103      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8002fb4:	2320      	movs	r3, #32
 8002fb6:	e005      	b.n	8002fc4 <HAL_ADC_ConfigChannel+0x6c4>
 8002fb8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	fab3 f383 	clz	r3, r3
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	f003 021f 	and.w	r2, r3, #31
 8002fca:	4613      	mov	r3, r2
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	4413      	add	r3, r2
 8002fd0:	3b1e      	subs	r3, #30
 8002fd2:	051b      	lsls	r3, r3, #20
 8002fd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fd8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fde:	4619      	mov	r1, r3
 8002fe0:	f7fe fffd 	bl	8001fde <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	4b43      	ldr	r3, [pc, #268]	@ (80030f8 <HAL_ADC_ConfigChannel+0x7f8>)
 8002fea:	4013      	ands	r3, r2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d079      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ff0:	4842      	ldr	r0, [pc, #264]	@ (80030fc <HAL_ADC_ConfigChannel+0x7fc>)
 8002ff2:	f7fe fee3 	bl	8001dbc <LL_ADC_GetCommonPathInternalCh>
 8002ff6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a40      	ldr	r2, [pc, #256]	@ (8003100 <HAL_ADC_ConfigChannel+0x800>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d124      	bne.n	800304e <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003004:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003008:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d11e      	bne.n	800304e <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a3b      	ldr	r2, [pc, #236]	@ (8003104 <HAL_ADC_ConfigChannel+0x804>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d164      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800301a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800301e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003022:	4619      	mov	r1, r3
 8003024:	4835      	ldr	r0, [pc, #212]	@ (80030fc <HAL_ADC_ConfigChannel+0x7fc>)
 8003026:	f7fe feb6 	bl	8001d96 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800302a:	4b37      	ldr	r3, [pc, #220]	@ (8003108 <HAL_ADC_ConfigChannel+0x808>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	099b      	lsrs	r3, r3, #6
 8003030:	4a36      	ldr	r2, [pc, #216]	@ (800310c <HAL_ADC_ConfigChannel+0x80c>)
 8003032:	fba2 2303 	umull	r2, r3, r2, r3
 8003036:	099b      	lsrs	r3, r3, #6
 8003038:	3301      	adds	r3, #1
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800303e:	e002      	b.n	8003046 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	3b01      	subs	r3, #1
 8003044:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1f9      	bne.n	8003040 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800304c:	e04a      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a2f      	ldr	r2, [pc, #188]	@ (8003110 <HAL_ADC_ConfigChannel+0x810>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d113      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003058:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800305c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10d      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a2a      	ldr	r2, [pc, #168]	@ (8003114 <HAL_ADC_ConfigChannel+0x814>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d13a      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800306e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003072:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003076:	4619      	mov	r1, r3
 8003078:	4820      	ldr	r0, [pc, #128]	@ (80030fc <HAL_ADC_ConfigChannel+0x7fc>)
 800307a:	f7fe fe8c 	bl	8001d96 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800307e:	e031      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a24      	ldr	r2, [pc, #144]	@ (8003118 <HAL_ADC_ConfigChannel+0x818>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d113      	bne.n	80030b2 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800308a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800308e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10d      	bne.n	80030b2 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a1a      	ldr	r2, [pc, #104]	@ (8003104 <HAL_ADC_ConfigChannel+0x804>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d121      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80030a8:	4619      	mov	r1, r3
 80030aa:	4814      	ldr	r0, [pc, #80]	@ (80030fc <HAL_ADC_ConfigChannel+0x7fc>)
 80030ac:	f7fe fe73 	bl	8001d96 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 80030b0:	e018      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a19      	ldr	r2, [pc, #100]	@ (800311c <HAL_ADC_ConfigChannel+0x81c>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d113      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a10      	ldr	r2, [pc, #64]	@ (8003104 <HAL_ADC_ConfigChannel+0x804>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00e      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7fe fe84 	bl	8001dd8 <LL_ADC_EnableChannelVDDcore>
 80030d0:	e008      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d6:	f043 0220 	orr.w	r2, r3, #32
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80030ec:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	37d8      	adds	r7, #216	@ 0xd8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	80080000 	.word	0x80080000
 80030fc:	42028300 	.word	0x42028300
 8003100:	c3210000 	.word	0xc3210000
 8003104:	42028000 	.word	0x42028000
 8003108:	20000000 	.word	0x20000000
 800310c:	053e2d63 	.word	0x053e2d63
 8003110:	43290000 	.word	0x43290000
 8003114:	42028100 	.word	0x42028100
 8003118:	c7520000 	.word	0xc7520000
 800311c:	475a0000 	.word	0x475a0000

08003120 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff f880 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 800313c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f7ff f8a1 	bl	800228a <LL_ADC_INJ_IsConversionOngoing>
 8003148:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d103      	bne.n	8003158 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2b00      	cmp	r3, #0
 8003154:	f000 8098 	beq.w	8003288 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d02a      	beq.n	80031bc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	7e5b      	ldrb	r3, [r3, #25]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d126      	bne.n	80031bc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	7e1b      	ldrb	r3, [r3, #24]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d122      	bne.n	80031bc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003176:	2301      	movs	r3, #1
 8003178:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800317a:	e014      	b.n	80031a6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	4a45      	ldr	r2, [pc, #276]	@ (8003294 <ADC_ConversionStop+0x174>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d90d      	bls.n	80031a0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003188:	f043 0210 	orr.w	r2, r3, #16
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003194:	f043 0201 	orr.w	r2, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e074      	b.n	800328a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	3301      	adds	r3, #1
 80031a4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b0:	2b40      	cmp	r3, #64	@ 0x40
 80031b2:	d1e3      	bne.n	800317c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2240      	movs	r2, #64	@ 0x40
 80031ba:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d014      	beq.n	80031ec <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff f838 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00c      	beq.n	80031ec <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7fe fff5 	bl	80021c6 <LL_ADC_IsDisableOngoing>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d104      	bne.n	80031ec <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff f814 	bl	8002214 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d014      	beq.n	800321c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff f847 	bl	800228a <LL_ADC_INJ_IsConversionOngoing>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00c      	beq.n	800321c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fe ffdd 	bl	80021c6 <LL_ADC_IsDisableOngoing>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d104      	bne.n	800321c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff f823 	bl	8002262 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	2b02      	cmp	r3, #2
 8003220:	d005      	beq.n	800322e <ADC_ConversionStop+0x10e>
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	2b03      	cmp	r3, #3
 8003226:	d105      	bne.n	8003234 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003228:	230c      	movs	r3, #12
 800322a:	617b      	str	r3, [r7, #20]
        break;
 800322c:	e005      	b.n	800323a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800322e:	2308      	movs	r3, #8
 8003230:	617b      	str	r3, [r7, #20]
        break;
 8003232:	e002      	b.n	800323a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003234:	2304      	movs	r3, #4
 8003236:	617b      	str	r3, [r7, #20]
        break;
 8003238:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800323a:	f7fe fd69 	bl	8001d10 <HAL_GetTick>
 800323e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003240:	e01b      	b.n	800327a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003242:	f7fe fd65 	bl	8001d10 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b05      	cmp	r3, #5
 800324e:	d914      	bls.n	800327a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689a      	ldr	r2, [r3, #8]
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	4013      	ands	r3, r2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00d      	beq.n	800327a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003262:	f043 0210 	orr.w	r2, r3, #16
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326e:	f043 0201 	orr.w	r2, r3, #1
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e007      	b.n	800328a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	4013      	ands	r3, r2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1dc      	bne.n	8003242 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3720      	adds	r7, #32
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	a33fffff 	.word	0xa33fffff

08003298 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7fe ff79 	bl	80021a0 <LL_ADC_IsEnabled>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d166      	bne.n	8003382 <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	4b34      	ldr	r3, [pc, #208]	@ (800338c <ADC_Enable+0xf4>)
 80032bc:	4013      	ands	r3, r2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00d      	beq.n	80032de <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032c6:	f043 0210 	orr.w	r2, r3, #16
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032d2:	f043 0201 	orr.w	r2, r3, #1
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e052      	b.n	8003384 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fe ff34 	bl	8002150 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80032e8:	4829      	ldr	r0, [pc, #164]	@ (8003390 <ADC_Enable+0xf8>)
 80032ea:	f7fe fd67 	bl	8001dbc <LL_ADC_GetCommonPathInternalCh>
 80032ee:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80032f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d010      	beq.n	800331a <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032f8:	4b26      	ldr	r3, [pc, #152]	@ (8003394 <ADC_Enable+0xfc>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	099b      	lsrs	r3, r3, #6
 80032fe:	4a26      	ldr	r2, [pc, #152]	@ (8003398 <ADC_Enable+0x100>)
 8003300:	fba2 2303 	umull	r2, r3, r2, r3
 8003304:	099b      	lsrs	r3, r3, #6
 8003306:	3301      	adds	r3, #1
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800330c:	e002      	b.n	8003314 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	3b01      	subs	r3, #1
 8003312:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1f9      	bne.n	800330e <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800331a:	f7fe fcf9 	bl	8001d10 <HAL_GetTick>
 800331e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003320:	e028      	b.n	8003374 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f7fe ff3a 	bl	80021a0 <LL_ADC_IsEnabled>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d104      	bne.n	800333c <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4618      	mov	r0, r3
 8003338:	f7fe ff0a 	bl	8002150 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800333c:	f7fe fce8 	bl	8001d10 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d914      	bls.n	8003374 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	2b01      	cmp	r3, #1
 8003356:	d00d      	beq.n	8003374 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800335c:	f043 0210 	orr.w	r2, r3, #16
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003368:	f043 0201 	orr.w	r2, r3, #1
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e007      	b.n	8003384 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b01      	cmp	r3, #1
 8003380:	d1cf      	bne.n	8003322 <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	8000003f 	.word	0x8000003f
 8003390:	42028300 	.word	0x42028300
 8003394:	20000000 	.word	0x20000000
 8003398:	053e2d63 	.word	0x053e2d63

0800339c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7fe ff0c 	bl	80021c6 <LL_ADC_IsDisableOngoing>
 80033ae:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fe fef3 	bl	80021a0 <LL_ADC_IsEnabled>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d047      	beq.n	8003450 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d144      	bne.n	8003450 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 030d 	and.w	r3, r3, #13
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d10c      	bne.n	80033ee <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4618      	mov	r0, r3
 80033da:	f7fe fecd 	bl	8002178 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2203      	movs	r2, #3
 80033e4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033e6:	f7fe fc93 	bl	8001d10 <HAL_GetTick>
 80033ea:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80033ec:	e029      	b.n	8003442 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f2:	f043 0210 	orr.w	r2, r3, #16
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033fe:	f043 0201 	orr.w	r2, r3, #1
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e023      	b.n	8003452 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800340a:	f7fe fc81 	bl	8001d10 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d914      	bls.n	8003442 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00d      	beq.n	8003442 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800342a:	f043 0210 	orr.w	r2, r3, #16
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003436:	f043 0201 	orr.w	r2, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e007      	b.n	8003452 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1dc      	bne.n	800340a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
	...

0800345c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f003 0307 	and.w	r3, r3, #7
 800346a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800346c:	4b0c      	ldr	r3, [pc, #48]	@ (80034a0 <__NVIC_SetPriorityGrouping+0x44>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003472:	68ba      	ldr	r2, [r7, #8]
 8003474:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003478:	4013      	ands	r3, r2
 800347a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003484:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800348c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800348e:	4a04      	ldr	r2, [pc, #16]	@ (80034a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	60d3      	str	r3, [r2, #12]
}
 8003494:	bf00      	nop
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	e000ed00 	.word	0xe000ed00

080034a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034a8:	4b04      	ldr	r3, [pc, #16]	@ (80034bc <__NVIC_GetPriorityGrouping+0x18>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	0a1b      	lsrs	r3, r3, #8
 80034ae:	f003 0307 	and.w	r3, r3, #7
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	6039      	str	r1, [r7, #0]
 80034ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80034cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	db0a      	blt.n	80034ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	490c      	ldr	r1, [pc, #48]	@ (800350c <__NVIC_SetPriority+0x4c>)
 80034da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034de:	0112      	lsls	r2, r2, #4
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	440b      	add	r3, r1
 80034e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034e8:	e00a      	b.n	8003500 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	4908      	ldr	r1, [pc, #32]	@ (8003510 <__NVIC_SetPriority+0x50>)
 80034f0:	88fb      	ldrh	r3, [r7, #6]
 80034f2:	f003 030f 	and.w	r3, r3, #15
 80034f6:	3b04      	subs	r3, #4
 80034f8:	0112      	lsls	r2, r2, #4
 80034fa:	b2d2      	uxtb	r2, r2
 80034fc:	440b      	add	r3, r1
 80034fe:	761a      	strb	r2, [r3, #24]
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	e000e100 	.word	0xe000e100
 8003510:	e000ed00 	.word	0xe000ed00

08003514 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003514:	b480      	push	{r7}
 8003516:	b089      	sub	sp, #36	@ 0x24
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	f1c3 0307 	rsb	r3, r3, #7
 800352e:	2b04      	cmp	r3, #4
 8003530:	bf28      	it	cs
 8003532:	2304      	movcs	r3, #4
 8003534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	3304      	adds	r3, #4
 800353a:	2b06      	cmp	r3, #6
 800353c:	d902      	bls.n	8003544 <NVIC_EncodePriority+0x30>
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	3b03      	subs	r3, #3
 8003542:	e000      	b.n	8003546 <NVIC_EncodePriority+0x32>
 8003544:	2300      	movs	r3, #0
 8003546:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003548:	f04f 32ff 	mov.w	r2, #4294967295
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	fa02 f303 	lsl.w	r3, r2, r3
 8003552:	43da      	mvns	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	401a      	ands	r2, r3
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800355c:	f04f 31ff 	mov.w	r1, #4294967295
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	fa01 f303 	lsl.w	r3, r1, r3
 8003566:	43d9      	mvns	r1, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800356c:	4313      	orrs	r3, r2
         );
}
 800356e:	4618      	mov	r0, r3
 8003570:	3724      	adds	r7, #36	@ 0x24
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr

0800357a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b082      	sub	sp, #8
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7ff ff6a 	bl	800345c <__NVIC_SetPriorityGrouping>
}
 8003588:	bf00      	nop
 800358a:	3708      	adds	r7, #8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	4603      	mov	r3, r0
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
 800359c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800359e:	f7ff ff81 	bl	80034a4 <__NVIC_GetPriorityGrouping>
 80035a2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	68b9      	ldr	r1, [r7, #8]
 80035a8:	6978      	ldr	r0, [r7, #20]
 80035aa:	f7ff ffb3 	bl	8003514 <NVIC_EncodePriority>
 80035ae:	4602      	mov	r2, r0
 80035b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80035b4:	4611      	mov	r1, r2
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff ff82 	bl	80034c0 <__NVIC_SetPriority>
}
 80035bc:	bf00      	nop
 80035be:	3718      	adds	r7, #24
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035d4:	d301      	bcc.n	80035da <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80035d6:	2301      	movs	r3, #1
 80035d8:	e00d      	b.n	80035f6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80035da:	4a0a      	ldr	r2, [pc, #40]	@ (8003604 <HAL_SYSTICK_Config+0x40>)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3b01      	subs	r3, #1
 80035e0:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80035e2:	4b08      	ldr	r3, [pc, #32]	@ (8003604 <HAL_SYSTICK_Config+0x40>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80035e8:	4b06      	ldr	r3, [pc, #24]	@ (8003604 <HAL_SYSTICK_Config+0x40>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a05      	ldr	r2, [pc, #20]	@ (8003604 <HAL_SYSTICK_Config+0x40>)
 80035ee:	f043 0303 	orr.w	r3, r3, #3
 80035f2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	e000e010 	.word	0xe000e010

08003608 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b04      	cmp	r3, #4
 8003614:	d844      	bhi.n	80036a0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003616:	a201      	add	r2, pc, #4	@ (adr r2, 800361c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800361c:	0800363f 	.word	0x0800363f
 8003620:	0800365d 	.word	0x0800365d
 8003624:	0800367f 	.word	0x0800367f
 8003628:	080036a1 	.word	0x080036a1
 800362c:	08003631 	.word	0x08003631
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003630:	4b1f      	ldr	r3, [pc, #124]	@ (80036b0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a1e      	ldr	r2, [pc, #120]	@ (80036b0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003636:	f043 0304 	orr.w	r3, r3, #4
 800363a:	6013      	str	r3, [r2, #0]
      break;
 800363c:	e031      	b.n	80036a2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800363e:	4b1c      	ldr	r3, [pc, #112]	@ (80036b0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a1b      	ldr	r2, [pc, #108]	@ (80036b0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003644:	f023 0304 	bic.w	r3, r3, #4
 8003648:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800364a:	4b1a      	ldr	r3, [pc, #104]	@ (80036b4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800364c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003650:	4a18      	ldr	r2, [pc, #96]	@ (80036b4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003652:	f023 030c 	bic.w	r3, r3, #12
 8003656:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800365a:	e022      	b.n	80036a2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800365c:	4b14      	ldr	r3, [pc, #80]	@ (80036b0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a13      	ldr	r2, [pc, #76]	@ (80036b0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003662:	f023 0304 	bic.w	r3, r3, #4
 8003666:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003668:	4b12      	ldr	r3, [pc, #72]	@ (80036b4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800366a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800366e:	f023 030c 	bic.w	r3, r3, #12
 8003672:	4a10      	ldr	r2, [pc, #64]	@ (80036b4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003674:	f043 0304 	orr.w	r3, r3, #4
 8003678:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800367c:	e011      	b.n	80036a2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800367e:	4b0c      	ldr	r3, [pc, #48]	@ (80036b0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a0b      	ldr	r2, [pc, #44]	@ (80036b0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003684:	f023 0304 	bic.w	r3, r3, #4
 8003688:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800368a:	4b0a      	ldr	r3, [pc, #40]	@ (80036b4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800368c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003690:	f023 030c 	bic.w	r3, r3, #12
 8003694:	4a07      	ldr	r2, [pc, #28]	@ (80036b4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003696:	f043 0308 	orr.w	r3, r3, #8
 800369a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800369e:	e000      	b.n	80036a2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80036a0:	bf00      	nop
  }
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	e000e010 	.word	0xe000e010
 80036b4:	44020c00 	.word	0x44020c00

080036b8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80036be:	4b17      	ldr	r3, [pc, #92]	@ (800371c <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0304 	and.w	r3, r3, #4
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d002      	beq.n	80036d0 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80036ca:	2304      	movs	r3, #4
 80036cc:	607b      	str	r3, [r7, #4]
 80036ce:	e01e      	b.n	800370e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80036d0:	4b13      	ldr	r3, [pc, #76]	@ (8003720 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80036d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	2b08      	cmp	r3, #8
 80036e0:	d00f      	beq.n	8003702 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b08      	cmp	r3, #8
 80036e6:	d80f      	bhi.n	8003708 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d003      	beq.n	80036f6 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	2b04      	cmp	r3, #4
 80036f2:	d003      	beq.n	80036fc <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80036f4:	e008      	b.n	8003708 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80036f6:	2300      	movs	r3, #0
 80036f8:	607b      	str	r3, [r7, #4]
        break;
 80036fa:	e008      	b.n	800370e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80036fc:	2301      	movs	r3, #1
 80036fe:	607b      	str	r3, [r7, #4]
        break;
 8003700:	e005      	b.n	800370e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003702:	2302      	movs	r3, #2
 8003704:	607b      	str	r3, [r7, #4]
        break;
 8003706:	e002      	b.n	800370e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003708:	2300      	movs	r3, #0
 800370a:	607b      	str	r3, [r7, #4]
        break;
 800370c:	bf00      	nop
    }
  }
  return systick_source;
 800370e:	687b      	ldr	r3, [r7, #4]
}
 8003710:	4618      	mov	r0, r3
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr
 800371c:	e000e010 	.word	0xe000e010
 8003720:	44020c00 	.word	0x44020c00

08003724 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003724:	b480      	push	{r7}
 8003726:	b087      	sub	sp, #28
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800372e:	2300      	movs	r3, #0
 8003730:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003732:	e142      	b.n	80039ba <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	2101      	movs	r1, #1
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	fa01 f303 	lsl.w	r3, r1, r3
 8003740:	4013      	ands	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2b00      	cmp	r3, #0
 8003748:	f000 8134 	beq.w	80039b4 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	2b02      	cmp	r3, #2
 8003752:	d003      	beq.n	800375c <HAL_GPIO_Init+0x38>
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	2b12      	cmp	r3, #18
 800375a:	d125      	bne.n	80037a8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	08da      	lsrs	r2, r3, #3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	3208      	adds	r2, #8
 8003764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003768:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	f003 0307 	and.w	r3, r3, #7
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	220f      	movs	r2, #15
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	43db      	mvns	r3, r3
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	4013      	ands	r3, r2
 800377e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	f003 020f 	and.w	r2, r3, #15
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	697a      	ldr	r2, [r7, #20]
 8003796:	4313      	orrs	r3, r2
 8003798:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	08da      	lsrs	r2, r3, #3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	3208      	adds	r2, #8
 80037a2:	6979      	ldr	r1, [r7, #20]
 80037a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	2203      	movs	r2, #3
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	43db      	mvns	r3, r3
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	4013      	ands	r3, r2
 80037be:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f003 0203 	and.w	r2, r3, #3
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	005b      	lsls	r3, r3, #1
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d00b      	beq.n	80037fc <HAL_GPIO_Init+0xd8>
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d007      	beq.n	80037fc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037f0:	2b11      	cmp	r3, #17
 80037f2:	d003      	beq.n	80037fc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	2b12      	cmp	r3, #18
 80037fa:	d130      	bne.n	800385e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	2203      	movs	r2, #3
 8003808:	fa02 f303 	lsl.w	r3, r2, r3
 800380c:	43db      	mvns	r3, r3
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	4013      	ands	r3, r2
 8003812:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	68da      	ldr	r2, [r3, #12]
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	005b      	lsls	r3, r3, #1
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	4313      	orrs	r3, r2
 8003824:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003832:	2201      	movs	r2, #1
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	fa02 f303 	lsl.w	r3, r2, r3
 800383a:	43db      	mvns	r3, r3
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	4013      	ands	r3, r2
 8003840:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	091b      	lsrs	r3, r3, #4
 8003848:	f003 0201 	and.w	r2, r3, #1
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	fa02 f303 	lsl.w	r3, r2, r3
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	4313      	orrs	r3, r2
 8003856:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	2b03      	cmp	r3, #3
 8003868:	d109      	bne.n	800387e <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8003872:	2b03      	cmp	r3, #3
 8003874:	d11b      	bne.n	80038ae <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d017      	beq.n	80038ae <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	2203      	movs	r2, #3
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43db      	mvns	r3, r3
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	4013      	ands	r3, r2
 8003894:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	689a      	ldr	r2, [r3, #8]
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	697a      	ldr	r2, [r7, #20]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d07c      	beq.n	80039b4 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80038ba:	4a47      	ldr	r2, [pc, #284]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	089b      	lsrs	r3, r3, #2
 80038c0:	3318      	adds	r3, #24
 80038c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038c6:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	220f      	movs	r2, #15
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	43db      	mvns	r3, r3
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	4013      	ands	r3, r2
 80038dc:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	0a9a      	lsrs	r2, r3, #10
 80038e2:	4b3e      	ldr	r3, [pc, #248]	@ (80039dc <HAL_GPIO_Init+0x2b8>)
 80038e4:	4013      	ands	r3, r2
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	f002 0203 	and.w	r2, r2, #3
 80038ec:	00d2      	lsls	r2, r2, #3
 80038ee:	4093      	lsls	r3, r2
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80038f6:	4938      	ldr	r1, [pc, #224]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	089b      	lsrs	r3, r3, #2
 80038fc:	3318      	adds	r3, #24
 80038fe:	697a      	ldr	r2, [r7, #20]
 8003900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003904:	4b34      	ldr	r3, [pc, #208]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	43db      	mvns	r3, r3
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4013      	ands	r3, r2
 8003912:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8003920:	697a      	ldr	r2, [r7, #20]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	4313      	orrs	r3, r2
 8003926:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003928:	4a2b      	ldr	r2, [pc, #172]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800392e:	4b2a      	ldr	r3, [pc, #168]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	43db      	mvns	r3, r3
 8003938:	697a      	ldr	r2, [r7, #20]
 800393a:	4013      	ands	r3, r2
 800393c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4313      	orrs	r3, r2
 8003950:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8003952:	4a21      	ldr	r2, [pc, #132]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003958:	4b1f      	ldr	r3, [pc, #124]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 800395a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800395e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	43db      	mvns	r3, r3
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	4013      	ands	r3, r2
 8003968:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800397e:	4a16      	ldr	r2, [pc, #88]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003986:	4b14      	ldr	r3, [pc, #80]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 8003988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800398c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	43db      	mvns	r3, r3
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	4013      	ands	r3, r2
 8003996:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80039ac:	4a0a      	ldr	r2, [pc, #40]	@ (80039d8 <HAL_GPIO_Init+0x2b4>)
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	3301      	adds	r3, #1
 80039b8:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	fa22 f303 	lsr.w	r3, r2, r3
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f47f aeb5 	bne.w	8003734 <HAL_GPIO_Init+0x10>
  }
}
 80039ca:	bf00      	nop
 80039cc:	bf00      	nop
 80039ce:	371c      	adds	r7, #28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	44022000 	.word	0x44022000
 80039dc:	002f7f7f 	.word	0x002f7f7f

080039e0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80039e4:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <HAL_ICACHE_Enable+0x1c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a04      	ldr	r2, [pc, #16]	@ (80039fc <HAL_ICACHE_Enable+0x1c>)
 80039ea:	f043 0301 	orr.w	r3, r3, #1
 80039ee:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr
 80039fc:	40030400 	.word	0x40030400

08003a00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b088      	sub	sp, #32
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d102      	bne.n	8003a14 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	f000 bc28 	b.w	8004264 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a14:	4b94      	ldr	r3, [pc, #592]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003a16:	69db      	ldr	r3, [r3, #28]
 8003a18:	f003 0318 	and.w	r3, r3, #24
 8003a1c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003a1e:	4b92      	ldr	r3, [pc, #584]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0310 	and.w	r3, r3, #16
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d05b      	beq.n	8003aec <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	2b08      	cmp	r3, #8
 8003a38:	d005      	beq.n	8003a46 <HAL_RCC_OscConfig+0x46>
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	2b18      	cmp	r3, #24
 8003a3e:	d114      	bne.n	8003a6a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d111      	bne.n	8003a6a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d102      	bne.n	8003a54 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	f000 bc08 	b.w	8004264 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003a54:	4b84      	ldr	r3, [pc, #528]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	041b      	lsls	r3, r3, #16
 8003a62:	4981      	ldr	r1, [pc, #516]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003a68:	e040      	b.n	8003aec <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d023      	beq.n	8003aba <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003a72:	4b7d      	ldr	r3, [pc, #500]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a7c      	ldr	r2, [pc, #496]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003a78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a7e:	f7fe f947 	bl	8001d10 <HAL_GetTick>
 8003a82:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003a84:	e008      	b.n	8003a98 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003a86:	f7fe f943 	bl	8001d10 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d901      	bls.n	8003a98 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e3e5      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003a98:	4b73      	ldr	r3, [pc, #460]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d0f0      	beq.n	8003a86 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003aa4:	4b70      	ldr	r3, [pc, #448]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a1b      	ldr	r3, [r3, #32]
 8003ab0:	041b      	lsls	r3, r3, #16
 8003ab2:	496d      	ldr	r1, [pc, #436]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	618b      	str	r3, [r1, #24]
 8003ab8:	e018      	b.n	8003aec <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003aba:	4b6b      	ldr	r3, [pc, #428]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a6a      	ldr	r2, [pc, #424]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ac4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac6:	f7fe f923 	bl	8001d10 <HAL_GetTick>
 8003aca:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003acc:	e008      	b.n	8003ae0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003ace:	f7fe f91f 	bl	8001d10 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e3c1      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003ae0:	4b61      	ldr	r3, [pc, #388]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1f0      	bne.n	8003ace <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 80a0 	beq.w	8003c3a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	2b10      	cmp	r3, #16
 8003afe:	d005      	beq.n	8003b0c <HAL_RCC_OscConfig+0x10c>
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	2b18      	cmp	r3, #24
 8003b04:	d109      	bne.n	8003b1a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	2b03      	cmp	r3, #3
 8003b0a:	d106      	bne.n	8003b1a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f040 8092 	bne.w	8003c3a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e3a4      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b22:	d106      	bne.n	8003b32 <HAL_RCC_OscConfig+0x132>
 8003b24:	4b50      	ldr	r3, [pc, #320]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a4f      	ldr	r2, [pc, #316]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b2e:	6013      	str	r3, [r2, #0]
 8003b30:	e058      	b.n	8003be4 <HAL_RCC_OscConfig+0x1e4>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d112      	bne.n	8003b60 <HAL_RCC_OscConfig+0x160>
 8003b3a:	4b4b      	ldr	r3, [pc, #300]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a4a      	ldr	r2, [pc, #296]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b44:	6013      	str	r3, [r2, #0]
 8003b46:	4b48      	ldr	r3, [pc, #288]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a47      	ldr	r2, [pc, #284]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b4c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003b50:	6013      	str	r3, [r2, #0]
 8003b52:	4b45      	ldr	r3, [pc, #276]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a44      	ldr	r2, [pc, #272]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b5c:	6013      	str	r3, [r2, #0]
 8003b5e:	e041      	b.n	8003be4 <HAL_RCC_OscConfig+0x1e4>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b68:	d112      	bne.n	8003b90 <HAL_RCC_OscConfig+0x190>
 8003b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a3e      	ldr	r2, [pc, #248]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	4b3c      	ldr	r3, [pc, #240]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a3b      	ldr	r2, [pc, #236]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b7c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003b80:	6013      	str	r3, [r2, #0]
 8003b82:	4b39      	ldr	r3, [pc, #228]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a38      	ldr	r2, [pc, #224]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	e029      	b.n	8003be4 <HAL_RCC_OscConfig+0x1e4>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003b98:	d112      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x1c0>
 8003b9a:	4b33      	ldr	r3, [pc, #204]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a32      	ldr	r2, [pc, #200]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003ba0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	4b30      	ldr	r3, [pc, #192]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a2f      	ldr	r2, [pc, #188]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003bac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bb0:	6013      	str	r3, [r2, #0]
 8003bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a2c      	ldr	r2, [pc, #176]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bbc:	6013      	str	r3, [r2, #0]
 8003bbe:	e011      	b.n	8003be4 <HAL_RCC_OscConfig+0x1e4>
 8003bc0:	4b29      	ldr	r3, [pc, #164]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a28      	ldr	r2, [pc, #160]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003bc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bca:	6013      	str	r3, [r2, #0]
 8003bcc:	4b26      	ldr	r3, [pc, #152]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a25      	ldr	r2, [pc, #148]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003bd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bd6:	6013      	str	r3, [r2, #0]
 8003bd8:	4b23      	ldr	r3, [pc, #140]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a22      	ldr	r2, [pc, #136]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003bde:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003be2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d013      	beq.n	8003c14 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bec:	f7fe f890 	bl	8001d10 <HAL_GetTick>
 8003bf0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003bf4:	f7fe f88c 	bl	8001d10 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b64      	cmp	r3, #100	@ 0x64
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e32e      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c06:	4b18      	ldr	r3, [pc, #96]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0f0      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x1f4>
 8003c12:	e012      	b.n	8003c3a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c14:	f7fe f87c 	bl	8001d10 <HAL_GetTick>
 8003c18:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003c1c:	f7fe f878 	bl	8001d10 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b64      	cmp	r3, #100	@ 0x64
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e31a      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c68 <HAL_RCC_OscConfig+0x268>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1f0      	bne.n	8003c1c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f000 809a 	beq.w	8003d7c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d005      	beq.n	8003c5a <HAL_RCC_OscConfig+0x25a>
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	2b18      	cmp	r3, #24
 8003c52:	d149      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d146      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d104      	bne.n	8003c6c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e2fe      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
 8003c66:	bf00      	nop
 8003c68:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d11c      	bne.n	8003cac <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003c72:	4b9a      	ldr	r3, [pc, #616]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0218 	and.w	r2, r3, #24
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d014      	beq.n	8003cac <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003c82:	4b96      	ldr	r3, [pc, #600]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f023 0218 	bic.w	r2, r3, #24
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	4993      	ldr	r1, [pc, #588]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003c94:	f000 fdd0 	bl	8004838 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003c98:	4b91      	ldr	r3, [pc, #580]	@ (8003ee0 <HAL_RCC_OscConfig+0x4e0>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7fd ffad 	bl	8001bfc <HAL_InitTick>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d001      	beq.n	8003cac <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e2db      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cac:	f7fe f830 	bl	8001d10 <HAL_GetTick>
 8003cb0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003cb4:	f7fe f82c 	bl	8001d10 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e2ce      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cc6:	4b85      	ldr	r3, [pc, #532]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003cd2:	4b82      	ldr	r3, [pc, #520]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	041b      	lsls	r3, r3, #16
 8003ce0:	497e      	ldr	r1, [pc, #504]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003ce6:	e049      	b.n	8003d7c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d02c      	beq.n	8003d4a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003cf0:	4b7a      	ldr	r3, [pc, #488]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f023 0218 	bic.w	r2, r3, #24
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	4977      	ldr	r1, [pc, #476]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003d02:	4b76      	ldr	r3, [pc, #472]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a75      	ldr	r2, [pc, #468]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d08:	f043 0301 	orr.w	r3, r3, #1
 8003d0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0e:	f7fd ffff 	bl	8001d10 <HAL_GetTick>
 8003d12:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d14:	e008      	b.n	8003d28 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003d16:	f7fd fffb 	bl	8001d10 <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e29d      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d28:	4b6c      	ldr	r3, [pc, #432]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d0f0      	beq.n	8003d16 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003d34:	4b69      	ldr	r3, [pc, #420]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	695b      	ldr	r3, [r3, #20]
 8003d40:	041b      	lsls	r3, r3, #16
 8003d42:	4966      	ldr	r1, [pc, #408]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	610b      	str	r3, [r1, #16]
 8003d48:	e018      	b.n	8003d7c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d4a:	4b64      	ldr	r3, [pc, #400]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a63      	ldr	r2, [pc, #396]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d50:	f023 0301 	bic.w	r3, r3, #1
 8003d54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d56:	f7fd ffdb 	bl	8001d10 <HAL_GetTick>
 8003d5a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d5c:	e008      	b.n	8003d70 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003d5e:	f7fd ffd7 	bl	8001d10 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d901      	bls.n	8003d70 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e279      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d70:	4b5a      	ldr	r3, [pc, #360]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1f0      	bne.n	8003d5e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0308 	and.w	r3, r3, #8
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d03c      	beq.n	8003e02 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d01c      	beq.n	8003dca <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d90:	4b52      	ldr	r3, [pc, #328]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d96:	4a51      	ldr	r2, [pc, #324]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003d98:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da0:	f7fd ffb6 	bl	8001d10 <HAL_GetTick>
 8003da4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003da8:	f7fd ffb2 	bl	8001d10 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e254      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003dba:	4b48      	ldr	r3, [pc, #288]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003dbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003dc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d0ef      	beq.n	8003da8 <HAL_RCC_OscConfig+0x3a8>
 8003dc8:	e01b      	b.n	8003e02 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dca:	4b44      	ldr	r3, [pc, #272]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003dcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003dd0:	4a42      	ldr	r2, [pc, #264]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003dd2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003dd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dda:	f7fd ff99 	bl	8001d10 <HAL_GetTick>
 8003dde:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003de0:	e008      	b.n	8003df4 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003de2:	f7fd ff95 	bl	8001d10 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e237      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003df4:	4b39      	ldr	r3, [pc, #228]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003df6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003dfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1ef      	bne.n	8003de2 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0304 	and.w	r3, r3, #4
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f000 80d2 	beq.w	8003fb4 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003e10:	4b34      	ldr	r3, [pc, #208]	@ (8003ee4 <HAL_RCC_OscConfig+0x4e4>)
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	f003 0301 	and.w	r3, r3, #1
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d118      	bne.n	8003e4e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003e1c:	4b31      	ldr	r3, [pc, #196]	@ (8003ee4 <HAL_RCC_OscConfig+0x4e4>)
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	4a30      	ldr	r2, [pc, #192]	@ (8003ee4 <HAL_RCC_OscConfig+0x4e4>)
 8003e22:	f043 0301 	orr.w	r3, r3, #1
 8003e26:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e28:	f7fd ff72 	bl	8001d10 <HAL_GetTick>
 8003e2c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e30:	f7fd ff6e 	bl	8001d10 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e210      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003e42:	4b28      	ldr	r3, [pc, #160]	@ (8003ee4 <HAL_RCC_OscConfig+0x4e4>)
 8003e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0f0      	beq.n	8003e30 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d108      	bne.n	8003e68 <HAL_RCC_OscConfig+0x468>
 8003e56:	4b21      	ldr	r3, [pc, #132]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003e58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e5c:	4a1f      	ldr	r2, [pc, #124]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e66:	e074      	b.n	8003f52 <HAL_RCC_OscConfig+0x552>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d118      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x4a2>
 8003e70:	4b1a      	ldr	r3, [pc, #104]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003e72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e76:	4a19      	ldr	r2, [pc, #100]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003e78:	f023 0301 	bic.w	r3, r3, #1
 8003e7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e80:	4b16      	ldr	r3, [pc, #88]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003e82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e86:	4a15      	ldr	r2, [pc, #84]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003e88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e90:	4b12      	ldr	r3, [pc, #72]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e96:	4a11      	ldr	r2, [pc, #68]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003e98:	f023 0304 	bic.w	r3, r3, #4
 8003e9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ea0:	e057      	b.n	8003f52 <HAL_RCC_OscConfig+0x552>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	2b05      	cmp	r3, #5
 8003ea8:	d11e      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x4e8>
 8003eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003eac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003eb2:	f043 0304 	orr.w	r3, r3, #4
 8003eb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003eba:	4b08      	ldr	r3, [pc, #32]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003ebc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ec0:	4a06      	ldr	r2, [pc, #24]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003ec2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ec6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003eca:	4b04      	ldr	r3, [pc, #16]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ed0:	4a02      	ldr	r2, [pc, #8]	@ (8003edc <HAL_RCC_OscConfig+0x4dc>)
 8003ed2:	f043 0301 	orr.w	r3, r3, #1
 8003ed6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003eda:	e03a      	b.n	8003f52 <HAL_RCC_OscConfig+0x552>
 8003edc:	44020c00 	.word	0x44020c00
 8003ee0:	20000004 	.word	0x20000004
 8003ee4:	44020800 	.word	0x44020800
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	2b85      	cmp	r3, #133	@ 0x85
 8003eee:	d118      	bne.n	8003f22 <HAL_RCC_OscConfig+0x522>
 8003ef0:	4ba2      	ldr	r3, [pc, #648]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003ef2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ef6:	4aa1      	ldr	r2, [pc, #644]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003ef8:	f043 0304 	orr.w	r3, r3, #4
 8003efc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f00:	4b9e      	ldr	r3, [pc, #632]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f06:	4a9d      	ldr	r2, [pc, #628]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f0c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f10:	4b9a      	ldr	r3, [pc, #616]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f16:	4a99      	ldr	r2, [pc, #612]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f18:	f043 0301 	orr.w	r3, r3, #1
 8003f1c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f20:	e017      	b.n	8003f52 <HAL_RCC_OscConfig+0x552>
 8003f22:	4b96      	ldr	r3, [pc, #600]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f28:	4a94      	ldr	r2, [pc, #592]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f2a:	f023 0301 	bic.w	r3, r3, #1
 8003f2e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f32:	4b92      	ldr	r3, [pc, #584]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f38:	4a90      	ldr	r2, [pc, #576]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f3a:	f023 0304 	bic.w	r3, r3, #4
 8003f3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f42:	4b8e      	ldr	r3, [pc, #568]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f48:	4a8c      	ldr	r2, [pc, #560]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d016      	beq.n	8003f88 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5a:	f7fd fed9 	bl	8001d10 <HAL_GetTick>
 8003f5e:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f60:	e00a      	b.n	8003f78 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f62:	f7fd fed5 	bl	8001d10 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e175      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f78:	4b80      	ldr	r3, [pc, #512]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003f7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0ed      	beq.n	8003f62 <HAL_RCC_OscConfig+0x562>
 8003f86:	e015      	b.n	8003fb4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f88:	f7fd fec2 	bl	8001d10 <HAL_GetTick>
 8003f8c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f8e:	e00a      	b.n	8003fa6 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f90:	f7fd febe 	bl	8001d10 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e15e      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fa6:	4b75      	ldr	r3, [pc, #468]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003fa8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1ed      	bne.n	8003f90 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d036      	beq.n	800402e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d019      	beq.n	8003ffc <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003fc8:	4b6c      	ldr	r3, [pc, #432]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a6b      	ldr	r2, [pc, #428]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003fce:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003fd2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd4:	f7fd fe9c 	bl	8001d10 <HAL_GetTick>
 8003fd8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003fda:	e008      	b.n	8003fee <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003fdc:	f7fd fe98 	bl	8001d10 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e13a      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003fee:	4b63      	ldr	r3, [pc, #396]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d0f0      	beq.n	8003fdc <HAL_RCC_OscConfig+0x5dc>
 8003ffa:	e018      	b.n	800402e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ffc:	4b5f      	ldr	r3, [pc, #380]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a5e      	ldr	r2, [pc, #376]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004002:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004006:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004008:	f7fd fe82 	bl	8001d10 <HAL_GetTick>
 800400c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004010:	f7fd fe7e 	bl	8001d10 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e120      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004022:	4b56      	ldr	r3, [pc, #344]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f0      	bne.n	8004010 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 8115 	beq.w	8004262 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	2b18      	cmp	r3, #24
 800403c:	f000 80af 	beq.w	800419e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004044:	2b02      	cmp	r3, #2
 8004046:	f040 8086 	bne.w	8004156 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800404a:	4b4c      	ldr	r3, [pc, #304]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a4b      	ldr	r2, [pc, #300]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004050:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004054:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004056:	f7fd fe5b 	bl	8001d10 <HAL_GetTick>
 800405a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800405e:	f7fd fe57 	bl	8001d10 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e0f9      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004070:	4b42      	ldr	r3, [pc, #264]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d1f0      	bne.n	800405e <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 800407c:	4b3f      	ldr	r3, [pc, #252]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 800407e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004080:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004084:	f023 0303 	bic.w	r3, r3, #3
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004090:	0212      	lsls	r2, r2, #8
 8004092:	430a      	orrs	r2, r1
 8004094:	4939      	ldr	r1, [pc, #228]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004096:	4313      	orrs	r3, r2
 8004098:	628b      	str	r3, [r1, #40]	@ 0x28
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800409e:	3b01      	subs	r3, #1
 80040a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040a8:	3b01      	subs	r3, #1
 80040aa:	025b      	lsls	r3, r3, #9
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b4:	3b01      	subs	r3, #1
 80040b6:	041b      	lsls	r3, r3, #16
 80040b8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c2:	3b01      	subs	r3, #1
 80040c4:	061b      	lsls	r3, r3, #24
 80040c6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80040ca:	492c      	ldr	r1, [pc, #176]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80040d0:	4b2a      	ldr	r3, [pc, #168]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 80040d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d4:	4a29      	ldr	r2, [pc, #164]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 80040d6:	f023 0310 	bic.w	r3, r3, #16
 80040da:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e0:	4a26      	ldr	r2, [pc, #152]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80040e6:	4b25      	ldr	r3, [pc, #148]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 80040e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ea:	4a24      	ldr	r2, [pc, #144]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 80040ec:	f043 0310 	orr.w	r3, r3, #16
 80040f0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80040f2:	4b22      	ldr	r3, [pc, #136]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 80040f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f6:	f023 020c 	bic.w	r2, r3, #12
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fe:	491f      	ldr	r1, [pc, #124]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004100:	4313      	orrs	r3, r2
 8004102:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8004104:	4b1d      	ldr	r3, [pc, #116]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004108:	f023 0220 	bic.w	r2, r3, #32
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004110:	491a      	ldr	r1, [pc, #104]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004112:	4313      	orrs	r3, r2
 8004114:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004116:	4b19      	ldr	r3, [pc, #100]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411a:	4a18      	ldr	r2, [pc, #96]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 800411c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004120:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8004122:	4b16      	ldr	r3, [pc, #88]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a15      	ldr	r2, [pc, #84]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004128:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800412c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412e:	f7fd fdef 	bl	8001d10 <HAL_GetTick>
 8004132:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004134:	e008      	b.n	8004148 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004136:	f7fd fdeb 	bl	8001d10 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d901      	bls.n	8004148 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e08d      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004148:	4b0c      	ldr	r3, [pc, #48]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d0f0      	beq.n	8004136 <HAL_RCC_OscConfig+0x736>
 8004154:	e085      	b.n	8004262 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8004156:	4b09      	ldr	r3, [pc, #36]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a08      	ldr	r2, [pc, #32]	@ (800417c <HAL_RCC_OscConfig+0x77c>)
 800415c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004160:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004162:	f7fd fdd5 	bl	8001d10 <HAL_GetTick>
 8004166:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004168:	e00a      	b.n	8004180 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800416a:	f7fd fdd1 	bl	8001d10 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d903      	bls.n	8004180 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e073      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
 800417c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004180:	4b3a      	ldr	r3, [pc, #232]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1ee      	bne.n	800416a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800418c:	4b37      	ldr	r3, [pc, #220]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 800418e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004190:	4a36      	ldr	r2, [pc, #216]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 8004192:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004196:	f023 0303 	bic.w	r3, r3, #3
 800419a:	6293      	str	r3, [r2, #40]	@ 0x28
 800419c:	e061      	b.n	8004262 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800419e:	4b33      	ldr	r3, [pc, #204]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 80041a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80041a4:	4b31      	ldr	r3, [pc, #196]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 80041a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041a8:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d031      	beq.n	8004216 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	f003 0203 	and.w	r2, r3, #3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041bc:	429a      	cmp	r2, r3
 80041be:	d12a      	bne.n	8004216 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	0a1b      	lsrs	r3, r3, #8
 80041c4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d122      	bne.n	8004216 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041da:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80041dc:	429a      	cmp	r2, r3
 80041de:	d11a      	bne.n	8004216 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	0a5b      	lsrs	r3, r3, #9
 80041e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ec:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d111      	bne.n	8004216 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	0c1b      	lsrs	r3, r3, #16
 80041f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041fe:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004200:	429a      	cmp	r2, r3
 8004202:	d108      	bne.n	8004216 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	0e1b      	lsrs	r3, r3, #24
 8004208:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004210:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004212:	429a      	cmp	r2, r3
 8004214:	d001      	beq.n	800421a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e024      	b.n	8004264 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800421a:	4b14      	ldr	r3, [pc, #80]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 800421c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421e:	08db      	lsrs	r3, r3, #3
 8004220:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004228:	429a      	cmp	r2, r3
 800422a:	d01a      	beq.n	8004262 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800422c:	4b0f      	ldr	r3, [pc, #60]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 800422e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004230:	4a0e      	ldr	r2, [pc, #56]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 8004232:	f023 0310 	bic.w	r3, r3, #16
 8004236:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004238:	f7fd fd6a 	bl	8001d10 <HAL_GetTick>
 800423c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800423e:	bf00      	nop
 8004240:	f7fd fd66 	bl	8001d10 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	4293      	cmp	r3, r2
 800424a:	d0f9      	beq.n	8004240 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004250:	4a06      	ldr	r2, [pc, #24]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004256:	4b05      	ldr	r3, [pc, #20]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 8004258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800425a:	4a04      	ldr	r2, [pc, #16]	@ (800426c <HAL_RCC_OscConfig+0x86c>)
 800425c:	f043 0310 	orr.w	r3, r3, #16
 8004260:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3720      	adds	r7, #32
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	44020c00 	.word	0x44020c00

08004270 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e19e      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004284:	4b83      	ldr	r3, [pc, #524]	@ (8004494 <HAL_RCC_ClockConfig+0x224>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 030f 	and.w	r3, r3, #15
 800428c:	683a      	ldr	r2, [r7, #0]
 800428e:	429a      	cmp	r2, r3
 8004290:	d910      	bls.n	80042b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004292:	4b80      	ldr	r3, [pc, #512]	@ (8004494 <HAL_RCC_ClockConfig+0x224>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f023 020f 	bic.w	r2, r3, #15
 800429a:	497e      	ldr	r1, [pc, #504]	@ (8004494 <HAL_RCC_ClockConfig+0x224>)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	4313      	orrs	r3, r2
 80042a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042a2:	4b7c      	ldr	r3, [pc, #496]	@ (8004494 <HAL_RCC_ClockConfig+0x224>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 030f 	and.w	r3, r3, #15
 80042aa:	683a      	ldr	r2, [r7, #0]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d001      	beq.n	80042b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e186      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0310 	and.w	r3, r3, #16
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d012      	beq.n	80042e6 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	695a      	ldr	r2, [r3, #20]
 80042c4:	4b74      	ldr	r3, [pc, #464]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	0a1b      	lsrs	r3, r3, #8
 80042ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d909      	bls.n	80042e6 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80042d2:	4b71      	ldr	r3, [pc, #452]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	021b      	lsls	r3, r3, #8
 80042e0:	496d      	ldr	r1, [pc, #436]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0308 	and.w	r3, r3, #8
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d012      	beq.n	8004318 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	691a      	ldr	r2, [r3, #16]
 80042f6:	4b68      	ldr	r3, [pc, #416]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 80042f8:	6a1b      	ldr	r3, [r3, #32]
 80042fa:	091b      	lsrs	r3, r3, #4
 80042fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004300:	429a      	cmp	r2, r3
 8004302:	d909      	bls.n	8004318 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004304:	4b64      	ldr	r3, [pc, #400]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	011b      	lsls	r3, r3, #4
 8004312:	4961      	ldr	r1, [pc, #388]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004314:	4313      	orrs	r3, r2
 8004316:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d010      	beq.n	8004346 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68da      	ldr	r2, [r3, #12]
 8004328:	4b5b      	ldr	r3, [pc, #364]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004330:	429a      	cmp	r2, r3
 8004332:	d908      	bls.n	8004346 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004334:	4b58      	ldr	r3, [pc, #352]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	4955      	ldr	r1, [pc, #340]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004342:	4313      	orrs	r3, r2
 8004344:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d010      	beq.n	8004374 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	689a      	ldr	r2, [r3, #8]
 8004356:	4b50      	ldr	r3, [pc, #320]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	f003 030f 	and.w	r3, r3, #15
 800435e:	429a      	cmp	r2, r3
 8004360:	d908      	bls.n	8004374 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004362:	4b4d      	ldr	r3, [pc, #308]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	f023 020f 	bic.w	r2, r3, #15
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	494a      	ldr	r1, [pc, #296]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004370:	4313      	orrs	r3, r2
 8004372:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 8093 	beq.w	80044a8 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	2b03      	cmp	r3, #3
 8004388:	d107      	bne.n	800439a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800438a:	4b43      	ldr	r3, [pc, #268]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d121      	bne.n	80043da <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e113      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d107      	bne.n	80043b2 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043a2:	4b3d      	ldr	r3, [pc, #244]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d115      	bne.n	80043da <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e107      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d107      	bne.n	80043ca <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80043ba:	4b37      	ldr	r3, [pc, #220]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d109      	bne.n	80043da <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e0fb      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043ca:	4b33      	ldr	r3, [pc, #204]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e0f3      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80043da:	4b2f      	ldr	r3, [pc, #188]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	f023 0203 	bic.w	r2, r3, #3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	492c      	ldr	r1, [pc, #176]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043ec:	f7fd fc90 	bl	8001d10 <HAL_GetTick>
 80043f0:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2b03      	cmp	r3, #3
 80043f8:	d112      	bne.n	8004420 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043fa:	e00a      	b.n	8004412 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80043fc:	f7fd fc88 	bl	8001d10 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440a:	4293      	cmp	r3, r2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e0d7      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004412:	4b21      	ldr	r3, [pc, #132]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	f003 0318 	and.w	r3, r3, #24
 800441a:	2b18      	cmp	r3, #24
 800441c:	d1ee      	bne.n	80043fc <HAL_RCC_ClockConfig+0x18c>
 800441e:	e043      	b.n	80044a8 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2b02      	cmp	r3, #2
 8004426:	d112      	bne.n	800444e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004428:	e00a      	b.n	8004440 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800442a:	f7fd fc71 	bl	8001d10 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004438:	4293      	cmp	r3, r2
 800443a:	d901      	bls.n	8004440 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e0c0      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004440:	4b15      	ldr	r3, [pc, #84]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	f003 0318 	and.w	r3, r3, #24
 8004448:	2b10      	cmp	r3, #16
 800444a:	d1ee      	bne.n	800442a <HAL_RCC_ClockConfig+0x1ba>
 800444c:	e02c      	b.n	80044a8 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d122      	bne.n	800449c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004456:	e00a      	b.n	800446e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004458:	f7fd fc5a 	bl	8001d10 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004466:	4293      	cmp	r3, r2
 8004468:	d901      	bls.n	800446e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e0a9      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800446e:	4b0a      	ldr	r3, [pc, #40]	@ (8004498 <HAL_RCC_ClockConfig+0x228>)
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	f003 0318 	and.w	r3, r3, #24
 8004476:	2b08      	cmp	r3, #8
 8004478:	d1ee      	bne.n	8004458 <HAL_RCC_ClockConfig+0x1e8>
 800447a:	e015      	b.n	80044a8 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800447c:	f7fd fc48 	bl	8001d10 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800448a:	4293      	cmp	r3, r2
 800448c:	d906      	bls.n	800449c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e097      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
 8004492:	bf00      	nop
 8004494:	40022000 	.word	0x40022000
 8004498:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800449c:	4b4b      	ldr	r3, [pc, #300]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	f003 0318 	and.w	r3, r3, #24
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d1e9      	bne.n	800447c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d010      	beq.n	80044d6 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	4b44      	ldr	r3, [pc, #272]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	f003 030f 	and.w	r3, r3, #15
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d208      	bcs.n	80044d6 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80044c4:	4b41      	ldr	r3, [pc, #260]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	f023 020f 	bic.w	r2, r3, #15
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	493e      	ldr	r1, [pc, #248]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044d6:	4b3e      	ldr	r3, [pc, #248]	@ (80045d0 <HAL_RCC_ClockConfig+0x360>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 030f 	and.w	r3, r3, #15
 80044de:	683a      	ldr	r2, [r7, #0]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d210      	bcs.n	8004506 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044e4:	4b3a      	ldr	r3, [pc, #232]	@ (80045d0 <HAL_RCC_ClockConfig+0x360>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f023 020f 	bic.w	r2, r3, #15
 80044ec:	4938      	ldr	r1, [pc, #224]	@ (80045d0 <HAL_RCC_ClockConfig+0x360>)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044f4:	4b36      	ldr	r3, [pc, #216]	@ (80045d0 <HAL_RCC_ClockConfig+0x360>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 030f 	and.w	r3, r3, #15
 80044fc:	683a      	ldr	r2, [r7, #0]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d001      	beq.n	8004506 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e05d      	b.n	80045c2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0304 	and.w	r3, r3, #4
 800450e:	2b00      	cmp	r3, #0
 8004510:	d010      	beq.n	8004534 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	68da      	ldr	r2, [r3, #12]
 8004516:	4b2d      	ldr	r3, [pc, #180]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800451e:	429a      	cmp	r2, r3
 8004520:	d208      	bcs.n	8004534 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004522:	4b2a      	ldr	r3, [pc, #168]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 8004524:	6a1b      	ldr	r3, [r3, #32]
 8004526:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	4927      	ldr	r1, [pc, #156]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 8004530:	4313      	orrs	r3, r2
 8004532:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d012      	beq.n	8004566 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	691a      	ldr	r2, [r3, #16]
 8004544:	4b21      	ldr	r3, [pc, #132]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 8004546:	6a1b      	ldr	r3, [r3, #32]
 8004548:	091b      	lsrs	r3, r3, #4
 800454a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800454e:	429a      	cmp	r2, r3
 8004550:	d209      	bcs.n	8004566 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004552:	4b1e      	ldr	r3, [pc, #120]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	491a      	ldr	r1, [pc, #104]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 8004562:	4313      	orrs	r3, r2
 8004564:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0310 	and.w	r3, r3, #16
 800456e:	2b00      	cmp	r3, #0
 8004570:	d012      	beq.n	8004598 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	695a      	ldr	r2, [r3, #20]
 8004576:	4b15      	ldr	r3, [pc, #84]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	0a1b      	lsrs	r3, r3, #8
 800457c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004580:	429a      	cmp	r2, r3
 8004582:	d209      	bcs.n	8004598 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004584:	4b11      	ldr	r3, [pc, #68]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	695b      	ldr	r3, [r3, #20]
 8004590:	021b      	lsls	r3, r3, #8
 8004592:	490e      	ldr	r1, [pc, #56]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 8004594:	4313      	orrs	r3, r2
 8004596:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004598:	f000 f822 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 800459c:	4602      	mov	r2, r0
 800459e:	4b0b      	ldr	r3, [pc, #44]	@ (80045cc <HAL_RCC_ClockConfig+0x35c>)
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	f003 030f 	and.w	r3, r3, #15
 80045a6:	490b      	ldr	r1, [pc, #44]	@ (80045d4 <HAL_RCC_ClockConfig+0x364>)
 80045a8:	5ccb      	ldrb	r3, [r1, r3]
 80045aa:	fa22 f303 	lsr.w	r3, r2, r3
 80045ae:	4a0a      	ldr	r2, [pc, #40]	@ (80045d8 <HAL_RCC_ClockConfig+0x368>)
 80045b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80045b2:	4b0a      	ldr	r3, [pc, #40]	@ (80045dc <HAL_RCC_ClockConfig+0x36c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fd fb20 	bl	8001bfc <HAL_InitTick>
 80045bc:	4603      	mov	r3, r0
 80045be:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80045c0:	7afb      	ldrb	r3, [r7, #11]
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	44020c00 	.word	0x44020c00
 80045d0:	40022000 	.word	0x40022000
 80045d4:	0800fb30 	.word	0x0800fb30
 80045d8:	20000000 	.word	0x20000000
 80045dc:	20000004 	.word	0x20000004

080045e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b089      	sub	sp, #36	@ 0x24
 80045e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80045e6:	4b8c      	ldr	r3, [pc, #560]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	f003 0318 	and.w	r3, r3, #24
 80045ee:	2b08      	cmp	r3, #8
 80045f0:	d102      	bne.n	80045f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80045f2:	4b8a      	ldr	r3, [pc, #552]	@ (800481c <HAL_RCC_GetSysClockFreq+0x23c>)
 80045f4:	61fb      	str	r3, [r7, #28]
 80045f6:	e107      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045f8:	4b87      	ldr	r3, [pc, #540]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 80045fa:	69db      	ldr	r3, [r3, #28]
 80045fc:	f003 0318 	and.w	r3, r3, #24
 8004600:	2b00      	cmp	r3, #0
 8004602:	d112      	bne.n	800462a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004604:	4b84      	ldr	r3, [pc, #528]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0320 	and.w	r3, r3, #32
 800460c:	2b00      	cmp	r3, #0
 800460e:	d009      	beq.n	8004624 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004610:	4b81      	ldr	r3, [pc, #516]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	08db      	lsrs	r3, r3, #3
 8004616:	f003 0303 	and.w	r3, r3, #3
 800461a:	4a81      	ldr	r2, [pc, #516]	@ (8004820 <HAL_RCC_GetSysClockFreq+0x240>)
 800461c:	fa22 f303 	lsr.w	r3, r2, r3
 8004620:	61fb      	str	r3, [r7, #28]
 8004622:	e0f1      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004624:	4b7e      	ldr	r3, [pc, #504]	@ (8004820 <HAL_RCC_GetSysClockFreq+0x240>)
 8004626:	61fb      	str	r3, [r7, #28]
 8004628:	e0ee      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800462a:	4b7b      	ldr	r3, [pc, #492]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 800462c:	69db      	ldr	r3, [r3, #28]
 800462e:	f003 0318 	and.w	r3, r3, #24
 8004632:	2b10      	cmp	r3, #16
 8004634:	d102      	bne.n	800463c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004636:	4b7b      	ldr	r3, [pc, #492]	@ (8004824 <HAL_RCC_GetSysClockFreq+0x244>)
 8004638:	61fb      	str	r3, [r7, #28]
 800463a:	e0e5      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800463c:	4b76      	ldr	r3, [pc, #472]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 800463e:	69db      	ldr	r3, [r3, #28]
 8004640:	f003 0318 	and.w	r3, r3, #24
 8004644:	2b18      	cmp	r3, #24
 8004646:	f040 80dd 	bne.w	8004804 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800464a:	4b73      	ldr	r3, [pc, #460]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 800464c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464e:	f003 0303 	and.w	r3, r3, #3
 8004652:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004654:	4b70      	ldr	r3, [pc, #448]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 8004656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004658:	0a1b      	lsrs	r3, r3, #8
 800465a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800465e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004660:	4b6d      	ldr	r3, [pc, #436]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 8004662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004664:	091b      	lsrs	r3, r3, #4
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800466c:	4b6a      	ldr	r3, [pc, #424]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 800466e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004670:	08db      	lsrs	r3, r3, #3
 8004672:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	fb02 f303 	mul.w	r3, r2, r3
 800467c:	ee07 3a90 	vmov	s15, r3
 8004680:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004684:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	2b00      	cmp	r3, #0
 800468c:	f000 80b7 	beq.w	80047fe <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	2b01      	cmp	r3, #1
 8004694:	d003      	beq.n	800469e <HAL_RCC_GetSysClockFreq+0xbe>
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	2b03      	cmp	r3, #3
 800469a:	d056      	beq.n	800474a <HAL_RCC_GetSysClockFreq+0x16a>
 800469c:	e077      	b.n	800478e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800469e:	4b5e      	ldr	r3, [pc, #376]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d02d      	beq.n	8004706 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80046aa:	4b5b      	ldr	r3, [pc, #364]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	08db      	lsrs	r3, r3, #3
 80046b0:	f003 0303 	and.w	r3, r3, #3
 80046b4:	4a5a      	ldr	r2, [pc, #360]	@ (8004820 <HAL_RCC_GetSysClockFreq+0x240>)
 80046b6:	fa22 f303 	lsr.w	r3, r2, r3
 80046ba:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	ee07 3a90 	vmov	s15, r3
 80046c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	ee07 3a90 	vmov	s15, r3
 80046cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046d4:	4b50      	ldr	r3, [pc, #320]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 80046d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046dc:	ee07 3a90 	vmov	s15, r3
 80046e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80046e4:	ed97 6a02 	vldr	s12, [r7, #8]
 80046e8:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004828 <HAL_RCC_GetSysClockFreq+0x248>
 80046ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80046f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80046f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80046fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004700:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004704:	e065      	b.n	80047d2 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	ee07 3a90 	vmov	s15, r3
 800470c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004710:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800482c <HAL_RCC_GetSysClockFreq+0x24c>
 8004714:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004718:	4b3f      	ldr	r3, [pc, #252]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 800471a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800471c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004720:	ee07 3a90 	vmov	s15, r3
 8004724:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004728:	ed97 6a02 	vldr	s12, [r7, #8]
 800472c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004828 <HAL_RCC_GetSysClockFreq+0x248>
 8004730:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004734:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004738:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800473c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004740:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004744:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004748:	e043      	b.n	80047d2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	ee07 3a90 	vmov	s15, r3
 8004750:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004754:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004830 <HAL_RCC_GetSysClockFreq+0x250>
 8004758:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800475c:	4b2e      	ldr	r3, [pc, #184]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 800475e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004760:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004764:	ee07 3a90 	vmov	s15, r3
 8004768:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800476c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004770:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004828 <HAL_RCC_GetSysClockFreq+0x248>
 8004774:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004778:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800477c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004780:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004784:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004788:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800478c:	e021      	b.n	80047d2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	ee07 3a90 	vmov	s15, r3
 8004794:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004798:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004834 <HAL_RCC_GetSysClockFreq+0x254>
 800479c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 80047a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047a8:	ee07 3a90 	vmov	s15, r3
 80047ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80047b0:	ed97 6a02 	vldr	s12, [r7, #8]
 80047b4:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004828 <HAL_RCC_GetSysClockFreq+0x248>
 80047b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80047c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047cc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80047d0:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80047d2:	4b11      	ldr	r3, [pc, #68]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x238>)
 80047d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d6:	0a5b      	lsrs	r3, r3, #9
 80047d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047dc:	3301      	adds	r3, #1
 80047de:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	ee07 3a90 	vmov	s15, r3
 80047e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047ea:	edd7 6a06 	vldr	s13, [r7, #24]
 80047ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047f6:	ee17 3a90 	vmov	r3, s15
 80047fa:	61fb      	str	r3, [r7, #28]
 80047fc:	e004      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80047fe:	2300      	movs	r3, #0
 8004800:	61fb      	str	r3, [r7, #28]
 8004802:	e001      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004804:	4b06      	ldr	r3, [pc, #24]	@ (8004820 <HAL_RCC_GetSysClockFreq+0x240>)
 8004806:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004808:	69fb      	ldr	r3, [r7, #28]
}
 800480a:	4618      	mov	r0, r3
 800480c:	3724      	adds	r7, #36	@ 0x24
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop
 8004818:	44020c00 	.word	0x44020c00
 800481c:	003d0900 	.word	0x003d0900
 8004820:	03d09000 	.word	0x03d09000
 8004824:	017d7840 	.word	0x017d7840
 8004828:	46000000 	.word	0x46000000
 800482c:	4c742400 	.word	0x4c742400
 8004830:	4bbebc20 	.word	0x4bbebc20
 8004834:	4a742400 	.word	0x4a742400

08004838 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800483c:	f7ff fed0 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 8004840:	4602      	mov	r2, r0
 8004842:	4b08      	ldr	r3, [pc, #32]	@ (8004864 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004844:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004846:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800484a:	4907      	ldr	r1, [pc, #28]	@ (8004868 <HAL_RCC_GetHCLKFreq+0x30>)
 800484c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800484e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004852:	fa22 f303 	lsr.w	r3, r2, r3
 8004856:	4a05      	ldr	r2, [pc, #20]	@ (800486c <HAL_RCC_GetHCLKFreq+0x34>)
 8004858:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800485a:	4b04      	ldr	r3, [pc, #16]	@ (800486c <HAL_RCC_GetHCLKFreq+0x34>)
 800485c:	681b      	ldr	r3, [r3, #0]
}
 800485e:	4618      	mov	r0, r3
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	44020c00 	.word	0x44020c00
 8004868:	0800fb30 	.word	0x0800fb30
 800486c:	20000000 	.word	0x20000000

08004870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004874:	f7ff ffe0 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 8004878:	4602      	mov	r2, r0
 800487a:	4b06      	ldr	r3, [pc, #24]	@ (8004894 <HAL_RCC_GetPCLK1Freq+0x24>)
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	091b      	lsrs	r3, r3, #4
 8004880:	f003 0307 	and.w	r3, r3, #7
 8004884:	4904      	ldr	r1, [pc, #16]	@ (8004898 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004886:	5ccb      	ldrb	r3, [r1, r3]
 8004888:	f003 031f 	and.w	r3, r3, #31
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004890:	4618      	mov	r0, r3
 8004892:	bd80      	pop	{r7, pc}
 8004894:	44020c00 	.word	0x44020c00
 8004898:	0800fb40 	.word	0x0800fb40

0800489c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80048a0:	f7ff ffca 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 80048a4:	4602      	mov	r2, r0
 80048a6:	4b06      	ldr	r3, [pc, #24]	@ (80048c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	0a1b      	lsrs	r3, r3, #8
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	4904      	ldr	r1, [pc, #16]	@ (80048c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80048b2:	5ccb      	ldrb	r3, [r1, r3]
 80048b4:	f003 031f 	and.w	r3, r3, #31
 80048b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048bc:	4618      	mov	r0, r3
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	44020c00 	.word	0x44020c00
 80048c4:	0800fb40 	.word	0x0800fb40

080048c8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80048cc:	f7ff ffb4 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 80048d0:	4602      	mov	r2, r0
 80048d2:	4b06      	ldr	r3, [pc, #24]	@ (80048ec <HAL_RCC_GetPCLK3Freq+0x24>)
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	0b1b      	lsrs	r3, r3, #12
 80048d8:	f003 0307 	and.w	r3, r3, #7
 80048dc:	4904      	ldr	r1, [pc, #16]	@ (80048f0 <HAL_RCC_GetPCLK3Freq+0x28>)
 80048de:	5ccb      	ldrb	r3, [r1, r3]
 80048e0:	f003 031f 	and.w	r3, r3, #31
 80048e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	44020c00 	.word	0x44020c00
 80048f0:	0800fb40 	.word	0x0800fb40

080048f4 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80048f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048f8:	b0d8      	sub	sp, #352	@ 0x160
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004900:	2300      	movs	r3, #0
 8004902:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004906:	2300      	movs	r3, #0
 8004908:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800490c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004914:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004918:	2500      	movs	r5, #0
 800491a:	ea54 0305 	orrs.w	r3, r4, r5
 800491e:	d00b      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004920:	4bcd      	ldr	r3, [pc, #820]	@ (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004922:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004926:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800492a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800492e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004930:	4ac9      	ldr	r2, [pc, #804]	@ (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004932:	430b      	orrs	r3, r1
 8004934:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004938:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800493c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004940:	f002 0801 	and.w	r8, r2, #1
 8004944:	f04f 0900 	mov.w	r9, #0
 8004948:	ea58 0309 	orrs.w	r3, r8, r9
 800494c:	d042      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800494e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004954:	2b05      	cmp	r3, #5
 8004956:	d823      	bhi.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004958:	a201      	add	r2, pc, #4	@ (adr r2, 8004960 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800495a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800495e:	bf00      	nop
 8004960:	080049a9 	.word	0x080049a9
 8004964:	08004979 	.word	0x08004979
 8004968:	0800498d 	.word	0x0800498d
 800496c:	080049a9 	.word	0x080049a9
 8004970:	080049a9 	.word	0x080049a9
 8004974:	080049a9 	.word	0x080049a9
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004978:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800497c:	3308      	adds	r3, #8
 800497e:	4618      	mov	r0, r3
 8004980:	f004 fee0 	bl	8009744 <RCCEx_PLL2_Config>
 8004984:	4603      	mov	r3, r0
 8004986:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800498a:	e00e      	b.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800498c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004990:	3330      	adds	r3, #48	@ 0x30
 8004992:	4618      	mov	r0, r3
 8004994:	f004 ff6e 	bl	8009874 <RCCEx_PLL3_Config>
 8004998:	4603      	mov	r3, r0
 800499a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800499e:	e004      	b.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80049a6:	e000      	b.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80049a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10c      	bne.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80049b2:	4ba9      	ldr	r3, [pc, #676]	@ (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80049b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80049b8:	f023 0107 	bic.w	r1, r3, #7
 80049bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c2:	4aa5      	ldr	r2, [pc, #660]	@ (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80049c4:	430b      	orrs	r3, r1
 80049c6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80049ca:	e003      	b.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049cc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049d0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049dc:	f002 0a02 	and.w	sl, r2, #2
 80049e0:	f04f 0b00 	mov.w	fp, #0
 80049e4:	ea5a 030b 	orrs.w	r3, sl, fp
 80049e8:	f000 8088 	beq.w	8004afc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80049ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049f2:	2b28      	cmp	r3, #40	@ 0x28
 80049f4:	d868      	bhi.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80049f6:	a201      	add	r2, pc, #4	@ (adr r2, 80049fc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80049f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fc:	08004ad1 	.word	0x08004ad1
 8004a00:	08004ac9 	.word	0x08004ac9
 8004a04:	08004ac9 	.word	0x08004ac9
 8004a08:	08004ac9 	.word	0x08004ac9
 8004a0c:	08004ac9 	.word	0x08004ac9
 8004a10:	08004ac9 	.word	0x08004ac9
 8004a14:	08004ac9 	.word	0x08004ac9
 8004a18:	08004ac9 	.word	0x08004ac9
 8004a1c:	08004aa1 	.word	0x08004aa1
 8004a20:	08004ac9 	.word	0x08004ac9
 8004a24:	08004ac9 	.word	0x08004ac9
 8004a28:	08004ac9 	.word	0x08004ac9
 8004a2c:	08004ac9 	.word	0x08004ac9
 8004a30:	08004ac9 	.word	0x08004ac9
 8004a34:	08004ac9 	.word	0x08004ac9
 8004a38:	08004ac9 	.word	0x08004ac9
 8004a3c:	08004ab5 	.word	0x08004ab5
 8004a40:	08004ac9 	.word	0x08004ac9
 8004a44:	08004ac9 	.word	0x08004ac9
 8004a48:	08004ac9 	.word	0x08004ac9
 8004a4c:	08004ac9 	.word	0x08004ac9
 8004a50:	08004ac9 	.word	0x08004ac9
 8004a54:	08004ac9 	.word	0x08004ac9
 8004a58:	08004ac9 	.word	0x08004ac9
 8004a5c:	08004ad1 	.word	0x08004ad1
 8004a60:	08004ac9 	.word	0x08004ac9
 8004a64:	08004ac9 	.word	0x08004ac9
 8004a68:	08004ac9 	.word	0x08004ac9
 8004a6c:	08004ac9 	.word	0x08004ac9
 8004a70:	08004ac9 	.word	0x08004ac9
 8004a74:	08004ac9 	.word	0x08004ac9
 8004a78:	08004ac9 	.word	0x08004ac9
 8004a7c:	08004ad1 	.word	0x08004ad1
 8004a80:	08004ac9 	.word	0x08004ac9
 8004a84:	08004ac9 	.word	0x08004ac9
 8004a88:	08004ac9 	.word	0x08004ac9
 8004a8c:	08004ac9 	.word	0x08004ac9
 8004a90:	08004ac9 	.word	0x08004ac9
 8004a94:	08004ac9 	.word	0x08004ac9
 8004a98:	08004ac9 	.word	0x08004ac9
 8004a9c:	08004ad1 	.word	0x08004ad1
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004aa0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004aa4:	3308      	adds	r3, #8
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f004 fe4c 	bl	8009744 <RCCEx_PLL2_Config>
 8004aac:	4603      	mov	r3, r0
 8004aae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004ab2:	e00e      	b.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ab4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ab8:	3330      	adds	r3, #48	@ 0x30
 8004aba:	4618      	mov	r0, r3
 8004abc:	f004 feda 	bl	8009874 <RCCEx_PLL3_Config>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004ac6:	e004      	b.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004ace:	e000      	b.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8004ad0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ad2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10c      	bne.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004ada:	4b5f      	ldr	r3, [pc, #380]	@ (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004adc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ae0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004ae4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aea:	4a5b      	ldr	r2, [pc, #364]	@ (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004aec:	430b      	orrs	r3, r1
 8004aee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004af2:	e003      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004af4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004af8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004afc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b04:	f002 0304 	and.w	r3, r2, #4
 8004b08:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004b12:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8004b16:	460b      	mov	r3, r1
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	d04e      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004b1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b22:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004b26:	d02c      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8004b28:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004b2c:	d825      	bhi.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004b2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b32:	d028      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b38:	d81f      	bhi.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004b3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b3c:	d025      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x296>
 8004b3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b40:	d81b      	bhi.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004b42:	2b80      	cmp	r3, #128	@ 0x80
 8004b44:	d00f      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004b46:	2b80      	cmp	r3, #128	@ 0x80
 8004b48:	d817      	bhi.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d01f      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8004b4e:	2b40      	cmp	r3, #64	@ 0x40
 8004b50:	d113      	bne.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b56:	3308      	adds	r3, #8
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f004 fdf3 	bl	8009744 <RCCEx_PLL2_Config>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004b64:	e014      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b6a:	3330      	adds	r3, #48	@ 0x30
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f004 fe81 	bl	8009874 <RCCEx_PLL3_Config>
 8004b72:	4603      	mov	r3, r0
 8004b74:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004b78:	e00a      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004b80:	e006      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004b82:	bf00      	nop
 8004b84:	e004      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004b86:	bf00      	nop
 8004b88:	e002      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004b8a:	bf00      	nop
 8004b8c:	e000      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004b8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b90:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d10c      	bne.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004b98:	4b2f      	ldr	r3, [pc, #188]	@ (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004b9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b9e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004ba2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ba8:	4a2b      	ldr	r2, [pc, #172]	@ (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004baa:	430b      	orrs	r3, r1
 8004bac:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004bb0:	e003      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bb2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bb6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004bba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc2:	f002 0308 	and.w	r3, r2, #8
 8004bc6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8004bca:	2300      	movs	r3, #0
 8004bcc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8004bd0:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	d056      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8004bda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004be0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004be4:	d031      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004be6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004bea:	d82a      	bhi.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004bec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bf0:	d02d      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8004bf2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bf6:	d824      	bhi.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004bf8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004bfc:	d029      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8004bfe:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c02:	d81e      	bhi.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c08:	d011      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8004c0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c0e:	d818      	bhi.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d023      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004c14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c18:	d113      	bne.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c1e:	3308      	adds	r3, #8
 8004c20:	4618      	mov	r0, r3
 8004c22:	f004 fd8f 	bl	8009744 <RCCEx_PLL2_Config>
 8004c26:	4603      	mov	r3, r0
 8004c28:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004c2c:	e017      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c32:	3330      	adds	r3, #48	@ 0x30
 8004c34:	4618      	mov	r0, r3
 8004c36:	f004 fe1d 	bl	8009874 <RCCEx_PLL3_Config>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004c40:	e00d      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c48:	e009      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004c4a:	bf00      	nop
 8004c4c:	e007      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004c4e:	bf00      	nop
 8004c50:	e005      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004c52:	bf00      	nop
 8004c54:	e003      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004c56:	bf00      	nop
 8004c58:	44020c00 	.word	0x44020c00
        break;
 8004c5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d10c      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004c66:	4bbb      	ldr	r3, [pc, #748]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004c68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c6c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004c70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c76:	4ab7      	ldr	r2, [pc, #732]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004c78:	430b      	orrs	r3, r1
 8004c7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004c7e:	e003      	b.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c84:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c90:	f002 0310 	and.w	r3, r2, #16
 8004c94:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004c98:	2300      	movs	r3, #0
 8004c9a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004c9e:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	d053      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004ca8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004cb2:	d031      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004cb4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004cb8:	d82a      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004cba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cbe:	d02d      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004cc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cc4:	d824      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004cc6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004cca:	d029      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004ccc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004cd0:	d81e      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004cd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cd6:	d011      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004cd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cdc:	d818      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d020      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8004ce2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ce6:	d113      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ce8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cec:	3308      	adds	r3, #8
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f004 fd28 	bl	8009744 <RCCEx_PLL2_Config>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8004cfa:	e014      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004cfc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d00:	3330      	adds	r3, #48	@ 0x30
 8004d02:	4618      	mov	r0, r3
 8004d04:	f004 fdb6 	bl	8009874 <RCCEx_PLL3_Config>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8004d0e:	e00a      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004d16:	e006      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004d18:	bf00      	nop
 8004d1a:	e004      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004d1c:	bf00      	nop
 8004d1e:	e002      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004d20:	bf00      	nop
 8004d22:	e000      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004d24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10c      	bne.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004d2e:	4b89      	ldr	r3, [pc, #548]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004d30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004d34:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004d38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d3e:	4a85      	ldr	r2, [pc, #532]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004d40:	430b      	orrs	r3, r1
 8004d42:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004d46:	e003      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d48:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d4c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004d50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d58:	f002 0320 	and.w	r3, r2, #32
 8004d5c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004d60:	2300      	movs	r3, #0
 8004d62:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004d66:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	d053      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8004d70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d76:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004d7a:	d031      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8004d7c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004d80:	d82a      	bhi.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004d82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d86:	d02d      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004d88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d8c:	d824      	bhi.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004d8e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004d92:	d029      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004d94:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004d98:	d81e      	bhi.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004d9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d9e:	d011      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da4:	d818      	bhi.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d020      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8004daa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dae:	d113      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004db0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004db4:	3308      	adds	r3, #8
 8004db6:	4618      	mov	r0, r3
 8004db8:	f004 fcc4 	bl	8009744 <RCCEx_PLL2_Config>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004dc2:	e014      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004dc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dc8:	3330      	adds	r3, #48	@ 0x30
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f004 fd52 	bl	8009874 <RCCEx_PLL3_Config>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004dd6:	e00a      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004dde:	e006      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004de0:	bf00      	nop
 8004de2:	e004      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004de4:	bf00      	nop
 8004de6:	e002      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004de8:	bf00      	nop
 8004dea:	e000      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004dec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10c      	bne.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8004df6:	4b57      	ldr	r3, [pc, #348]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004df8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004dfc:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8004e00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e06:	4a53      	ldr	r2, [pc, #332]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004e08:	430b      	orrs	r3, r1
 8004e0a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004e0e:	e003      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e10:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e14:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004e18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e20:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004e24:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004e28:	2300      	movs	r3, #0
 8004e2a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004e2e:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8004e32:	460b      	mov	r3, r1
 8004e34:	4313      	orrs	r3, r2
 8004e36:	d053      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8004e38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e3e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004e42:	d031      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8004e44:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004e48:	d82a      	bhi.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004e4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e4e:	d02d      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8004e50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e54:	d824      	bhi.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004e56:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e5a:	d029      	beq.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004e5c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e60:	d81e      	bhi.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004e62:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e66:	d011      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004e68:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e6c:	d818      	bhi.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d020      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004e72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e76:	d113      	bne.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e7c:	3308      	adds	r3, #8
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f004 fc60 	bl	8009744 <RCCEx_PLL2_Config>
 8004e84:	4603      	mov	r3, r0
 8004e86:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004e8a:	e014      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e90:	3330      	adds	r3, #48	@ 0x30
 8004e92:	4618      	mov	r0, r3
 8004e94:	f004 fcee 	bl	8009874 <RCCEx_PLL3_Config>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004e9e:	e00a      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004ea6:	e006      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004ea8:	bf00      	nop
 8004eaa:	e004      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004eac:	bf00      	nop
 8004eae:	e002      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004eb0:	bf00      	nop
 8004eb2:	e000      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004eb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eb6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10c      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8004ebe:	4b25      	ldr	r3, [pc, #148]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004ec0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ec4:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8004ec8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ece:	4a21      	ldr	r2, [pc, #132]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004ed0:	430b      	orrs	r3, r1
 8004ed2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004ed6:	e003      	b.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004edc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004ee0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004eec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004ef6:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8004efa:	460b      	mov	r3, r1
 8004efc:	4313      	orrs	r3, r2
 8004efe:	d055      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8004f00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f06:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004f0a:	d033      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8004f0c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004f10:	d82c      	bhi.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004f12:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f16:	d02f      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8004f18:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f1c:	d826      	bhi.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004f1e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004f22:	d02b      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8004f24:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004f28:	d820      	bhi.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004f2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f2e:	d013      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004f30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f34:	d81a      	bhi.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d022      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8004f3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f3e:	d115      	bne.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f44:	3308      	adds	r3, #8
 8004f46:	4618      	mov	r0, r3
 8004f48:	f004 fbfc 	bl	8009744 <RCCEx_PLL2_Config>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004f52:	e016      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8004f54:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f5c:	3330      	adds	r3, #48	@ 0x30
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f004 fc88 	bl	8009874 <RCCEx_PLL3_Config>
 8004f64:	4603      	mov	r3, r0
 8004f66:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004f6a:	e00a      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f72:	e006      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004f74:	bf00      	nop
 8004f76:	e004      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004f78:	bf00      	nop
 8004f7a:	e002      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004f7c:	bf00      	nop
 8004f7e:	e000      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004f80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10c      	bne.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8004f8a:	4bbb      	ldr	r3, [pc, #748]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004f8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004f90:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004f94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f9a:	4ab7      	ldr	r2, [pc, #732]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004f9c:	430b      	orrs	r3, r1
 8004f9e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004fa2:	e003      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fa4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fa8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8004fac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb4:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8004fb8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004fc2:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	d053      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8004fcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fd2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004fd6:	d031      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x748>
 8004fd8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004fdc:	d82a      	bhi.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004fde:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004fe2:	d02d      	beq.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8004fe4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004fe8:	d824      	bhi.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004fea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004fee:	d029      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8004ff0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ff4:	d81e      	bhi.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004ff6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ffa:	d011      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8004ffc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005000:	d818      	bhi.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005002:	2b00      	cmp	r3, #0
 8005004:	d020      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8005006:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800500a:	d113      	bne.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800500c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005010:	3308      	adds	r3, #8
 8005012:	4618      	mov	r0, r3
 8005014:	f004 fb96 	bl	8009744 <RCCEx_PLL2_Config>
 8005018:	4603      	mov	r3, r0
 800501a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 800501e:	e014      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005020:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005024:	3330      	adds	r3, #48	@ 0x30
 8005026:	4618      	mov	r0, r3
 8005028:	f004 fc24 	bl	8009874 <RCCEx_PLL3_Config>
 800502c:	4603      	mov	r3, r0
 800502e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8005032:	e00a      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800503a:	e006      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800503c:	bf00      	nop
 800503e:	e004      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005040:	bf00      	nop
 8005042:	e002      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005044:	bf00      	nop
 8005046:	e000      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005048:	bf00      	nop
    }

    if (ret == HAL_OK)
 800504a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800504e:	2b00      	cmp	r3, #0
 8005050:	d10c      	bne.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8005052:	4b89      	ldr	r3, [pc, #548]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005054:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005058:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800505c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005060:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005062:	4a85      	ldr	r2, [pc, #532]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005064:	430b      	orrs	r3, r1
 8005066:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800506a:	e003      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800506c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005070:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8005074:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005080:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005084:	2300      	movs	r3, #0
 8005086:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800508a:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800508e:	460b      	mov	r3, r1
 8005090:	4313      	orrs	r3, r2
 8005092:	d055      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8005094:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005098:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800509c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80050a0:	d031      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x812>
 80050a2:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80050a6:	d82a      	bhi.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80050a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050ac:	d02d      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x816>
 80050ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050b2:	d824      	bhi.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80050b4:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80050b8:	d029      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x81a>
 80050ba:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80050be:	d81e      	bhi.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80050c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050c4:	d011      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 80050c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050ca:	d818      	bhi.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d020      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 80050d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050d4:	d113      	bne.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050da:	3308      	adds	r3, #8
 80050dc:	4618      	mov	r0, r3
 80050de:	f004 fb31 	bl	8009744 <RCCEx_PLL2_Config>
 80050e2:	4603      	mov	r3, r0
 80050e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 80050e8:	e014      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80050ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050ee:	3330      	adds	r3, #48	@ 0x30
 80050f0:	4618      	mov	r0, r3
 80050f2:	f004 fbbf 	bl	8009874 <RCCEx_PLL3_Config>
 80050f6:	4603      	mov	r3, r0
 80050f8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 80050fc:	e00a      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005104:	e006      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005106:	bf00      	nop
 8005108:	e004      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800510a:	bf00      	nop
 800510c:	e002      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800510e:	bf00      	nop
 8005110:	e000      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005112:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005114:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005118:	2b00      	cmp	r3, #0
 800511a:	d10d      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 800511c:	4b56      	ldr	r3, [pc, #344]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800511e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005122:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8005126:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800512a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800512e:	4a52      	ldr	r2, [pc, #328]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005130:	430b      	orrs	r3, r1
 8005132:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005136:	e003      	b.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005138:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800513c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8005140:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005148:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800514c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005150:	2300      	movs	r3, #0
 8005152:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005156:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800515a:	460b      	mov	r3, r1
 800515c:	4313      	orrs	r3, r2
 800515e:	d044      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8005160:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005164:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005168:	2b05      	cmp	r3, #5
 800516a:	d823      	bhi.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800516c:	a201      	add	r2, pc, #4	@ (adr r2, 8005174 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800516e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005172:	bf00      	nop
 8005174:	080051bd 	.word	0x080051bd
 8005178:	0800518d 	.word	0x0800518d
 800517c:	080051a1 	.word	0x080051a1
 8005180:	080051bd 	.word	0x080051bd
 8005184:	080051bd 	.word	0x080051bd
 8005188:	080051bd 	.word	0x080051bd
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800518c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005190:	3308      	adds	r3, #8
 8005192:	4618      	mov	r0, r3
 8005194:	f004 fad6 	bl	8009744 <RCCEx_PLL2_Config>
 8005198:	4603      	mov	r3, r0
 800519a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800519e:	e00e      	b.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80051a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051a4:	3330      	adds	r3, #48	@ 0x30
 80051a6:	4618      	mov	r0, r3
 80051a8:	f004 fb64 	bl	8009874 <RCCEx_PLL3_Config>
 80051ac:	4603      	mov	r3, r0
 80051ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 80051b2:	e004      	b.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80051ba:	e000      	b.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 80051bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d10d      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 80051c6:	4b2c      	ldr	r3, [pc, #176]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80051c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80051cc:	f023 0107 	bic.w	r1, r3, #7
 80051d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051d8:	4a27      	ldr	r2, [pc, #156]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80051da:	430b      	orrs	r3, r1
 80051dc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80051e0:	e003      	b.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051e6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 80051ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80051f6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80051fa:	2300      	movs	r3, #0
 80051fc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005200:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005204:	460b      	mov	r3, r1
 8005206:	4313      	orrs	r3, r2
 8005208:	d04f      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 800520a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800520e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005212:	2b50      	cmp	r3, #80	@ 0x50
 8005214:	d029      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8005216:	2b50      	cmp	r3, #80	@ 0x50
 8005218:	d823      	bhi.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800521a:	2b40      	cmp	r3, #64	@ 0x40
 800521c:	d027      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 800521e:	2b40      	cmp	r3, #64	@ 0x40
 8005220:	d81f      	bhi.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005222:	2b30      	cmp	r3, #48	@ 0x30
 8005224:	d025      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8005226:	2b30      	cmp	r3, #48	@ 0x30
 8005228:	d81b      	bhi.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800522a:	2b20      	cmp	r3, #32
 800522c:	d00f      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800522e:	2b20      	cmp	r3, #32
 8005230:	d817      	bhi.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005232:	2b00      	cmp	r3, #0
 8005234:	d022      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x988>
 8005236:	2b10      	cmp	r3, #16
 8005238:	d113      	bne.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800523a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800523e:	3308      	adds	r3, #8
 8005240:	4618      	mov	r0, r3
 8005242:	f004 fa7f 	bl	8009744 <RCCEx_PLL2_Config>
 8005246:	4603      	mov	r3, r0
 8005248:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 800524c:	e017      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800524e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005252:	3330      	adds	r3, #48	@ 0x30
 8005254:	4618      	mov	r0, r3
 8005256:	f004 fb0d 	bl	8009874 <RCCEx_PLL3_Config>
 800525a:	4603      	mov	r3, r0
 800525c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005260:	e00d      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005268:	e009      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800526a:	bf00      	nop
 800526c:	e007      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800526e:	bf00      	nop
 8005270:	e005      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005272:	bf00      	nop
 8005274:	e003      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8005276:	bf00      	nop
 8005278:	44020c00 	.word	0x44020c00
        break;
 800527c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800527e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005282:	2b00      	cmp	r3, #0
 8005284:	d10d      	bne.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8005286:	4baf      	ldr	r3, [pc, #700]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005288:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800528c:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8005290:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005298:	4aaa      	ldr	r2, [pc, #680]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800529a:	430b      	orrs	r3, r1
 800529c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80052a0:	e003      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80052b6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80052ba:	2300      	movs	r3, #0
 80052bc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80052c0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80052c4:	460b      	mov	r3, r1
 80052c6:	4313      	orrs	r3, r2
 80052c8:	d055      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80052ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052d2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80052d6:	d031      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0xa48>
 80052d8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80052dc:	d82a      	bhi.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80052de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052e2:	d02d      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80052e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052e8:	d824      	bhi.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80052ea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052ee:	d029      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80052f0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052f4:	d81e      	bhi.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80052f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052fa:	d011      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 80052fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005300:	d818      	bhi.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8005302:	2b00      	cmp	r3, #0
 8005304:	d020      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8005306:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800530a:	d113      	bne.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800530c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005310:	3308      	adds	r3, #8
 8005312:	4618      	mov	r0, r3
 8005314:	f004 fa16 	bl	8009744 <RCCEx_PLL2_Config>
 8005318:	4603      	mov	r3, r0
 800531a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800531e:	e014      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005320:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005324:	3330      	adds	r3, #48	@ 0x30
 8005326:	4618      	mov	r0, r3
 8005328:	f004 faa4 	bl	8009874 <RCCEx_PLL3_Config>
 800532c:	4603      	mov	r3, r0
 800532e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8005332:	e00a      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800533a:	e006      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800533c:	bf00      	nop
 800533e:	e004      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005340:	bf00      	nop
 8005342:	e002      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005344:	bf00      	nop
 8005346:	e000      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800534a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800534e:	2b00      	cmp	r3, #0
 8005350:	d10d      	bne.n	800536e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005352:	4b7c      	ldr	r3, [pc, #496]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005358:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800535c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005360:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005364:	4a77      	ldr	r2, [pc, #476]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005366:	430b      	orrs	r3, r1
 8005368:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800536c:	e003      	b.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800536e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005372:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005376:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800537a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005382:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005386:	2300      	movs	r3, #0
 8005388:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800538c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005390:	460b      	mov	r3, r1
 8005392:	4313      	orrs	r3, r2
 8005394:	d03d      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8005396:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800539a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800539e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80053a2:	d01b      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xae8>
 80053a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80053a8:	d814      	bhi.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80053aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053ae:	d017      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 80053b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053b4:	d80e      	bhi.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d014      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 80053ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053be:	d109      	bne.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053c4:	3330      	adds	r3, #48	@ 0x30
 80053c6:	4618      	mov	r0, r3
 80053c8:	f004 fa54 	bl	8009874 <RCCEx_PLL3_Config>
 80053cc:	4603      	mov	r3, r0
 80053ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80053d2:	e008      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80053da:	e004      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80053dc:	bf00      	nop
 80053de:	e002      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80053e0:	bf00      	nop
 80053e2:	e000      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80053e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10d      	bne.n	800540a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80053ee:	4b55      	ldr	r3, [pc, #340]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80053f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80053f4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80053f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005400:	4a50      	ldr	r2, [pc, #320]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005402:	430b      	orrs	r3, r1
 8005404:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005408:	e003      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800540a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800540e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005412:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800541e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005422:	2300      	movs	r3, #0
 8005424:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005428:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800542c:	460b      	mov	r3, r1
 800542e:	4313      	orrs	r3, r2
 8005430:	d03d      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8005432:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005436:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800543a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800543e:	d01b      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8005440:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005444:	d814      	bhi.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8005446:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800544a:	d017      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0xb88>
 800544c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005450:	d80e      	bhi.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8005452:	2b00      	cmp	r3, #0
 8005454:	d014      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8005456:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800545a:	d109      	bne.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800545c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005460:	3330      	adds	r3, #48	@ 0x30
 8005462:	4618      	mov	r0, r3
 8005464:	f004 fa06 	bl	8009874 <RCCEx_PLL3_Config>
 8005468:	4603      	mov	r3, r0
 800546a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800546e:	e008      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005476:	e004      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005478:	bf00      	nop
 800547a:	e002      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800547c:	bf00      	nop
 800547e:	e000      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005480:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005482:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005486:	2b00      	cmp	r3, #0
 8005488:	d10d      	bne.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800548a:	4b2e      	ldr	r3, [pc, #184]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800548c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005490:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005494:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005498:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800549c:	4a29      	ldr	r2, [pc, #164]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800549e:	430b      	orrs	r3, r1
 80054a0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80054a4:	e003      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054aa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80054ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80054be:	2300      	movs	r3, #0
 80054c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80054c4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80054c8:	460b      	mov	r3, r1
 80054ca:	4313      	orrs	r3, r2
 80054cc:	d040      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80054ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80054d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80054da:	d01b      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 80054dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80054e0:	d814      	bhi.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80054e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054e6:	d017      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80054e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054ec:	d80e      	bhi.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d014      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80054f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054f6:	d109      	bne.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80054f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054fc:	3330      	adds	r3, #48	@ 0x30
 80054fe:	4618      	mov	r0, r3
 8005500:	f004 f9b8 	bl	8009874 <RCCEx_PLL3_Config>
 8005504:	4603      	mov	r3, r0
 8005506:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 800550a:	e008      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005512:	e004      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8005514:	bf00      	nop
 8005516:	e002      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8005518:	bf00      	nop
 800551a:	e000      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800551c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800551e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005522:	2b00      	cmp	r3, #0
 8005524:	d110      	bne.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005526:	4b07      	ldr	r3, [pc, #28]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005528:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800552c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005530:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005534:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005538:	4a02      	ldr	r2, [pc, #8]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800553a:	430b      	orrs	r3, r1
 800553c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005540:	e006      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8005542:	bf00      	nop
 8005544:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005548:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800554c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005550:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005558:	2100      	movs	r1, #0
 800555a:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 800555e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005562:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005566:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800556a:	460b      	mov	r3, r1
 800556c:	4313      	orrs	r3, r2
 800556e:	d03d      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8005570:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005574:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005578:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800557c:	d01b      	beq.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800557e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005582:	d814      	bhi.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005584:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005588:	d017      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800558a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800558e:	d80e      	bhi.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005590:	2b00      	cmp	r3, #0
 8005592:	d014      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8005594:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005598:	d109      	bne.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800559a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800559e:	3330      	adds	r3, #48	@ 0x30
 80055a0:	4618      	mov	r0, r3
 80055a2:	f004 f967 	bl	8009874 <RCCEx_PLL3_Config>
 80055a6:	4603      	mov	r3, r0
 80055a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 80055ac:	e008      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80055b4:	e004      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80055b6:	bf00      	nop
 80055b8:	e002      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80055ba:	bf00      	nop
 80055bc:	e000      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80055be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055c0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10d      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80055c8:	4bbe      	ldr	r3, [pc, #760]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80055ca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80055ce:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80055d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055da:	4aba      	ldr	r2, [pc, #744]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80055dc:	430b      	orrs	r3, r1
 80055de:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80055e2:	e003      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055e8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80055ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80055f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055fc:	2300      	movs	r3, #0
 80055fe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005602:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005606:	460b      	mov	r3, r1
 8005608:	4313      	orrs	r3, r2
 800560a:	d035      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 800560c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005610:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005614:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005618:	d015      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800561a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800561e:	d80e      	bhi.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005620:	2b00      	cmp	r3, #0
 8005622:	d012      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8005624:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005628:	d109      	bne.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800562a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800562e:	3330      	adds	r3, #48	@ 0x30
 8005630:	4618      	mov	r0, r3
 8005632:	f004 f91f 	bl	8009874 <RCCEx_PLL3_Config>
 8005636:	4603      	mov	r3, r0
 8005638:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 800563c:	e006      	b.n	800564c <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005644:	e002      	b.n	800564c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8005646:	bf00      	nop
 8005648:	e000      	b.n	800564c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800564a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800564c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10d      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8005654:	4b9b      	ldr	r3, [pc, #620]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005656:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800565a:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800565e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005662:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005666:	4a97      	ldr	r2, [pc, #604]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005668:	430b      	orrs	r3, r1
 800566a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800566e:	e003      	b.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005670:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005674:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005678:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800567c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005680:	2100      	movs	r1, #0
 8005682:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8005686:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800568a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800568e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005692:	460b      	mov	r3, r1
 8005694:	4313      	orrs	r3, r2
 8005696:	d00e      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005698:	4b8a      	ldr	r3, [pc, #552]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800569a:	69db      	ldr	r3, [r3, #28]
 800569c:	4a89      	ldr	r2, [pc, #548]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800569e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80056a2:	61d3      	str	r3, [r2, #28]
 80056a4:	4b87      	ldr	r3, [pc, #540]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80056a6:	69d9      	ldr	r1, [r3, #28]
 80056a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056ac:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80056b0:	4a84      	ldr	r2, [pc, #528]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80056b2:	430b      	orrs	r3, r1
 80056b4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80056b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056be:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80056c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056c6:	2300      	movs	r3, #0
 80056c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80056cc:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80056d0:	460b      	mov	r3, r1
 80056d2:	4313      	orrs	r3, r2
 80056d4:	d055      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80056d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80056de:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80056e2:	d031      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80056e4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80056e8:	d82a      	bhi.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80056ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ee:	d02d      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80056f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056f4:	d824      	bhi.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80056f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056fa:	d029      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80056fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005700:	d81e      	bhi.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005702:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005706:	d011      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8005708:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800570c:	d818      	bhi.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800570e:	2b00      	cmp	r3, #0
 8005710:	d020      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8005712:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005716:	d113      	bne.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005718:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800571c:	3308      	adds	r3, #8
 800571e:	4618      	mov	r0, r3
 8005720:	f004 f810 	bl	8009744 <RCCEx_PLL2_Config>
 8005724:	4603      	mov	r3, r0
 8005726:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800572a:	e014      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800572c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005730:	3330      	adds	r3, #48	@ 0x30
 8005732:	4618      	mov	r0, r3
 8005734:	f004 f89e 	bl	8009874 <RCCEx_PLL3_Config>
 8005738:	4603      	mov	r3, r0
 800573a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800573e:	e00a      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005746:	e006      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005748:	bf00      	nop
 800574a:	e004      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800574c:	bf00      	nop
 800574e:	e002      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005750:	bf00      	nop
 8005752:	e000      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005756:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10d      	bne.n	800577a <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800575e:	4b59      	ldr	r3, [pc, #356]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005760:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005764:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005768:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800576c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005770:	4a54      	ldr	r2, [pc, #336]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005772:	430b      	orrs	r3, r1
 8005774:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005778:	e003      	b.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800577a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800577e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005782:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800578e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005792:	2300      	movs	r3, #0
 8005794:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005798:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800579c:	460b      	mov	r3, r1
 800579e:	4313      	orrs	r3, r2
 80057a0:	d055      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80057a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80057aa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80057ae:	d031      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 80057b0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80057b4:	d82a      	bhi.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80057b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057ba:	d02d      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 80057bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057c0:	d824      	bhi.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80057c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80057c6:	d029      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80057c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80057cc:	d81e      	bhi.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80057ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057d2:	d011      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80057d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057d8:	d818      	bhi.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d020      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80057de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057e2:	d113      	bne.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057e8:	3308      	adds	r3, #8
 80057ea:	4618      	mov	r0, r3
 80057ec:	f003 ffaa 	bl	8009744 <RCCEx_PLL2_Config>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80057f6:	e014      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057fc:	3330      	adds	r3, #48	@ 0x30
 80057fe:	4618      	mov	r0, r3
 8005800:	f004 f838 	bl	8009874 <RCCEx_PLL3_Config>
 8005804:	4603      	mov	r3, r0
 8005806:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800580a:	e00a      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005812:	e006      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005814:	bf00      	nop
 8005816:	e004      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005818:	bf00      	nop
 800581a:	e002      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800581c:	bf00      	nop
 800581e:	e000      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005820:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005822:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10d      	bne.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800582a:	4b26      	ldr	r3, [pc, #152]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800582c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005830:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005834:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005838:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800583c:	4a21      	ldr	r2, [pc, #132]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800583e:	430b      	orrs	r3, r1
 8005840:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005844:	e003      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005846:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800584a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800584e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005856:	2100      	movs	r1, #0
 8005858:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 800585c:	f003 0320 	and.w	r3, r3, #32
 8005860:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005864:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005868:	460b      	mov	r3, r1
 800586a:	4313      	orrs	r3, r2
 800586c:	d057      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800586e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005872:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005876:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800587a:	d033      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 800587c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005880:	d82c      	bhi.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005882:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005886:	d02f      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8005888:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800588c:	d826      	bhi.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800588e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005892:	d02b      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005894:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005898:	d820      	bhi.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800589a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800589e:	d013      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80058a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058a4:	d81a      	bhi.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d022      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 80058aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058ae:	d115      	bne.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80058b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058b4:	3308      	adds	r3, #8
 80058b6:	4618      	mov	r0, r3
 80058b8:	f003 ff44 	bl	8009744 <RCCEx_PLL2_Config>
 80058bc:	4603      	mov	r3, r0
 80058be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80058c2:	e016      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80058c4:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058cc:	3330      	adds	r3, #48	@ 0x30
 80058ce:	4618      	mov	r0, r3
 80058d0:	f003 ffd0 	bl	8009874 <RCCEx_PLL3_Config>
 80058d4:	4603      	mov	r3, r0
 80058d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80058da:	e00a      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80058e2:	e006      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80058e4:	bf00      	nop
 80058e6:	e004      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80058e8:	bf00      	nop
 80058ea:	e002      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80058ec:	bf00      	nop
 80058ee:	e000      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80058f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10d      	bne.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80058fa:	4bbb      	ldr	r3, [pc, #748]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80058fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005900:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005904:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005908:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800590c:	4ab6      	ldr	r2, [pc, #728]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800590e:	430b      	orrs	r3, r1
 8005910:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005914:	e003      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005916:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800591a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 800591e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005926:	2100      	movs	r1, #0
 8005928:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800592c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005930:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005934:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005938:	460b      	mov	r3, r1
 800593a:	4313      	orrs	r3, r2
 800593c:	d055      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 800593e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005942:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005946:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800594a:	d031      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 800594c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005950:	d82a      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005952:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005956:	d02d      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8005958:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800595c:	d824      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800595e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005962:	d029      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005964:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005968:	d81e      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800596a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800596e:	d011      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8005970:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005974:	d818      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005976:	2b00      	cmp	r3, #0
 8005978:	d020      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800597a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800597e:	d113      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005980:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005984:	3308      	adds	r3, #8
 8005986:	4618      	mov	r0, r3
 8005988:	f003 fedc 	bl	8009744 <RCCEx_PLL2_Config>
 800598c:	4603      	mov	r3, r0
 800598e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005992:	e014      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005994:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005998:	3330      	adds	r3, #48	@ 0x30
 800599a:	4618      	mov	r0, r3
 800599c:	f003 ff6a 	bl	8009874 <RCCEx_PLL3_Config>
 80059a0:	4603      	mov	r3, r0
 80059a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80059a6:	e00a      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80059ae:	e006      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80059b0:	bf00      	nop
 80059b2:	e004      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80059b4:	bf00      	nop
 80059b6:	e002      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80059b8:	bf00      	nop
 80059ba:	e000      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80059bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10d      	bne.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80059c6:	4b88      	ldr	r3, [pc, #544]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80059c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80059cc:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80059d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80059d8:	4a83      	ldr	r2, [pc, #524]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80059da:	430b      	orrs	r3, r1
 80059dc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80059e0:	e003      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059e6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80059ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f2:	2100      	movs	r1, #0
 80059f4:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80059f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a00:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005a04:	460b      	mov	r3, r1
 8005a06:	4313      	orrs	r3, r2
 8005a08:	d055      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8005a0a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a0e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a12:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005a16:	d031      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8005a18:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005a1c:	d82a      	bhi.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005a1e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a22:	d02d      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8005a24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a28:	d824      	bhi.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005a2a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005a2e:	d029      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8005a30:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005a34:	d81e      	bhi.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005a36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a3a:	d011      	beq.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8005a3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a40:	d818      	bhi.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d020      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8005a46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a4a:	d113      	bne.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a50:	3308      	adds	r3, #8
 8005a52:	4618      	mov	r0, r3
 8005a54:	f003 fe76 	bl	8009744 <RCCEx_PLL2_Config>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005a5e:	e014      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005a60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a64:	3330      	adds	r3, #48	@ 0x30
 8005a66:	4618      	mov	r0, r3
 8005a68:	f003 ff04 	bl	8009874 <RCCEx_PLL3_Config>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005a72:	e00a      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a7a:	e006      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005a7c:	bf00      	nop
 8005a7e:	e004      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005a80:	bf00      	nop
 8005a82:	e002      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005a84:	bf00      	nop
 8005a86:	e000      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10d      	bne.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8005a92:	4b55      	ldr	r3, [pc, #340]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005a94:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005a98:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005a9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aa0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005aa4:	4a50      	ldr	r2, [pc, #320]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005aa6:	430b      	orrs	r3, r1
 8005aa8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005aac:	e003      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ab2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8005ab6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abe:	2100      	movs	r1, #0
 8005ac0:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8005ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ac8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005acc:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	d055      	beq.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8005ad6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ada:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005ade:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ae2:	d031      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8005ae4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ae8:	d82a      	bhi.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aee:	d02d      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8005af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af4:	d824      	bhi.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005af6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005afa:	d029      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8005afc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005b00:	d81e      	bhi.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005b02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b06:	d011      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8005b08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b0c:	d818      	bhi.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d020      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8005b12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b16:	d113      	bne.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b1c:	3308      	adds	r3, #8
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f003 fe10 	bl	8009744 <RCCEx_PLL2_Config>
 8005b24:	4603      	mov	r3, r0
 8005b26:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005b2a:	e014      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005b2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b30:	3330      	adds	r3, #48	@ 0x30
 8005b32:	4618      	mov	r0, r3
 8005b34:	f003 fe9e 	bl	8009874 <RCCEx_PLL3_Config>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005b3e:	e00a      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b46:	e006      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005b48:	bf00      	nop
 8005b4a:	e004      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005b4c:	bf00      	nop
 8005b4e:	e002      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005b50:	bf00      	nop
 8005b52:	e000      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005b54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10d      	bne.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8005b5e:	4b22      	ldr	r3, [pc, #136]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005b60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005b64:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005b68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b6c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005b70:	4a1d      	ldr	r2, [pc, #116]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005b72:	430b      	orrs	r3, r1
 8005b74:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005b78:	e003      	b.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b7e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005b82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005b8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005b92:	2300      	movs	r3, #0
 8005b94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005b98:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	d055      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005ba2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ba6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005baa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bae:	d035      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8005bb0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bb4:	d82e      	bhi.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005bb6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bba:	d031      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8005bbc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bc0:	d828      	bhi.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005bc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bc6:	d01b      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8005bc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bcc:	d822      	bhi.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d003      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8005bd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bd6:	d009      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8005bd8:	e01c      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bda:	4b03      	ldr	r3, [pc, #12]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bde:	4a02      	ldr	r2, [pc, #8]	@ (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005be0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005be4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005be6:	e01c      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8005be8:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005bec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bf0:	3308      	adds	r3, #8
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f003 fda6 	bl	8009744 <RCCEx_PLL2_Config>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005bfe:	e010      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c04:	3330      	adds	r3, #48	@ 0x30
 8005c06:	4618      	mov	r0, r3
 8005c08:	f003 fe34 	bl	8009874 <RCCEx_PLL3_Config>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005c12:	e006      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c1a:	e002      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005c1c:	bf00      	nop
 8005c1e:	e000      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005c20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c22:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d10d      	bne.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8005c2a:	4bc3      	ldr	r3, [pc, #780]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005c2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c30:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005c34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c3c:	4abe      	ldr	r2, [pc, #760]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005c3e:	430b      	orrs	r3, r1
 8005c40:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005c44:	e003      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c46:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c4a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8005c4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c56:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005c5a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c5e:	2300      	movs	r3, #0
 8005c60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c64:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005c68:	460b      	mov	r3, r1
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	d051      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005c6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c72:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005c76:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c7a:	d033      	beq.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005c7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c80:	d82c      	bhi.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005c82:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005c86:	d02d      	beq.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005c88:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005c8c:	d826      	bhi.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005c8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c92:	d019      	beq.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005c94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c98:	d820      	bhi.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8005c9e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005ca2:	d007      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005ca4:	e01a      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ca6:	4ba4      	ldr	r3, [pc, #656]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005caa:	4aa3      	ldr	r2, [pc, #652]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005cac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cb0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005cb2:	e018      	b.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005cb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cb8:	3308      	adds	r3, #8
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f003 fd42 	bl	8009744 <RCCEx_PLL2_Config>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005cc6:	e00e      	b.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005cc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ccc:	3330      	adds	r3, #48	@ 0x30
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f003 fdd0 	bl	8009874 <RCCEx_PLL3_Config>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005cda:	e004      	b.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ce2:	e000      	b.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8005ce4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ce6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d10d      	bne.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8005cee:	4b92      	ldr	r3, [pc, #584]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005cf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005cf4:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8005cf8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cfc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005d00:	4a8d      	ldr	r2, [pc, #564]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005d02:	430b      	orrs	r3, r1
 8005d04:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005d08:	e003      	b.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d0e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005d12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005d1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d20:	2300      	movs	r3, #0
 8005d22:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005d24:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005d28:	460b      	mov	r3, r1
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	d032      	beq.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005d2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d32:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005d36:	2b05      	cmp	r3, #5
 8005d38:	d80f      	bhi.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8005d3a:	2b03      	cmp	r3, #3
 8005d3c:	d211      	bcs.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d911      	bls.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d109      	bne.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d4a:	3308      	adds	r3, #8
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f003 fcf9 	bl	8009744 <RCCEx_PLL2_Config>
 8005d52:	4603      	mov	r3, r0
 8005d54:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d58:	e006      	b.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d60:	e002      	b.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005d62:	bf00      	nop
 8005d64:	e000      	b.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005d66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d68:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d10d      	bne.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005d70:	4b71      	ldr	r3, [pc, #452]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005d72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d76:	f023 0107 	bic.w	r1, r3, #7
 8005d7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d7e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005d82:	4a6d      	ldr	r2, [pc, #436]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005d84:	430b      	orrs	r3, r1
 8005d86:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005d8a:	e003      	b.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d8c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d90:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005d94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	6739      	str	r1, [r7, #112]	@ 0x70
 8005da0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005da4:	677b      	str	r3, [r7, #116]	@ 0x74
 8005da6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005daa:	460b      	mov	r3, r1
 8005dac:	4313      	orrs	r3, r2
 8005dae:	d024      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005db0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005db4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d005      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8005dbc:	2b08      	cmp	r3, #8
 8005dbe:	d005      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005dc6:	e002      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005dc8:	bf00      	nop
 8005dca:	e000      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005dcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d10d      	bne.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8005dd6:	4b58      	ldr	r3, [pc, #352]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005dd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ddc:	f023 0108 	bic.w	r1, r3, #8
 8005de0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005de4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005de8:	4a53      	ldr	r2, [pc, #332]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005dea:	430b      	orrs	r3, r1
 8005dec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005df0:	e003      	b.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005df2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005df6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005dfa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e02:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005e06:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e08:	2300      	movs	r3, #0
 8005e0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e0c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005e10:	460b      	mov	r3, r1
 8005e12:	4313      	orrs	r3, r2
 8005e14:	f000 80b9 	beq.w	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005e18:	4b48      	ldr	r3, [pc, #288]	@ (8005f3c <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1c:	4a47      	ldr	r2, [pc, #284]	@ (8005f3c <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005e1e:	f043 0301 	orr.w	r3, r3, #1
 8005e22:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e24:	f7fb ff74 	bl	8001d10 <HAL_GetTick>
 8005e28:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005e2c:	e00b      	b.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e2e:	f7fb ff6f 	bl	8001d10 <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d903      	bls.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e44:	e005      	b.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005e46:	4b3d      	ldr	r3, [pc, #244]	@ (8005f3c <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0ed      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8005e52:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f040 8093 	bne.w	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005e5c:	4b36      	ldr	r3, [pc, #216]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005e5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e66:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005e6a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d023      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8005e72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e76:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8005e7a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d01b      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e82:	4b2d      	ldr	r3, [pc, #180]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005e84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e8c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e90:	4b29      	ldr	r3, [pc, #164]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e96:	4a28      	ldr	r2, [pc, #160]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005e98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ea0:	4b25      	ldr	r3, [pc, #148]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005ea2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ea6:	4a24      	ldr	r2, [pc, #144]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005ea8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005eb0:	4a21      	ldr	r2, [pc, #132]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005eb2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005eb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005eba:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d019      	beq.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ec6:	f7fb ff23 	bl	8001d10 <HAL_GetTick>
 8005eca:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ece:	e00d      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ed0:	f7fb ff1e 	bl	8001d10 <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005eda:	1ad2      	subs	r2, r2, r3
 8005edc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d903      	bls.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8005eea:	e006      	b.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005eec:	4b12      	ldr	r3, [pc, #72]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005eee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ef2:	f003 0302 	and.w	r3, r3, #2
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d0ea      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8005efa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d13a      	bne.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005f02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f06:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005f0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f12:	d115      	bne.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8005f14:	4b08      	ldr	r3, [pc, #32]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005f1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f20:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005f24:	091b      	lsrs	r3, r3, #4
 8005f26:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005f2a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005f2e:	4a02      	ldr	r2, [pc, #8]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f30:	430b      	orrs	r3, r1
 8005f32:	61d3      	str	r3, [r2, #28]
 8005f34:	e00a      	b.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8005f36:	bf00      	nop
 8005f38:	44020c00 	.word	0x44020c00
 8005f3c:	44020800 	.word	0x44020800
 8005f40:	4b9f      	ldr	r3, [pc, #636]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	4a9e      	ldr	r2, [pc, #632]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005f46:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005f4a:	61d3      	str	r3, [r2, #28]
 8005f4c:	4b9c      	ldr	r3, [pc, #624]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005f4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f52:	4a9b      	ldr	r2, [pc, #620]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005f54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f58:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005f5c:	4b98      	ldr	r3, [pc, #608]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005f5e:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005f62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f66:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005f6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f6e:	4a94      	ldr	r2, [pc, #592]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005f70:	430b      	orrs	r3, r1
 8005f72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005f76:	e008      	b.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005f78:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f7c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8005f80:	e003      	b.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f86:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005f8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f92:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005f96:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f98:	2300      	movs	r3, #0
 8005f9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f9c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	d035      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005fa6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005faa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005fae:	2b30      	cmp	r3, #48	@ 0x30
 8005fb0:	d014      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8005fb2:	2b30      	cmp	r3, #48	@ 0x30
 8005fb4:	d80e      	bhi.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005fb6:	2b20      	cmp	r3, #32
 8005fb8:	d012      	beq.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8005fba:	2b20      	cmp	r3, #32
 8005fbc:	d80a      	bhi.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d010      	beq.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8005fc2:	2b10      	cmp	r3, #16
 8005fc4:	d106      	bne.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fc6:	4b7e      	ldr	r3, [pc, #504]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fca:	4a7d      	ldr	r2, [pc, #500]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005fcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fd0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005fd2:	e008      	b.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005fda:	e004      	b.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005fdc:	bf00      	nop
 8005fde:	e002      	b.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005fe0:	bf00      	nop
 8005fe2:	e000      	b.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005fe4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fe6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d10d      	bne.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005fee:	4b74      	ldr	r3, [pc, #464]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ff0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ff4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005ff8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ffc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006000:	4a6f      	ldr	r2, [pc, #444]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006002:	430b      	orrs	r3, r1
 8006004:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006008:	e003      	b.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800600a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800600e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006012:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601a:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800601e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006020:	2300      	movs	r3, #0
 8006022:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006024:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006028:	460b      	mov	r3, r1
 800602a:	4313      	orrs	r3, r2
 800602c:	d033      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800602e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006032:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006036:	2b00      	cmp	r3, #0
 8006038:	d002      	beq.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 800603a:	2b40      	cmp	r3, #64	@ 0x40
 800603c:	d007      	beq.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x175a>
 800603e:	e010      	b.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006040:	4b5f      	ldr	r3, [pc, #380]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006044:	4a5e      	ldr	r2, [pc, #376]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006046:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800604a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800604c:	e00d      	b.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800604e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006052:	3308      	adds	r3, #8
 8006054:	4618      	mov	r0, r3
 8006056:	f003 fb75 	bl	8009744 <RCCEx_PLL2_Config>
 800605a:	4603      	mov	r3, r0
 800605c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006060:	e003      	b.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006068:	bf00      	nop
    }

    if (ret == HAL_OK)
 800606a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800606e:	2b00      	cmp	r3, #0
 8006070:	d10d      	bne.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8006072:	4b53      	ldr	r3, [pc, #332]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006074:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006078:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800607c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006080:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006084:	4a4e      	ldr	r2, [pc, #312]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006086:	430b      	orrs	r3, r1
 8006088:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800608c:	e003      	b.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800608e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006092:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006096:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800609a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80060a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80060a4:	2300      	movs	r3, #0
 80060a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80060a8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80060ac:	460b      	mov	r3, r1
 80060ae:	4313      	orrs	r3, r2
 80060b0:	d033      	beq.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 80060b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060b6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d002      	beq.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 80060be:	2b80      	cmp	r3, #128	@ 0x80
 80060c0:	d007      	beq.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 80060c2:	e010      	b.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060c4:	4b3e      	ldr	r3, [pc, #248]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80060c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c8:	4a3d      	ldr	r2, [pc, #244]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80060ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060ce:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 80060d0:	e00d      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80060d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060d6:	3308      	adds	r3, #8
 80060d8:	4618      	mov	r0, r3
 80060da:	f003 fb33 	bl	8009744 <RCCEx_PLL2_Config>
 80060de:	4603      	mov	r3, r0
 80060e0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 80060e4:	e003      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80060ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10d      	bne.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 80060f6:	4b32      	ldr	r3, [pc, #200]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80060f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80060fc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8006100:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006104:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006108:	4a2d      	ldr	r2, [pc, #180]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800610a:	430b      	orrs	r3, r1
 800610c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006110:	e003      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006112:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006116:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800611a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800611e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006122:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006126:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006128:	2300      	movs	r3, #0
 800612a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800612c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006130:	460b      	mov	r3, r1
 8006132:	4313      	orrs	r3, r2
 8006134:	d04a      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8006136:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800613a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800613e:	2b04      	cmp	r3, #4
 8006140:	d827      	bhi.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8006142:	a201      	add	r2, pc, #4	@ (adr r2, 8006148 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8006144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006148:	0800615d 	.word	0x0800615d
 800614c:	0800616b 	.word	0x0800616b
 8006150:	0800617f 	.word	0x0800617f
 8006154:	0800619b 	.word	0x0800619b
 8006158:	0800619b 	.word	0x0800619b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800615c:	4b18      	ldr	r3, [pc, #96]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800615e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006160:	4a17      	ldr	r2, [pc, #92]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006162:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006166:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006168:	e018      	b.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800616a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800616e:	3308      	adds	r3, #8
 8006170:	4618      	mov	r0, r3
 8006172:	f003 fae7 	bl	8009744 <RCCEx_PLL2_Config>
 8006176:	4603      	mov	r3, r0
 8006178:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800617c:	e00e      	b.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800617e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006182:	3330      	adds	r3, #48	@ 0x30
 8006184:	4618      	mov	r0, r3
 8006186:	f003 fb75 	bl	8009874 <RCCEx_PLL3_Config>
 800618a:	4603      	mov	r3, r0
 800618c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006190:	e004      	b.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006198:	e000      	b.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 800619a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800619c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d10f      	bne.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80061a4:	4b06      	ldr	r3, [pc, #24]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80061a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061aa:	f023 0107 	bic.w	r1, r3, #7
 80061ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061b6:	4a02      	ldr	r2, [pc, #8]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80061b8:	430b      	orrs	r3, r1
 80061ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80061be:	e005      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 80061c0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80061cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80061d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80061da:	2300      	movs	r3, #0
 80061dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80061de:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80061e2:	460b      	mov	r3, r1
 80061e4:	4313      	orrs	r3, r2
 80061e6:	f000 8081 	beq.w	80062ec <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80061ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80061f2:	2b20      	cmp	r3, #32
 80061f4:	d85f      	bhi.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 80061f6:	a201      	add	r2, pc, #4	@ (adr r2, 80061fc <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 80061f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061fc:	08006281 	.word	0x08006281
 8006200:	080062b7 	.word	0x080062b7
 8006204:	080062b7 	.word	0x080062b7
 8006208:	080062b7 	.word	0x080062b7
 800620c:	080062b7 	.word	0x080062b7
 8006210:	080062b7 	.word	0x080062b7
 8006214:	080062b7 	.word	0x080062b7
 8006218:	080062b7 	.word	0x080062b7
 800621c:	0800628f 	.word	0x0800628f
 8006220:	080062b7 	.word	0x080062b7
 8006224:	080062b7 	.word	0x080062b7
 8006228:	080062b7 	.word	0x080062b7
 800622c:	080062b7 	.word	0x080062b7
 8006230:	080062b7 	.word	0x080062b7
 8006234:	080062b7 	.word	0x080062b7
 8006238:	080062b7 	.word	0x080062b7
 800623c:	080062a3 	.word	0x080062a3
 8006240:	080062b7 	.word	0x080062b7
 8006244:	080062b7 	.word	0x080062b7
 8006248:	080062b7 	.word	0x080062b7
 800624c:	080062b7 	.word	0x080062b7
 8006250:	080062b7 	.word	0x080062b7
 8006254:	080062b7 	.word	0x080062b7
 8006258:	080062b7 	.word	0x080062b7
 800625c:	080062bf 	.word	0x080062bf
 8006260:	080062b7 	.word	0x080062b7
 8006264:	080062b7 	.word	0x080062b7
 8006268:	080062b7 	.word	0x080062b7
 800626c:	080062b7 	.word	0x080062b7
 8006270:	080062b7 	.word	0x080062b7
 8006274:	080062b7 	.word	0x080062b7
 8006278:	080062b7 	.word	0x080062b7
 800627c:	080062bf 	.word	0x080062bf
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006280:	4bab      	ldr	r3, [pc, #684]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006284:	4aaa      	ldr	r2, [pc, #680]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800628a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800628c:	e018      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800628e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006292:	3308      	adds	r3, #8
 8006294:	4618      	mov	r0, r3
 8006296:	f003 fa55 	bl	8009744 <RCCEx_PLL2_Config>
 800629a:	4603      	mov	r3, r0
 800629c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80062a0:	e00e      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80062a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062a6:	3330      	adds	r3, #48	@ 0x30
 80062a8:	4618      	mov	r0, r3
 80062aa:	f003 fae3 	bl	8009874 <RCCEx_PLL3_Config>
 80062ae:	4603      	mov	r3, r0
 80062b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80062b4:	e004      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80062bc:	e000      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 80062be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062c0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10d      	bne.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80062c8:	4b99      	ldr	r3, [pc, #612]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80062ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80062ce:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80062d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80062da:	4a95      	ldr	r2, [pc, #596]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80062dc:	430b      	orrs	r3, r1
 80062de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80062e2:	e003      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062e4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062e8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80062ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80062f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80062fa:	2300      	movs	r3, #0
 80062fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062fe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006302:	460b      	mov	r3, r1
 8006304:	4313      	orrs	r3, r2
 8006306:	d04e      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8006308:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800630c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006310:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006314:	d02e      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8006316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800631a:	d827      	bhi.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800631c:	2bc0      	cmp	r3, #192	@ 0xc0
 800631e:	d02b      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8006320:	2bc0      	cmp	r3, #192	@ 0xc0
 8006322:	d823      	bhi.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8006324:	2b80      	cmp	r3, #128	@ 0x80
 8006326:	d017      	beq.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8006328:	2b80      	cmp	r3, #128	@ 0x80
 800632a:	d81f      	bhi.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800632c:	2b00      	cmp	r3, #0
 800632e:	d002      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8006330:	2b40      	cmp	r3, #64	@ 0x40
 8006332:	d007      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8006334:	e01a      	b.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006336:	4b7e      	ldr	r3, [pc, #504]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800633a:	4a7d      	ldr	r2, [pc, #500]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800633c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006340:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006342:	e01a      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006344:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006348:	3308      	adds	r3, #8
 800634a:	4618      	mov	r0, r3
 800634c:	f003 f9fa 	bl	8009744 <RCCEx_PLL2_Config>
 8006350:	4603      	mov	r3, r0
 8006352:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006356:	e010      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006358:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800635c:	3330      	adds	r3, #48	@ 0x30
 800635e:	4618      	mov	r0, r3
 8006360:	f003 fa88 	bl	8009874 <RCCEx_PLL3_Config>
 8006364:	4603      	mov	r3, r0
 8006366:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800636a:	e006      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006372:	e002      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8006374:	bf00      	nop
 8006376:	e000      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8006378:	bf00      	nop
    }

    if (ret == HAL_OK)
 800637a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10d      	bne.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006382:	4b6b      	ldr	r3, [pc, #428]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006384:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006388:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800638c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006390:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006394:	4a66      	ldr	r2, [pc, #408]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006396:	430b      	orrs	r3, r1
 8006398:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800639c:	e003      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800639e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80063a2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80063a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ae:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80063b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80063b4:	2300      	movs	r3, #0
 80063b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80063b8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80063bc:	460b      	mov	r3, r1
 80063be:	4313      	orrs	r3, r2
 80063c0:	d055      	beq.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80063c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063c6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80063ca:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80063ce:	d031      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 80063d0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80063d4:	d82a      	bhi.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80063d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063da:	d02d      	beq.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 80063dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063e0:	d824      	bhi.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80063e2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80063e6:	d029      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 80063e8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80063ec:	d81e      	bhi.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80063ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063f2:	d011      	beq.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 80063f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063f8:	d818      	bhi.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d020      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 80063fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006402:	d113      	bne.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006404:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006408:	3308      	adds	r3, #8
 800640a:	4618      	mov	r0, r3
 800640c:	f003 f99a 	bl	8009744 <RCCEx_PLL2_Config>
 8006410:	4603      	mov	r3, r0
 8006412:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8006416:	e014      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006418:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800641c:	3330      	adds	r3, #48	@ 0x30
 800641e:	4618      	mov	r0, r3
 8006420:	f003 fa28 	bl	8009874 <RCCEx_PLL3_Config>
 8006424:	4603      	mov	r3, r0
 8006426:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800642a:	e00a      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006432:	e006      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006434:	bf00      	nop
 8006436:	e004      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006438:	bf00      	nop
 800643a:	e002      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800643c:	bf00      	nop
 800643e:	e000      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006440:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006442:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006446:	2b00      	cmp	r3, #0
 8006448:	d10d      	bne.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800644a:	4b39      	ldr	r3, [pc, #228]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800644c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006450:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006454:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006458:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800645c:	4a34      	ldr	r2, [pc, #208]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800645e:	430b      	orrs	r3, r1
 8006460:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006464:	e003      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006466:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800646a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800646e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006476:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800647a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800647c:	2300      	movs	r3, #0
 800647e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006480:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006484:	460b      	mov	r3, r1
 8006486:	4313      	orrs	r3, r2
 8006488:	d058      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800648a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800648e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006492:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006496:	d031      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8006498:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800649c:	d82a      	bhi.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800649e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064a2:	d02d      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 80064a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064a8:	d824      	bhi.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80064aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80064ae:	d029      	beq.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 80064b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80064b4:	d81e      	bhi.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80064b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064ba:	d011      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 80064bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064c0:	d818      	bhi.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d020      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 80064c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ca:	d113      	bne.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80064cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064d0:	3308      	adds	r3, #8
 80064d2:	4618      	mov	r0, r3
 80064d4:	f003 f936 	bl	8009744 <RCCEx_PLL2_Config>
 80064d8:	4603      	mov	r3, r0
 80064da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80064de:	e014      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80064e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064e4:	3330      	adds	r3, #48	@ 0x30
 80064e6:	4618      	mov	r0, r3
 80064e8:	f003 f9c4 	bl	8009874 <RCCEx_PLL3_Config>
 80064ec:	4603      	mov	r3, r0
 80064ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80064f2:	e00a      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80064fa:	e006      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80064fc:	bf00      	nop
 80064fe:	e004      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8006500:	bf00      	nop
 8006502:	e002      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8006504:	bf00      	nop
 8006506:	e000      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8006508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800650a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800650e:	2b00      	cmp	r3, #0
 8006510:	d110      	bne.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8006512:	4b07      	ldr	r3, [pc, #28]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006518:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800651c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006520:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006524:	4902      	ldr	r1, [pc, #8]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006526:	4313      	orrs	r3, r2
 8006528:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800652c:	e006      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800652e:	bf00      	nop
 8006530:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006534:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006538:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800653c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006544:	2100      	movs	r1, #0
 8006546:	6239      	str	r1, [r7, #32]
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	627b      	str	r3, [r7, #36]	@ 0x24
 800654e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006552:	460b      	mov	r3, r1
 8006554:	4313      	orrs	r3, r2
 8006556:	d055      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8006558:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800655c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006560:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006564:	d031      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8006566:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800656a:	d82a      	bhi.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800656c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006570:	d02d      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8006572:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006576:	d824      	bhi.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006578:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800657c:	d029      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800657e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006582:	d81e      	bhi.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006588:	d011      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 800658a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800658e:	d818      	bhi.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006590:	2b00      	cmp	r3, #0
 8006592:	d020      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8006594:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006598:	d113      	bne.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800659a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800659e:	3308      	adds	r3, #8
 80065a0:	4618      	mov	r0, r3
 80065a2:	f003 f8cf 	bl	8009744 <RCCEx_PLL2_Config>
 80065a6:	4603      	mov	r3, r0
 80065a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80065ac:	e014      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80065ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065b2:	3330      	adds	r3, #48	@ 0x30
 80065b4:	4618      	mov	r0, r3
 80065b6:	f003 f95d 	bl	8009874 <RCCEx_PLL3_Config>
 80065ba:	4603      	mov	r3, r0
 80065bc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80065c0:	e00a      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80065c8:	e006      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80065ca:	bf00      	nop
 80065cc:	e004      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80065ce:	bf00      	nop
 80065d0:	e002      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80065d2:	bf00      	nop
 80065d4:	e000      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80065d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d10d      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80065e0:	4b88      	ldr	r3, [pc, #544]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80065e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80065e6:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80065ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80065f2:	4984      	ldr	r1, [pc, #528]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80065f4:	4313      	orrs	r3, r2
 80065f6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80065fa:	e003      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065fc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006600:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006604:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660c:	2100      	movs	r1, #0
 800660e:	61b9      	str	r1, [r7, #24]
 8006610:	f003 0302 	and.w	r3, r3, #2
 8006614:	61fb      	str	r3, [r7, #28]
 8006616:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800661a:	460b      	mov	r3, r1
 800661c:	4313      	orrs	r3, r2
 800661e:	d03d      	beq.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8006620:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006624:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006628:	2b03      	cmp	r3, #3
 800662a:	d81c      	bhi.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 800662c:	a201      	add	r2, pc, #4	@ (adr r2, 8006634 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 800662e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006632:	bf00      	nop
 8006634:	0800666f 	.word	0x0800666f
 8006638:	08006645 	.word	0x08006645
 800663c:	08006653 	.word	0x08006653
 8006640:	0800666f 	.word	0x0800666f
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006644:	4b6f      	ldr	r3, [pc, #444]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006648:	4a6e      	ldr	r2, [pc, #440]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800664a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800664e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006650:	e00e      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006652:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006656:	3308      	adds	r3, #8
 8006658:	4618      	mov	r0, r3
 800665a:	f003 f873 	bl	8009744 <RCCEx_PLL2_Config>
 800665e:	4603      	mov	r3, r0
 8006660:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8006664:	e004      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800666c:	e000      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800666e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006670:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006674:	2b00      	cmp	r3, #0
 8006676:	d10d      	bne.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006678:	4b62      	ldr	r3, [pc, #392]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800667a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800667e:	f023 0203 	bic.w	r2, r3, #3
 8006682:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006686:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800668a:	495e      	ldr	r1, [pc, #376]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800668c:	4313      	orrs	r3, r2
 800668e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006692:	e003      	b.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006694:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006698:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800669c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a4:	2100      	movs	r1, #0
 80066a6:	6139      	str	r1, [r7, #16]
 80066a8:	f003 0304 	and.w	r3, r3, #4
 80066ac:	617b      	str	r3, [r7, #20]
 80066ae:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80066b2:	460b      	mov	r3, r1
 80066b4:	4313      	orrs	r3, r2
 80066b6:	d03a      	beq.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80066b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066bc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80066c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066c4:	d00e      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80066c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066ca:	d815      	bhi.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d017      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80066d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066d4:	d110      	bne.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066d6:	4b4b      	ldr	r3, [pc, #300]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80066d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066da:	4a4a      	ldr	r2, [pc, #296]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80066dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066e0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80066e2:	e00e      	b.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80066e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066e8:	3308      	adds	r3, #8
 80066ea:	4618      	mov	r0, r3
 80066ec:	f003 f82a 	bl	8009744 <RCCEx_PLL2_Config>
 80066f0:	4603      	mov	r3, r0
 80066f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80066f6:	e004      	b.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80066fe:	e000      	b.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8006700:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006702:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006706:	2b00      	cmp	r3, #0
 8006708:	d10d      	bne.n	8006726 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800670a:	4b3e      	ldr	r3, [pc, #248]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800670c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006710:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006714:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006718:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800671c:	4939      	ldr	r1, [pc, #228]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800671e:	4313      	orrs	r3, r2
 8006720:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8006724:	e003      	b.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006726:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800672a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800672e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006736:	2100      	movs	r1, #0
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	f003 0310 	and.w	r3, r3, #16
 800673e:	60fb      	str	r3, [r7, #12]
 8006740:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006744:	460b      	mov	r3, r1
 8006746:	4313      	orrs	r3, r2
 8006748:	d038      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800674a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800674e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006752:	2b30      	cmp	r3, #48	@ 0x30
 8006754:	d01b      	beq.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8006756:	2b30      	cmp	r3, #48	@ 0x30
 8006758:	d815      	bhi.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800675a:	2b10      	cmp	r3, #16
 800675c:	d002      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800675e:	2b20      	cmp	r3, #32
 8006760:	d007      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8006762:	e010      	b.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006764:	4b27      	ldr	r3, [pc, #156]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006768:	4a26      	ldr	r2, [pc, #152]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800676a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800676e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8006770:	e00e      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006772:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006776:	3330      	adds	r3, #48	@ 0x30
 8006778:	4618      	mov	r0, r3
 800677a:	f003 f87b 	bl	8009874 <RCCEx_PLL3_Config>
 800677e:	4603      	mov	r3, r0
 8006780:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006784:	e004      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800678c:	e000      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800678e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006790:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006794:	2b00      	cmp	r3, #0
 8006796:	d10d      	bne.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006798:	4b1a      	ldr	r3, [pc, #104]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800679a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800679e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80067a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067a6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80067aa:	4916      	ldr	r1, [pc, #88]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80067ac:	4313      	orrs	r3, r2
 80067ae:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80067b2:	e003      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067b8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80067bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c4:	2100      	movs	r1, #0
 80067c6:	6039      	str	r1, [r7, #0]
 80067c8:	f003 0308 	and.w	r3, r3, #8
 80067cc:	607b      	str	r3, [r7, #4]
 80067ce:	e9d7 1200 	ldrd	r1, r2, [r7]
 80067d2:	460b      	mov	r3, r1
 80067d4:	4313      	orrs	r3, r2
 80067d6:	d00c      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80067d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80067da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80067e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067e6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80067ea:	4906      	ldr	r1, [pc, #24]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80067ec:	4313      	orrs	r3, r2
 80067ee:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80067f2:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80067fc:	46bd      	mov	sp, r7
 80067fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006802:	bf00      	nop
 8006804:	44020c00 	.word	0x44020c00

08006808 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8006808:	b480      	push	{r7}
 800680a:	b08b      	sub	sp, #44	@ 0x2c
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006810:	4bae      	ldr	r3, [pc, #696]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006814:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006818:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800681a:	4bac      	ldr	r3, [pc, #688]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800681c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681e:	f003 0303 	and.w	r3, r3, #3
 8006822:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006824:	4ba9      	ldr	r3, [pc, #676]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006828:	0a1b      	lsrs	r3, r3, #8
 800682a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800682e:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006830:	4ba6      	ldr	r3, [pc, #664]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006834:	091b      	lsrs	r3, r3, #4
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800683c:	4ba3      	ldr	r3, [pc, #652]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800683e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006840:	08db      	lsrs	r3, r3, #3
 8006842:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006846:	697a      	ldr	r2, [r7, #20]
 8006848:	fb02 f303 	mul.w	r3, r2, r3
 800684c:	ee07 3a90 	vmov	s15, r3
 8006850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006854:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 8126 	beq.w	8006aac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	2b03      	cmp	r3, #3
 8006864:	d053      	beq.n	800690e <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	2b03      	cmp	r3, #3
 800686a:	d86f      	bhi.n	800694c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	2b01      	cmp	r3, #1
 8006870:	d003      	beq.n	800687a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8006872:	69fb      	ldr	r3, [r7, #28]
 8006874:	2b02      	cmp	r3, #2
 8006876:	d02b      	beq.n	80068d0 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006878:	e068      	b.n	800694c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800687a:	4b94      	ldr	r3, [pc, #592]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	08db      	lsrs	r3, r3, #3
 8006880:	f003 0303 	and.w	r3, r3, #3
 8006884:	4a92      	ldr	r2, [pc, #584]	@ (8006ad0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006886:	fa22 f303 	lsr.w	r3, r2, r3
 800688a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	ee07 3a90 	vmov	s15, r3
 8006892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	ee07 3a90 	vmov	s15, r3
 800689c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068a4:	6a3b      	ldr	r3, [r7, #32]
 80068a6:	ee07 3a90 	vmov	s15, r3
 80068aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ae:	ed97 6a04 	vldr	s12, [r7, #16]
 80068b2:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006ad4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80068b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068ca:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80068ce:	e068      	b.n	80069a2 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	ee07 3a90 	vmov	s15, r3
 80068d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068da:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006ad8 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80068de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068e2:	6a3b      	ldr	r3, [r7, #32]
 80068e4:	ee07 3a90 	vmov	s15, r3
 80068e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ec:	ed97 6a04 	vldr	s12, [r7, #16]
 80068f0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006ad4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80068f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006900:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006904:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006908:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800690c:	e049      	b.n	80069a2 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	ee07 3a90 	vmov	s15, r3
 8006914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006918:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006adc <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 800691c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006920:	6a3b      	ldr	r3, [r7, #32]
 8006922:	ee07 3a90 	vmov	s15, r3
 8006926:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800692a:	ed97 6a04 	vldr	s12, [r7, #16]
 800692e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006ad4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006932:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006936:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800693a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800693e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006946:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800694a:	e02a      	b.n	80069a2 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800694c:	4b5f      	ldr	r3, [pc, #380]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	08db      	lsrs	r3, r3, #3
 8006952:	f003 0303 	and.w	r3, r3, #3
 8006956:	4a5e      	ldr	r2, [pc, #376]	@ (8006ad0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006958:	fa22 f303 	lsr.w	r3, r2, r3
 800695c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	ee07 3a90 	vmov	s15, r3
 8006964:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	ee07 3a90 	vmov	s15, r3
 800696e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	ee07 3a90 	vmov	s15, r3
 800697c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006980:	ed97 6a04 	vldr	s12, [r7, #16]
 8006984:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006ad4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006988:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800698c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006990:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006994:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006998:	ee67 7a27 	vmul.f32	s15, s14, s15
 800699c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80069a0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80069a2:	4b4a      	ldr	r3, [pc, #296]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80069ae:	d121      	bne.n	80069f4 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80069b0:	4b46      	ldr	r3, [pc, #280]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80069b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d017      	beq.n	80069ec <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80069bc:	4b43      	ldr	r3, [pc, #268]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80069be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069c0:	0a5b      	lsrs	r3, r3, #9
 80069c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069c6:	ee07 3a90 	vmov	s15, r3
 80069ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80069ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069d2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80069d6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80069da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069e2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	601a      	str	r2, [r3, #0]
 80069ea:	e006      	b.n	80069fa <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	601a      	str	r2, [r3, #0]
 80069f2:	e002      	b.n	80069fa <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80069fa:	4b34      	ldr	r3, [pc, #208]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a06:	d121      	bne.n	8006a4c <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006a08:	4b30      	ldr	r3, [pc, #192]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d017      	beq.n	8006a44 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006a14:	4b2d      	ldr	r3, [pc, #180]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a18:	0c1b      	lsrs	r3, r3, #16
 8006a1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a1e:	ee07 3a90 	vmov	s15, r3
 8006a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006a26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a2a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006a2e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006a32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a3a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	605a      	str	r2, [r3, #4]
 8006a42:	e006      	b.n	8006a52 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	605a      	str	r2, [r3, #4]
 8006a4a:	e002      	b.n	8006a52 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006a52:	4b1e      	ldr	r3, [pc, #120]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a5e:	d121      	bne.n	8006aa4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006a60:	4b1a      	ldr	r3, [pc, #104]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d017      	beq.n	8006a9c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006a6c:	4b17      	ldr	r3, [pc, #92]	@ (8006acc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a70:	0e1b      	lsrs	r3, r3, #24
 8006a72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a76:	ee07 3a90 	vmov	s15, r3
 8006a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8006a7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a82:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006a86:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006a8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a92:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006a9a:	e010      	b.n	8006abe <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	609a      	str	r2, [r3, #8]
}
 8006aa2:	e00c      	b.n	8006abe <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	609a      	str	r2, [r3, #8]
}
 8006aaa:	e008      	b.n	8006abe <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	609a      	str	r2, [r3, #8]
}
 8006abe:	bf00      	nop
 8006ac0:	372c      	adds	r7, #44	@ 0x2c
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	44020c00 	.word	0x44020c00
 8006ad0:	03d09000 	.word	0x03d09000
 8006ad4:	46000000 	.word	0x46000000
 8006ad8:	4a742400 	.word	0x4a742400
 8006adc:	4bbebc20 	.word	0x4bbebc20

08006ae0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b08b      	sub	sp, #44	@ 0x2c
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006ae8:	4bae      	ldr	r3, [pc, #696]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006af0:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006af2:	4bac      	ldr	r3, [pc, #688]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af6:	f003 0303 	and.w	r3, r3, #3
 8006afa:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8006afc:	4ba9      	ldr	r3, [pc, #676]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b00:	0a1b      	lsrs	r3, r3, #8
 8006b02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b06:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006b08:	4ba6      	ldr	r3, [pc, #664]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0c:	091b      	lsrs	r3, r3, #4
 8006b0e:	f003 0301 	and.w	r3, r3, #1
 8006b12:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006b14:	4ba3      	ldr	r3, [pc, #652]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b18:	08db      	lsrs	r3, r3, #3
 8006b1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b1e:	697a      	ldr	r2, [r7, #20]
 8006b20:	fb02 f303 	mul.w	r3, r2, r3
 8006b24:	ee07 3a90 	vmov	s15, r3
 8006b28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b2c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8006b30:	69bb      	ldr	r3, [r7, #24]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f000 8126 	beq.w	8006d84 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	2b03      	cmp	r3, #3
 8006b3c:	d053      	beq.n	8006be6 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	2b03      	cmp	r3, #3
 8006b42:	d86f      	bhi.n	8006c24 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d003      	beq.n	8006b52 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d02b      	beq.n	8006ba8 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006b50:	e068      	b.n	8006c24 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b52:	4b94      	ldr	r3, [pc, #592]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	08db      	lsrs	r3, r3, #3
 8006b58:	f003 0303 	and.w	r3, r3, #3
 8006b5c:	4a92      	ldr	r2, [pc, #584]	@ (8006da8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b62:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	ee07 3a90 	vmov	s15, r3
 8006b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	ee07 3a90 	vmov	s15, r3
 8006b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	ee07 3a90 	vmov	s15, r3
 8006b82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b86:	ed97 6a04 	vldr	s12, [r7, #16]
 8006b8a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006dac <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006b8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ba2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006ba6:	e068      	b.n	8006c7a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	ee07 3a90 	vmov	s15, r3
 8006bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bb2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006db0 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006bb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bba:	6a3b      	ldr	r3, [r7, #32]
 8006bbc:	ee07 3a90 	vmov	s15, r3
 8006bc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bc4:	ed97 6a04 	vldr	s12, [r7, #16]
 8006bc8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006dac <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006bcc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bd4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006be0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006be4:	e049      	b.n	8006c7a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	ee07 3a90 	vmov	s15, r3
 8006bec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bf0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006db4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8006bf4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bf8:	6a3b      	ldr	r3, [r7, #32]
 8006bfa:	ee07 3a90 	vmov	s15, r3
 8006bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c02:	ed97 6a04 	vldr	s12, [r7, #16]
 8006c06:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006dac <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c1e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006c22:	e02a      	b.n	8006c7a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006c24:	4b5f      	ldr	r3, [pc, #380]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	08db      	lsrs	r3, r3, #3
 8006c2a:	f003 0303 	and.w	r3, r3, #3
 8006c2e:	4a5e      	ldr	r2, [pc, #376]	@ (8006da8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006c30:	fa22 f303 	lsr.w	r3, r2, r3
 8006c34:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	ee07 3a90 	vmov	s15, r3
 8006c3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	ee07 3a90 	vmov	s15, r3
 8006c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c4e:	6a3b      	ldr	r3, [r7, #32]
 8006c50:	ee07 3a90 	vmov	s15, r3
 8006c54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c58:	ed97 6a04 	vldr	s12, [r7, #16]
 8006c5c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006dac <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006c60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c74:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006c78:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c7a:	4b4a      	ldr	r3, [pc, #296]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c86:	d121      	bne.n	8006ccc <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006c88:	4b46      	ldr	r3, [pc, #280]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d017      	beq.n	8006cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006c94:	4b43      	ldr	r3, [pc, #268]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c98:	0a5b      	lsrs	r3, r3, #9
 8006c9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c9e:	ee07 3a90 	vmov	s15, r3
 8006ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006ca6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006caa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006cae:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cba:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	601a      	str	r2, [r3, #0]
 8006cc2:	e006      	b.n	8006cd2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	601a      	str	r2, [r3, #0]
 8006cca:	e002      	b.n	8006cd2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006cd2:	4b34      	ldr	r3, [pc, #208]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cde:	d121      	bne.n	8006d24 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006ce0:	4b30      	ldr	r3, [pc, #192]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d017      	beq.n	8006d1c <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006cec:	4b2d      	ldr	r3, [pc, #180]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf0:	0c1b      	lsrs	r3, r3, #16
 8006cf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cf6:	ee07 3a90 	vmov	s15, r3
 8006cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8006cfe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d02:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006d06:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006d0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d12:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	605a      	str	r2, [r3, #4]
 8006d1a:	e006      	b.n	8006d2a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	605a      	str	r2, [r3, #4]
 8006d22:	e002      	b.n	8006d2a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d36:	d121      	bne.n	8006d7c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8006d38:	4b1a      	ldr	r3, [pc, #104]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d017      	beq.n	8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006d44:	4b17      	ldr	r3, [pc, #92]	@ (8006da4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d48:	0e1b      	lsrs	r3, r3, #24
 8006d4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d4e:	ee07 3a90 	vmov	s15, r3
 8006d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8006d56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d5a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006d5e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d6a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006d72:	e010      	b.n	8006d96 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	609a      	str	r2, [r3, #8]
}
 8006d7a:	e00c      	b.n	8006d96 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	609a      	str	r2, [r3, #8]
}
 8006d82:	e008      	b.n	8006d96 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	609a      	str	r2, [r3, #8]
}
 8006d96:	bf00      	nop
 8006d98:	372c      	adds	r7, #44	@ 0x2c
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	44020c00 	.word	0x44020c00
 8006da8:	03d09000 	.word	0x03d09000
 8006dac:	46000000 	.word	0x46000000
 8006db0:	4a742400 	.word	0x4a742400
 8006db4:	4bbebc20 	.word	0x4bbebc20

08006db8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b08b      	sub	sp, #44	@ 0x2c
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006dc0:	4bae      	ldr	r3, [pc, #696]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dc8:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006dca:	4bac      	ldr	r3, [pc, #688]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dce:	f003 0303 	and.w	r3, r3, #3
 8006dd2:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006dd4:	4ba9      	ldr	r3, [pc, #676]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd8:	0a1b      	lsrs	r3, r3, #8
 8006dda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006dde:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006de0:	4ba6      	ldr	r3, [pc, #664]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de4:	091b      	lsrs	r3, r3, #4
 8006de6:	f003 0301 	and.w	r3, r3, #1
 8006dea:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006dec:	4ba3      	ldr	r3, [pc, #652]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006dee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006df0:	08db      	lsrs	r3, r3, #3
 8006df2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006df6:	697a      	ldr	r2, [r7, #20]
 8006df8:	fb02 f303 	mul.w	r3, r2, r3
 8006dfc:	ee07 3a90 	vmov	s15, r3
 8006e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e04:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f000 8126 	beq.w	800705c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	2b03      	cmp	r3, #3
 8006e14:	d053      	beq.n	8006ebe <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	2b03      	cmp	r3, #3
 8006e1a:	d86f      	bhi.n	8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d003      	beq.n	8006e2a <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d02b      	beq.n	8006e80 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006e28:	e068      	b.n	8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006e2a:	4b94      	ldr	r3, [pc, #592]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	08db      	lsrs	r3, r3, #3
 8006e30:	f003 0303 	and.w	r3, r3, #3
 8006e34:	4a92      	ldr	r2, [pc, #584]	@ (8007080 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006e36:	fa22 f303 	lsr.w	r3, r2, r3
 8006e3a:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	ee07 3a90 	vmov	s15, r3
 8006e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	ee07 3a90 	vmov	s15, r3
 8006e4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e54:	6a3b      	ldr	r3, [r7, #32]
 8006e56:	ee07 3a90 	vmov	s15, r3
 8006e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e5e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006e62:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007084 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e7a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006e7e:	e068      	b.n	8006f52 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	ee07 3a90 	vmov	s15, r3
 8006e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e8a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007088 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8006e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e92:	6a3b      	ldr	r3, [r7, #32]
 8006e94:	ee07 3a90 	vmov	s15, r3
 8006e98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e9c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006ea0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007084 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006ea4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ea8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006eac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006eb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006eb8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006ebc:	e049      	b.n	8006f52 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	ee07 3a90 	vmov	s15, r3
 8006ec4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ec8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800708c <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8006ecc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ed0:	6a3b      	ldr	r3, [r7, #32]
 8006ed2:	ee07 3a90 	vmov	s15, r3
 8006ed6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eda:	ed97 6a04 	vldr	s12, [r7, #16]
 8006ede:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007084 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006ee2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ee6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006eea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006eee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ef2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ef6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006efa:	e02a      	b.n	8006f52 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006efc:	4b5f      	ldr	r3, [pc, #380]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	08db      	lsrs	r3, r3, #3
 8006f02:	f003 0303 	and.w	r3, r3, #3
 8006f06:	4a5e      	ldr	r2, [pc, #376]	@ (8007080 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006f08:	fa22 f303 	lsr.w	r3, r2, r3
 8006f0c:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	ee07 3a90 	vmov	s15, r3
 8006f14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	ee07 3a90 	vmov	s15, r3
 8006f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f26:	6a3b      	ldr	r3, [r7, #32]
 8006f28:	ee07 3a90 	vmov	s15, r3
 8006f2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f30:	ed97 6a04 	vldr	s12, [r7, #16]
 8006f34:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007084 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006f38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f4c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006f50:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006f52:	4b4a      	ldr	r3, [pc, #296]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f5e:	d121      	bne.n	8006fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006f60:	4b46      	ldr	r3, [pc, #280]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d017      	beq.n	8006f9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006f6c:	4b43      	ldr	r3, [pc, #268]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f70:	0a5b      	lsrs	r3, r3, #9
 8006f72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f76:	ee07 3a90 	vmov	s15, r3
 8006f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8006f7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f82:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006f86:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006f8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f92:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	601a      	str	r2, [r3, #0]
 8006f9a:	e006      	b.n	8006faa <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	601a      	str	r2, [r3, #0]
 8006fa2:	e002      	b.n	8006faa <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006faa:	4b34      	ldr	r3, [pc, #208]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006fb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fb6:	d121      	bne.n	8006ffc <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006fb8:	4b30      	ldr	r3, [pc, #192]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d017      	beq.n	8006ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006fc4:	4b2d      	ldr	r3, [pc, #180]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fc8:	0c1b      	lsrs	r3, r3, #16
 8006fca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fce:	ee07 3a90 	vmov	s15, r3
 8006fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006fd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fda:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006fde:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006fe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fe6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fea:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	605a      	str	r2, [r3, #4]
 8006ff2:	e006      	b.n	8007002 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	605a      	str	r2, [r3, #4]
 8006ffa:	e002      	b.n	8007002 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007002:	4b1e      	ldr	r3, [pc, #120]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800700a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800700e:	d121      	bne.n	8007054 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8007010:	4b1a      	ldr	r3, [pc, #104]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007014:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007018:	2b00      	cmp	r3, #0
 800701a:	d017      	beq.n	800704c <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800701c:	4b17      	ldr	r3, [pc, #92]	@ (800707c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800701e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007020:	0e1b      	lsrs	r3, r3, #24
 8007022:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007026:	ee07 3a90 	vmov	s15, r3
 800702a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 800702e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007032:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007036:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800703a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800703e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007042:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800704a:	e010      	b.n	800706e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	609a      	str	r2, [r3, #8]
}
 8007052:	e00c      	b.n	800706e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	609a      	str	r2, [r3, #8]
}
 800705a:	e008      	b.n	800706e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	609a      	str	r2, [r3, #8]
}
 800706e:	bf00      	nop
 8007070:	372c      	adds	r7, #44	@ 0x2c
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	44020c00 	.word	0x44020c00
 8007080:	03d09000 	.word	0x03d09000
 8007084:	46000000 	.word	0x46000000
 8007088:	4a742400 	.word	0x4a742400
 800708c:	4bbebc20 	.word	0x4bbebc20

08007090 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007090:	b590      	push	{r4, r7, lr}
 8007092:	b08f      	sub	sp, #60	@ 0x3c
 8007094:	af00      	add	r7, sp, #0
 8007096:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800709a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800709e:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 80070a2:	4321      	orrs	r1, r4
 80070a4:	d150      	bne.n	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80070a6:	4b26      	ldr	r3, [pc, #152]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80070a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070b0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80070b2:	4b23      	ldr	r3, [pc, #140]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80070b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d108      	bne.n	80070d2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80070c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070c6:	d104      	bne.n	80070d2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80070c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ce:	f002 bb2a 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80070d2:	4b1b      	ldr	r3, [pc, #108]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80070d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070e0:	d108      	bne.n	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80070e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070e8:	d104      	bne.n	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80070ea:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80070ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80070f0:	f002 bb19 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80070f4:	4b12      	ldr	r3, [pc, #72]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007100:	d119      	bne.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8007102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007104:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007108:	d115      	bne.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800710a:	4b0d      	ldr	r3, [pc, #52]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8007112:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007116:	d30a      	bcc.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8007118:	4b09      	ldr	r3, [pc, #36]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800711a:	69db      	ldr	r3, [r3, #28]
 800711c:	0a1b      	lsrs	r3, r3, #8
 800711e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007122:	4a08      	ldr	r2, [pc, #32]	@ (8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007124:	fbb2 f3f3 	udiv	r3, r2, r3
 8007128:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800712a:	f002 bafc 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 800712e:	2300      	movs	r3, #0
 8007130:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007132:	f002 baf8 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8007136:	2300      	movs	r3, #0
 8007138:	637b      	str	r3, [r7, #52]	@ 0x34
 800713a:	f002 baf4 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800713e:	bf00      	nop
 8007140:	44020c00 	.word	0x44020c00
 8007144:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8007148:	e9d7 0100 	ldrd	r0, r1, [r7]
 800714c:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8007150:	ea50 0104 	orrs.w	r1, r0, r4
 8007154:	f001 8275 	beq.w	8008642 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8007158:	e9d7 0100 	ldrd	r0, r1, [r7]
 800715c:	2801      	cmp	r0, #1
 800715e:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8007162:	f082 82dd 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007166:	e9d7 0100 	ldrd	r0, r1, [r7]
 800716a:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 800716e:	ea50 0104 	orrs.w	r1, r0, r4
 8007172:	f001 816c 	beq.w	800844e <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8007176:	e9d7 0100 	ldrd	r0, r1, [r7]
 800717a:	2801      	cmp	r0, #1
 800717c:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8007180:	f082 82ce 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007184:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007188:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 800718c:	ea50 0104 	orrs.w	r1, r0, r4
 8007190:	f001 8602 	beq.w	8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8007194:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007198:	2801      	cmp	r0, #1
 800719a:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 800719e:	f082 82bf 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80071a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071a6:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 80071aa:	ea50 0104 	orrs.w	r1, r0, r4
 80071ae:	f001 854c 	beq.w	8008c4a <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 80071b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071b6:	2801      	cmp	r0, #1
 80071b8:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 80071bc:	f082 82b0 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80071c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071c4:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 80071c8:	ea50 0104 	orrs.w	r1, r0, r4
 80071cc:	f001 849e 	beq.w	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 80071d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071d4:	2801      	cmp	r0, #1
 80071d6:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 80071da:	f082 82a1 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80071de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071e2:	f1a1 0420 	sub.w	r4, r1, #32
 80071e6:	ea50 0104 	orrs.w	r1, r0, r4
 80071ea:	f001 83e8 	beq.w	80089be <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 80071ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071f2:	2801      	cmp	r0, #1
 80071f4:	f171 0120 	sbcs.w	r1, r1, #32
 80071f8:	f082 8292 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80071fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007200:	f1a1 0410 	sub.w	r4, r1, #16
 8007204:	ea50 0104 	orrs.w	r1, r0, r4
 8007208:	f002 8256 	beq.w	80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800720c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007210:	2801      	cmp	r0, #1
 8007212:	f171 0110 	sbcs.w	r1, r1, #16
 8007216:	f082 8283 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800721a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800721e:	f1a1 0408 	sub.w	r4, r1, #8
 8007222:	ea50 0104 	orrs.w	r1, r0, r4
 8007226:	f002 81cc 	beq.w	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 800722a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800722e:	2801      	cmp	r0, #1
 8007230:	f171 0108 	sbcs.w	r1, r1, #8
 8007234:	f082 8274 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007238:	e9d7 0100 	ldrd	r0, r1, [r7]
 800723c:	1f0c      	subs	r4, r1, #4
 800723e:	ea50 0104 	orrs.w	r1, r0, r4
 8007242:	f001 8648 	beq.w	8008ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8007246:	e9d7 0100 	ldrd	r0, r1, [r7]
 800724a:	2801      	cmp	r0, #1
 800724c:	f171 0104 	sbcs.w	r1, r1, #4
 8007250:	f082 8266 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007254:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007258:	1e8c      	subs	r4, r1, #2
 800725a:	ea50 0104 	orrs.w	r1, r0, r4
 800725e:	f002 8143 	beq.w	80094e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8007262:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007266:	2801      	cmp	r0, #1
 8007268:	f171 0102 	sbcs.w	r1, r1, #2
 800726c:	f082 8258 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007270:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007274:	1e4c      	subs	r4, r1, #1
 8007276:	ea50 0104 	orrs.w	r1, r0, r4
 800727a:	f002 80ce 	beq.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 800727e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007282:	2801      	cmp	r0, #1
 8007284:	f171 0101 	sbcs.w	r1, r1, #1
 8007288:	f082 824a 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800728c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007290:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8007294:	4321      	orrs	r1, r4
 8007296:	f002 8059 	beq.w	800934c <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 800729a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800729e:	4cd9      	ldr	r4, [pc, #868]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 80072a0:	42a0      	cmp	r0, r4
 80072a2:	f171 0100 	sbcs.w	r1, r1, #0
 80072a6:	f082 823b 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80072aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072ae:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 80072b2:	4321      	orrs	r1, r4
 80072b4:	f001 87d9 	beq.w	800926a <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 80072b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072bc:	4cd2      	ldr	r4, [pc, #840]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80072be:	42a0      	cmp	r0, r4
 80072c0:	f171 0100 	sbcs.w	r1, r1, #0
 80072c4:	f082 822c 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80072c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072cc:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 80072d0:	4321      	orrs	r1, r4
 80072d2:	f001 8751 	beq.w	8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 80072d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072da:	4ccc      	ldr	r4, [pc, #816]	@ (800760c <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80072dc:	42a0      	cmp	r0, r4
 80072de:	f171 0100 	sbcs.w	r1, r1, #0
 80072e2:	f082 821d 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80072e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072ea:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 80072ee:	4321      	orrs	r1, r4
 80072f0:	f001 869a 	beq.w	8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 80072f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072f8:	4cc5      	ldr	r4, [pc, #788]	@ (8007610 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80072fa:	42a0      	cmp	r0, r4
 80072fc:	f171 0100 	sbcs.w	r1, r1, #0
 8007300:	f082 820e 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007304:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007308:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 800730c:	4321      	orrs	r1, r4
 800730e:	f001 8612 	beq.w	8008f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8007312:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007316:	4cbf      	ldr	r4, [pc, #764]	@ (8007614 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8007318:	42a0      	cmp	r0, r4
 800731a:	f171 0100 	sbcs.w	r1, r1, #0
 800731e:	f082 81ff 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007322:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007326:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800732a:	4321      	orrs	r1, r4
 800732c:	f002 817e 	beq.w	800962c <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8007330:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007334:	4cb8      	ldr	r4, [pc, #736]	@ (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007336:	42a0      	cmp	r0, r4
 8007338:	f171 0100 	sbcs.w	r1, r1, #0
 800733c:	f082 81f0 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007340:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007344:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8007348:	4321      	orrs	r1, r4
 800734a:	f000 829e 	beq.w	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 800734e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007352:	4cb2      	ldr	r4, [pc, #712]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007354:	42a0      	cmp	r0, r4
 8007356:	f171 0100 	sbcs.w	r1, r1, #0
 800735a:	f082 81e1 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800735e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007362:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8007366:	4321      	orrs	r1, r4
 8007368:	f000 826d 	beq.w	8007846 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 800736c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007370:	4cab      	ldr	r4, [pc, #684]	@ (8007620 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007372:	42a0      	cmp	r0, r4
 8007374:	f171 0100 	sbcs.w	r1, r1, #0
 8007378:	f082 81d2 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800737c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007380:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8007384:	4321      	orrs	r1, r4
 8007386:	f001 800d 	beq.w	80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 800738a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800738e:	4ca5      	ldr	r4, [pc, #660]	@ (8007624 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007390:	42a0      	cmp	r0, r4
 8007392:	f171 0100 	sbcs.w	r1, r1, #0
 8007396:	f082 81c3 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800739a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800739e:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 80073a2:	4321      	orrs	r1, r4
 80073a4:	f000 81d0 	beq.w	8007748 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 80073a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073ac:	4c9e      	ldr	r4, [pc, #632]	@ (8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80073ae:	42a0      	cmp	r0, r4
 80073b0:	f171 0100 	sbcs.w	r1, r1, #0
 80073b4:	f082 81b4 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80073b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073bc:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 80073c0:	4321      	orrs	r1, r4
 80073c2:	f000 8142 	beq.w	800764a <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 80073c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073ca:	4c98      	ldr	r4, [pc, #608]	@ (800762c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80073cc:	42a0      	cmp	r0, r4
 80073ce:	f171 0100 	sbcs.w	r1, r1, #0
 80073d2:	f082 81a5 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80073d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073da:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80073de:	4321      	orrs	r1, r4
 80073e0:	f001 824e 	beq.w	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 80073e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073e8:	4c91      	ldr	r4, [pc, #580]	@ (8007630 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80073ea:	42a0      	cmp	r0, r4
 80073ec:	f171 0100 	sbcs.w	r1, r1, #0
 80073f0:	f082 8196 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80073f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073f8:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80073fc:	4321      	orrs	r1, r4
 80073fe:	f001 8197 	beq.w	8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8007402:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007406:	4c8b      	ldr	r4, [pc, #556]	@ (8007634 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8007408:	42a0      	cmp	r0, r4
 800740a:	f171 0100 	sbcs.w	r1, r1, #0
 800740e:	f082 8187 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007412:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007416:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 800741a:	4321      	orrs	r1, r4
 800741c:	f001 8154 	beq.w	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8007420:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007424:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8007428:	f171 0100 	sbcs.w	r1, r1, #0
 800742c:	f082 8178 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007430:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007434:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8007438:	4321      	orrs	r1, r4
 800743a:	f001 80b7 	beq.w	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 800743e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007442:	f248 0401 	movw	r4, #32769	@ 0x8001
 8007446:	42a0      	cmp	r0, r4
 8007448:	f171 0100 	sbcs.w	r1, r1, #0
 800744c:	f082 8168 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007450:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007454:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8007458:	4321      	orrs	r1, r4
 800745a:	f001 8064 	beq.w	8008526 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 800745e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007462:	f244 0401 	movw	r4, #16385	@ 0x4001
 8007466:	42a0      	cmp	r0, r4
 8007468:	f171 0100 	sbcs.w	r1, r1, #0
 800746c:	f082 8158 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007470:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007474:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8007478:	4321      	orrs	r1, r4
 800747a:	f001 8011 	beq.w	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 800747e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007482:	f242 0401 	movw	r4, #8193	@ 0x2001
 8007486:	42a0      	cmp	r0, r4
 8007488:	f171 0100 	sbcs.w	r1, r1, #0
 800748c:	f082 8148 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007490:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007494:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8007498:	4321      	orrs	r1, r4
 800749a:	f000 871e 	beq.w	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 800749e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074a2:	f241 0401 	movw	r4, #4097	@ 0x1001
 80074a6:	42a0      	cmp	r0, r4
 80074a8:	f171 0100 	sbcs.w	r1, r1, #0
 80074ac:	f082 8138 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80074b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074b4:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 80074b8:	4321      	orrs	r1, r4
 80074ba:	f000 86a8 	beq.w	800820e <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 80074be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074c2:	f640 0401 	movw	r4, #2049	@ 0x801
 80074c6:	42a0      	cmp	r0, r4
 80074c8:	f171 0100 	sbcs.w	r1, r1, #0
 80074cc:	f082 8128 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80074d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074d4:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 80074d8:	4321      	orrs	r1, r4
 80074da:	f000 8632 	beq.w	8008142 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 80074de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074e2:	f240 4401 	movw	r4, #1025	@ 0x401
 80074e6:	42a0      	cmp	r0, r4
 80074e8:	f171 0100 	sbcs.w	r1, r1, #0
 80074ec:	f082 8118 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80074f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074f4:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 80074f8:	4321      	orrs	r1, r4
 80074fa:	f000 85b0 	beq.w	800805e <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 80074fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007502:	f240 2401 	movw	r4, #513	@ 0x201
 8007506:	42a0      	cmp	r0, r4
 8007508:	f171 0100 	sbcs.w	r1, r1, #0
 800750c:	f082 8108 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007510:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007514:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8007518:	4321      	orrs	r1, r4
 800751a:	f000 8535 	beq.w	8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800751e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007522:	f240 1401 	movw	r4, #257	@ 0x101
 8007526:	42a0      	cmp	r0, r4
 8007528:	f171 0100 	sbcs.w	r1, r1, #0
 800752c:	f082 80f8 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007530:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007534:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8007538:	4321      	orrs	r1, r4
 800753a:	f000 84ba 	beq.w	8007eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800753e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007542:	2881      	cmp	r0, #129	@ 0x81
 8007544:	f171 0100 	sbcs.w	r1, r1, #0
 8007548:	f082 80ea 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800754c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007550:	2821      	cmp	r0, #33	@ 0x21
 8007552:	f171 0100 	sbcs.w	r1, r1, #0
 8007556:	d26f      	bcs.n	8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007558:	e9d7 0100 	ldrd	r0, r1, [r7]
 800755c:	4301      	orrs	r1, r0
 800755e:	f002 80df 	beq.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007562:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007566:	1e42      	subs	r2, r0, #1
 8007568:	f141 33ff 	adc.w	r3, r1, #4294967295
 800756c:	2a20      	cmp	r2, #32
 800756e:	f173 0100 	sbcs.w	r1, r3, #0
 8007572:	f082 80d5 	bcs.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007576:	2a1f      	cmp	r2, #31
 8007578:	f202 80d2 	bhi.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800757c:	a101      	add	r1, pc, #4	@ (adr r1, 8007584 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800757e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007582:	bf00      	nop
 8007584:	080078e5 	.word	0x080078e5
 8007588:	080079b1 	.word	0x080079b1
 800758c:	08009721 	.word	0x08009721
 8007590:	08007a71 	.word	0x08007a71
 8007594:	08009721 	.word	0x08009721
 8007598:	08009721 	.word	0x08009721
 800759c:	08009721 	.word	0x08009721
 80075a0:	08007b41 	.word	0x08007b41
 80075a4:	08009721 	.word	0x08009721
 80075a8:	08009721 	.word	0x08009721
 80075ac:	08009721 	.word	0x08009721
 80075b0:	08009721 	.word	0x08009721
 80075b4:	08009721 	.word	0x08009721
 80075b8:	08009721 	.word	0x08009721
 80075bc:	08009721 	.word	0x08009721
 80075c0:	08007c23 	.word	0x08007c23
 80075c4:	08009721 	.word	0x08009721
 80075c8:	08009721 	.word	0x08009721
 80075cc:	08009721 	.word	0x08009721
 80075d0:	08009721 	.word	0x08009721
 80075d4:	08009721 	.word	0x08009721
 80075d8:	08009721 	.word	0x08009721
 80075dc:	08009721 	.word	0x08009721
 80075e0:	08009721 	.word	0x08009721
 80075e4:	08009721 	.word	0x08009721
 80075e8:	08009721 	.word	0x08009721
 80075ec:	08009721 	.word	0x08009721
 80075f0:	08009721 	.word	0x08009721
 80075f4:	08009721 	.word	0x08009721
 80075f8:	08009721 	.word	0x08009721
 80075fc:	08009721 	.word	0x08009721
 8007600:	08007cf9 	.word	0x08007cf9
 8007604:	80000001 	.word	0x80000001
 8007608:	40000001 	.word	0x40000001
 800760c:	20000001 	.word	0x20000001
 8007610:	10000001 	.word	0x10000001
 8007614:	08000001 	.word	0x08000001
 8007618:	04000001 	.word	0x04000001
 800761c:	00800001 	.word	0x00800001
 8007620:	00400001 	.word	0x00400001
 8007624:	00200001 	.word	0x00200001
 8007628:	00100001 	.word	0x00100001
 800762c:	00080001 	.word	0x00080001
 8007630:	00040001 	.word	0x00040001
 8007634:	00020001 	.word	0x00020001
 8007638:	e9d7 2300 	ldrd	r2, r3, [r7]
 800763c:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007640:	430b      	orrs	r3, r1
 8007642:	f000 83c4 	beq.w	8007dce <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8007646:	f002 b86b 	b.w	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800764a:	4ba1      	ldr	r3, [pc, #644]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800764c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007650:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007654:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007658:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800765c:	d036      	beq.n	80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800765e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007660:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007664:	d86b      	bhi.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007668:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800766c:	d02b      	beq.n	80076c6 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800766e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007670:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007674:	d863      	bhi.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007678:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800767c:	d01b      	beq.n	80076b6 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800767e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007680:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007684:	d85b      	bhi.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007688:	2b00      	cmp	r3, #0
 800768a:	d004      	beq.n	8007696 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 800768c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007692:	d008      	beq.n	80076a6 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8007694:	e053      	b.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007696:	f107 0320 	add.w	r3, r7, #32
 800769a:	4618      	mov	r0, r3
 800769c:	f7ff f8b4 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80076a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80076a4:	e04e      	b.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076a6:	f107 0314 	add.w	r3, r7, #20
 80076aa:	4618      	mov	r0, r3
 80076ac:	f7ff fa18 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80076b4:	e046      	b.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076b6:	f107 0308 	add.w	r3, r7, #8
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7ff fb7c 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80076c4:	e03e      	b.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80076c6:	4b83      	ldr	r3, [pc, #524]	@ (80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80076c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80076ca:	e03b      	b.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80076cc:	4b80      	ldr	r3, [pc, #512]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80076ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80076d2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80076d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80076d8:	4b7d      	ldr	r3, [pc, #500]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 0302 	and.w	r3, r3, #2
 80076e0:	2b02      	cmp	r3, #2
 80076e2:	d10c      	bne.n	80076fe <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80076e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d109      	bne.n	80076fe <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80076ea:	4b79      	ldr	r3, [pc, #484]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	08db      	lsrs	r3, r3, #3
 80076f0:	f003 0303 	and.w	r3, r3, #3
 80076f4:	4a78      	ldr	r2, [pc, #480]	@ (80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80076f6:	fa22 f303 	lsr.w	r3, r2, r3
 80076fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80076fc:	e01e      	b.n	800773c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80076fe:	4b74      	ldr	r3, [pc, #464]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007706:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800770a:	d106      	bne.n	800771a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800770c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800770e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007712:	d102      	bne.n	800771a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007714:	4b71      	ldr	r3, [pc, #452]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8007716:	637b      	str	r3, [r7, #52]	@ 0x34
 8007718:	e010      	b.n	800773c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800771a:	4b6d      	ldr	r3, [pc, #436]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007722:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007726:	d106      	bne.n	8007736 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8007728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800772a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800772e:	d102      	bne.n	8007736 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007730:	4b6b      	ldr	r3, [pc, #428]	@ (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007732:	637b      	str	r3, [r7, #52]	@ 0x34
 8007734:	e002      	b.n	800773c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8007736:	2300      	movs	r3, #0
 8007738:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800773a:	e003      	b.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 800773c:	e002      	b.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 800773e:	2300      	movs	r3, #0
 8007740:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007742:	bf00      	nop
          }
        }
        break;
 8007744:	f001 bfef 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007748:	4b61      	ldr	r3, [pc, #388]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800774a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800774e:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8007752:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007756:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800775a:	d036      	beq.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 800775c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800775e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007762:	d86b      	bhi.n	800783c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007766:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800776a:	d02b      	beq.n	80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800776c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800776e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007772:	d863      	bhi.n	800783c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007776:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800777a:	d01b      	beq.n	80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800777c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007782:	d85b      	bhi.n	800783c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007786:	2b00      	cmp	r3, #0
 8007788:	d004      	beq.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800778a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007790:	d008      	beq.n	80077a4 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8007792:	e053      	b.n	800783c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007794:	f107 0320 	add.w	r3, r7, #32
 8007798:	4618      	mov	r0, r3
 800779a:	f7ff f835 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800779e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80077a2:	e04e      	b.n	8007842 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077a4:	f107 0314 	add.w	r3, r7, #20
 80077a8:	4618      	mov	r0, r3
 80077aa:	f7ff f999 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80077b2:	e046      	b.n	8007842 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077b4:	f107 0308 	add.w	r3, r7, #8
 80077b8:	4618      	mov	r0, r3
 80077ba:	f7ff fafd 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80077c2:	e03e      	b.n	8007842 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80077c4:	4b43      	ldr	r3, [pc, #268]	@ (80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80077c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80077c8:	e03b      	b.n	8007842 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80077ca:	4b41      	ldr	r3, [pc, #260]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80077cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80077d0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80077d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80077d6:	4b3e      	ldr	r3, [pc, #248]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f003 0302 	and.w	r3, r3, #2
 80077de:	2b02      	cmp	r3, #2
 80077e0:	d10c      	bne.n	80077fc <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80077e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d109      	bne.n	80077fc <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80077e8:	4b39      	ldr	r3, [pc, #228]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	08db      	lsrs	r3, r3, #3
 80077ee:	f003 0303 	and.w	r3, r3, #3
 80077f2:	4a39      	ldr	r2, [pc, #228]	@ (80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80077f4:	fa22 f303 	lsr.w	r3, r2, r3
 80077f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80077fa:	e01e      	b.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80077fc:	4b34      	ldr	r3, [pc, #208]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007804:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007808:	d106      	bne.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800780a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800780c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007810:	d102      	bne.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007812:	4b32      	ldr	r3, [pc, #200]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8007814:	637b      	str	r3, [r7, #52]	@ 0x34
 8007816:	e010      	b.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007818:	4b2d      	ldr	r3, [pc, #180]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007820:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007824:	d106      	bne.n	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8007826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007828:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800782c:	d102      	bne.n	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800782e:	4b2c      	ldr	r3, [pc, #176]	@ (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007830:	637b      	str	r3, [r7, #52]	@ 0x34
 8007832:	e002      	b.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8007834:	2300      	movs	r3, #0
 8007836:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007838:	e003      	b.n	8007842 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 800783a:	e002      	b.n	8007842 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 800783c:	2300      	movs	r3, #0
 800783e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007840:	bf00      	nop
          }
        }
        break;
 8007842:	f001 bf70 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8007846:	4b22      	ldr	r3, [pc, #136]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007848:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800784c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007850:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8007852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007854:	2b00      	cmp	r3, #0
 8007856:	d108      	bne.n	800786a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007858:	f107 0320 	add.w	r3, r7, #32
 800785c:	4618      	mov	r0, r3
 800785e:	f7fe ffd3 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007864:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007866:	f001 bf5e 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786c:	2b40      	cmp	r3, #64	@ 0x40
 800786e:	d108      	bne.n	8007882 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007870:	f107 0314 	add.w	r3, r7, #20
 8007874:	4618      	mov	r0, r3
 8007876:	f7ff f933 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800787e:	f001 bf52 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007882:	2300      	movs	r3, #0
 8007884:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007886:	f001 bf4e 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800788a:	4b11      	ldr	r3, [pc, #68]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800788c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007894:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8007896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007898:	2b00      	cmp	r3, #0
 800789a:	d108      	bne.n	80078ae <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800789c:	f107 0320 	add.w	r3, r7, #32
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7fe ffb1 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80078a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80078aa:	f001 bf3c 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 80078ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b0:	2b80      	cmp	r3, #128	@ 0x80
 80078b2:	d108      	bne.n	80078c6 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078b4:	f107 0314 	add.w	r3, r7, #20
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7ff f911 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80078be:	69fb      	ldr	r3, [r7, #28]
 80078c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078c2:	f001 bf30 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80078c6:	2300      	movs	r3, #0
 80078c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078ca:	f001 bf2c 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80078ce:	bf00      	nop
 80078d0:	44020c00 	.word	0x44020c00
 80078d4:	00bb8000 	.word	0x00bb8000
 80078d8:	03d09000 	.word	0x03d09000
 80078dc:	003d0900 	.word	0x003d0900
 80078e0:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80078e4:	4b9d      	ldr	r3, [pc, #628]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80078e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80078ea:	f003 0307 	and.w	r3, r3, #7
 80078ee:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80078f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d104      	bne.n	8007900 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80078f6:	f7fc ffd1 	bl	800489c <HAL_RCC_GetPCLK2Freq>
 80078fa:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80078fc:	f001 bf13 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8007900:	4b96      	ldr	r3, [pc, #600]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007908:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800790c:	d10a      	bne.n	8007924 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800790e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007910:	2b01      	cmp	r3, #1
 8007912:	d107      	bne.n	8007924 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007914:	f107 0314 	add.w	r3, r7, #20
 8007918:	4618      	mov	r0, r3
 800791a:	f7ff f8e1 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	637b      	str	r3, [r7, #52]	@ 0x34
 8007922:	e043      	b.n	80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8007924:	4b8d      	ldr	r3, [pc, #564]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800792c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007930:	d10a      	bne.n	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8007932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007934:	2b02      	cmp	r3, #2
 8007936:	d107      	bne.n	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007938:	f107 0308 	add.w	r3, r7, #8
 800793c:	4618      	mov	r0, r3
 800793e:	f7ff fa3b 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	637b      	str	r3, [r7, #52]	@ 0x34
 8007946:	e031      	b.n	80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007948:	4b84      	ldr	r3, [pc, #528]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 0302 	and.w	r3, r3, #2
 8007950:	2b02      	cmp	r3, #2
 8007952:	d10c      	bne.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007956:	2b03      	cmp	r3, #3
 8007958:	d109      	bne.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800795a:	4b80      	ldr	r3, [pc, #512]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	08db      	lsrs	r3, r3, #3
 8007960:	f003 0303 	and.w	r3, r3, #3
 8007964:	4a7e      	ldr	r2, [pc, #504]	@ (8007b60 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007966:	fa22 f303 	lsr.w	r3, r2, r3
 800796a:	637b      	str	r3, [r7, #52]	@ 0x34
 800796c:	e01e      	b.n	80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800796e:	4b7b      	ldr	r3, [pc, #492]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007976:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800797a:	d105      	bne.n	8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800797c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800797e:	2b04      	cmp	r3, #4
 8007980:	d102      	bne.n	8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8007982:	4b78      	ldr	r3, [pc, #480]	@ (8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007984:	637b      	str	r3, [r7, #52]	@ 0x34
 8007986:	e011      	b.n	80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007988:	4b74      	ldr	r3, [pc, #464]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800798a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	2b02      	cmp	r3, #2
 8007994:	d106      	bne.n	80079a4 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007998:	2b05      	cmp	r3, #5
 800799a:	d103      	bne.n	80079a4 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800799c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80079a2:	e003      	b.n	80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 80079a4:	2300      	movs	r3, #0
 80079a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079a8:	f001 bebd 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80079ac:	f001 bebb 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80079b0:	4b6a      	ldr	r3, [pc, #424]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80079b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80079b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079ba:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80079bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d104      	bne.n	80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80079c2:	f7fc ff55 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 80079c6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80079c8:	f001 bead 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80079cc:	4b63      	ldr	r3, [pc, #396]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079d8:	d10a      	bne.n	80079f0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80079da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079dc:	2b08      	cmp	r3, #8
 80079de:	d107      	bne.n	80079f0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079e0:	f107 0314 	add.w	r3, r7, #20
 80079e4:	4618      	mov	r0, r3
 80079e6:	f7ff f87b 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80079ee:	e03d      	b.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80079f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f2:	2b10      	cmp	r3, #16
 80079f4:	d108      	bne.n	8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079f6:	f107 0308 	add.w	r3, r7, #8
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7ff f9dc 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a04:	f001 be8f 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007a08:	4b54      	ldr	r3, [pc, #336]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 0302 	and.w	r3, r3, #2
 8007a10:	2b02      	cmp	r3, #2
 8007a12:	d10c      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a16:	2b18      	cmp	r3, #24
 8007a18:	d109      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a1a:	4b50      	ldr	r3, [pc, #320]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	08db      	lsrs	r3, r3, #3
 8007a20:	f003 0303 	and.w	r3, r3, #3
 8007a24:	4a4e      	ldr	r2, [pc, #312]	@ (8007b60 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007a26:	fa22 f303 	lsr.w	r3, r2, r3
 8007a2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a2c:	e01e      	b.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8007a2e:	4b4b      	ldr	r3, [pc, #300]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a3a:	d105      	bne.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3e:	2b20      	cmp	r3, #32
 8007a40:	d102      	bne.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8007a42:	4b48      	ldr	r3, [pc, #288]	@ (8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007a44:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a46:	e011      	b.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007a48:	4b44      	ldr	r3, [pc, #272]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a4e:	f003 0302 	and.w	r3, r3, #2
 8007a52:	2b02      	cmp	r3, #2
 8007a54:	d106      	bne.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8007a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a58:	2b28      	cmp	r3, #40	@ 0x28
 8007a5a:	d103      	bne.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8007a5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a60:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a62:	e003      	b.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007a64:	2300      	movs	r3, #0
 8007a66:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a68:	f001 be5d 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007a6c:	f001 be5b 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007a70:	4b3a      	ldr	r3, [pc, #232]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007a76:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007a7a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d104      	bne.n	8007a8c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a82:	f7fc fef5 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8007a86:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a88:	f001 be4d 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8007a8c:	4b33      	ldr	r3, [pc, #204]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a98:	d10a      	bne.n	8007ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9c:	2b40      	cmp	r3, #64	@ 0x40
 8007a9e:	d107      	bne.n	8007ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007aa0:	f107 0314 	add.w	r3, r7, #20
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7ff f81b 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aae:	e045      	b.n	8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8007ab0:	4b2a      	ldr	r3, [pc, #168]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ab8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007abc:	d10a      	bne.n	8007ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8007abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac0:	2b80      	cmp	r3, #128	@ 0x80
 8007ac2:	d107      	bne.n	8007ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ac4:	f107 0308 	add.w	r3, r7, #8
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f7ff f975 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ad2:	e033      	b.n	8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007ad4:	4b21      	ldr	r3, [pc, #132]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f003 0302 	and.w	r3, r3, #2
 8007adc:	2b02      	cmp	r3, #2
 8007ade:	d10c      	bne.n	8007afa <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8007ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ae4:	d109      	bne.n	8007afa <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ae6:	4b1d      	ldr	r3, [pc, #116]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	08db      	lsrs	r3, r3, #3
 8007aec:	f003 0303 	and.w	r3, r3, #3
 8007af0:	4a1b      	ldr	r2, [pc, #108]	@ (8007b60 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007af2:	fa22 f303 	lsr.w	r3, r2, r3
 8007af6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007af8:	e020      	b.n	8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8007afa:	4b18      	ldr	r3, [pc, #96]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b06:	d106      	bne.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8007b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b0e:	d102      	bne.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8007b10:	4b14      	ldr	r3, [pc, #80]	@ (8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007b12:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b14:	e012      	b.n	8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007b16:	4b11      	ldr	r3, [pc, #68]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007b18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b1c:	f003 0302 	and.w	r3, r3, #2
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d107      	bne.n	8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8007b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b26:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8007b2a:	d103      	bne.n	8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8007b2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b30:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b32:	e003      	b.n	8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8007b34:	2300      	movs	r3, #0
 8007b36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b38:	f001 bdf5 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007b3c:	f001 bdf3 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007b40:	4b06      	ldr	r3, [pc, #24]	@ (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007b42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b46:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8007b4a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d10a      	bne.n	8007b68 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b52:	f7fc fe8d 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8007b56:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8007b58:	f001 bde5 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007b5c:	44020c00 	.word	0x44020c00
 8007b60:	03d09000 	.word	0x03d09000
 8007b64:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8007b68:	4ba0      	ldr	r3, [pc, #640]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b74:	d10b      	bne.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8007b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b7c:	d107      	bne.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b7e:	f107 0314 	add.w	r3, r7, #20
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7fe ffac 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b8c:	e047      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8007b8e:	4b97      	ldr	r3, [pc, #604]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b9a:	d10b      	bne.n	8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8007b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ba2:	d107      	bne.n	8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ba4:	f107 0308 	add.w	r3, r7, #8
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7ff f905 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bb2:	e034      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007bb4:	4b8d      	ldr	r3, [pc, #564]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f003 0302 	and.w	r3, r3, #2
 8007bbc:	2b02      	cmp	r3, #2
 8007bbe:	d10d      	bne.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8007bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007bc6:	d109      	bne.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007bc8:	4b88      	ldr	r3, [pc, #544]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	08db      	lsrs	r3, r3, #3
 8007bce:	f003 0303 	and.w	r3, r3, #3
 8007bd2:	4a87      	ldr	r2, [pc, #540]	@ (8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8007bd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bda:	e020      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8007bdc:	4b83      	ldr	r3, [pc, #524]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007be8:	d106      	bne.n	8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8007bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bf0:	d102      	bne.n	8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8007bf2:	4b80      	ldr	r3, [pc, #512]	@ (8007df4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007bf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bf6:	e012      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007bf8:	4b7c      	ldr	r3, [pc, #496]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007bfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bfe:	f003 0302 	and.w	r3, r3, #2
 8007c02:	2b02      	cmp	r3, #2
 8007c04:	d107      	bne.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8007c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c08:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007c0c:	d103      	bne.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8007c0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c14:	e003      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 8007c16:	2300      	movs	r3, #0
 8007c18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c1a:	f001 bd84 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c1e:	f001 bd82 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007c22:	4b72      	ldr	r3, [pc, #456]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c24:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007c28:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007c2c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d104      	bne.n	8007c3e <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c34:	f7fc fe1c 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8007c38:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8007c3a:	f001 bd74 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8007c3e:	4b6b      	ldr	r3, [pc, #428]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c4a:	d10b      	bne.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8007c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c52:	d107      	bne.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c54:	f107 0314 	add.w	r3, r7, #20
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f7fe ff41 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c62:	e047      	b.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007c64:	4b61      	ldr	r3, [pc, #388]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c70:	d10b      	bne.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c78:	d107      	bne.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c7a:	f107 0308 	add.w	r3, r7, #8
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f7ff f89a 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c88:	e034      	b.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8007c8a:	4b58      	ldr	r3, [pc, #352]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f003 0302 	and.w	r3, r3, #2
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	d10d      	bne.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007c9c:	d109      	bne.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c9e:	4b53      	ldr	r3, [pc, #332]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	08db      	lsrs	r3, r3, #3
 8007ca4:	f003 0303 	and.w	r3, r3, #3
 8007ca8:	4a51      	ldr	r2, [pc, #324]	@ (8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007caa:	fa22 f303 	lsr.w	r3, r2, r3
 8007cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cb0:	e020      	b.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8007cb2:	4b4e      	ldr	r3, [pc, #312]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cbe:	d106      	bne.n	8007cce <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8007cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cc6:	d102      	bne.n	8007cce <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8007cc8:	4b4a      	ldr	r3, [pc, #296]	@ (8007df4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ccc:	e012      	b.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8007cce:	4b47      	ldr	r3, [pc, #284]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007cd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007cd4:	f003 0302 	and.w	r3, r3, #2
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d107      	bne.n	8007cec <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8007cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cde:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007ce2:	d103      	bne.n	8007cec <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8007ce4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ce8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cea:	e003      	b.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8007cec:	2300      	movs	r3, #0
 8007cee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf0:	f001 bd19 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007cf4:	f001 bd17 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8007cf8:	4b3c      	ldr	r3, [pc, #240]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007cfa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007cfe:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8007d02:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8007d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d104      	bne.n	8007d14 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d0a:	f7fc fdb1 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8007d0e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8007d10:	f001 bd09 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8007d14:	4b35      	ldr	r3, [pc, #212]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d20:	d10b      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8007d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d28:	d107      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d2a:	f107 0314 	add.w	r3, r7, #20
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f7fe fed6 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d38:	e047      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8007d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d46:	d10b      	bne.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8007d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d4e:	d107      	bne.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d50:	f107 0308 	add.w	r3, r7, #8
 8007d54:	4618      	mov	r0, r3
 8007d56:	f7ff f82f 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d5e:	e034      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8007d60:	4b22      	ldr	r3, [pc, #136]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f003 0302 	and.w	r3, r3, #2
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	d10d      	bne.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8007d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007d72:	d109      	bne.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d74:	4b1d      	ldr	r3, [pc, #116]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	08db      	lsrs	r3, r3, #3
 8007d7a:	f003 0303 	and.w	r3, r3, #3
 8007d7e:	4a1c      	ldr	r2, [pc, #112]	@ (8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007d80:	fa22 f303 	lsr.w	r3, r2, r3
 8007d84:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d86:	e020      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8007d88:	4b18      	ldr	r3, [pc, #96]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d94:	d106      	bne.n	8007da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d9c:	d102      	bne.n	8007da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8007d9e:	4b15      	ldr	r3, [pc, #84]	@ (8007df4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007da0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007da2:	e012      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8007da4:	4b11      	ldr	r3, [pc, #68]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007da6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007daa:	f003 0302 	and.w	r3, r3, #2
 8007dae:	2b02      	cmp	r3, #2
 8007db0:	d107      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8007db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007db8:	d103      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8007dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc0:	e003      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dc6:	f001 bcae 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007dca:	f001 bcac 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8007dce:	4b07      	ldr	r3, [pc, #28]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007dd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007dd4:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8007dd8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8007dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d10b      	bne.n	8007df8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007de0:	f7fc fd46 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8007de4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8007de6:	f001 bc9e 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007dea:	bf00      	nop
 8007dec:	44020c00 	.word	0x44020c00
 8007df0:	03d09000 	.word	0x03d09000
 8007df4:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8007df8:	4ba0      	ldr	r3, [pc, #640]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e04:	d10b      	bne.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8007e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e08:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007e0c:	d107      	bne.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e0e:	f107 0314 	add.w	r3, r7, #20
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7fe fe64 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007e18:	69bb      	ldr	r3, [r7, #24]
 8007e1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e1c:	e047      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8007e1e:	4b97      	ldr	r3, [pc, #604]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e2a:	d10b      	bne.n	8007e44 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8007e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007e32:	d107      	bne.n	8007e44 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e34:	f107 0308 	add.w	r3, r7, #8
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f7fe ffbd 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e42:	e034      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8007e44:	4b8d      	ldr	r3, [pc, #564]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f003 0302 	and.w	r3, r3, #2
 8007e4c:	2b02      	cmp	r3, #2
 8007e4e:	d10d      	bne.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8007e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e52:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007e56:	d109      	bne.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e58:	4b88      	ldr	r3, [pc, #544]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	08db      	lsrs	r3, r3, #3
 8007e5e:	f003 0303 	and.w	r3, r3, #3
 8007e62:	4a87      	ldr	r2, [pc, #540]	@ (8008080 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007e64:	fa22 f303 	lsr.w	r3, r2, r3
 8007e68:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e6a:	e020      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8007e6c:	4b83      	ldr	r3, [pc, #524]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e78:	d106      	bne.n	8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e80:	d102      	bne.n	8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8007e82:	4b80      	ldr	r3, [pc, #512]	@ (8008084 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007e84:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e86:	e012      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8007e88:	4b7c      	ldr	r3, [pc, #496]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007e8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e8e:	f003 0302 	and.w	r3, r3, #2
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d107      	bne.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8007e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e98:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007e9c:	d103      	bne.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8007e9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ea2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ea4:	e003      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007eaa:	f001 bc3c 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007eae:	f001 bc3a 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8007eb2:	4b72      	ldr	r3, [pc, #456]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007eb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007eb8:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007ebc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8007ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d104      	bne.n	8007ece <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ec4:	f7fc fcd4 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8007ec8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8007eca:	f001 bc2c 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8007ece:	4b6b      	ldr	r3, [pc, #428]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ed6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007eda:	d10b      	bne.n	8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ee2:	d107      	bne.n	8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ee4:	f107 0314 	add.w	r3, r7, #20
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f7fe fdf9 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ef2:	e047      	b.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8007ef4:	4b61      	ldr	r3, [pc, #388]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007efc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f00:	d10b      	bne.n	8007f1a <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8007f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f08:	d107      	bne.n	8007f1a <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f0a:	f107 0308 	add.w	r3, r7, #8
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7fe ff52 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f18:	e034      	b.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8007f1a:	4b58      	ldr	r3, [pc, #352]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f003 0302 	and.w	r3, r3, #2
 8007f22:	2b02      	cmp	r3, #2
 8007f24:	d10d      	bne.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8007f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f28:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007f2c:	d109      	bne.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f2e:	4b53      	ldr	r3, [pc, #332]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	08db      	lsrs	r3, r3, #3
 8007f34:	f003 0303 	and.w	r3, r3, #3
 8007f38:	4a51      	ldr	r2, [pc, #324]	@ (8008080 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f40:	e020      	b.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8007f42:	4b4e      	ldr	r3, [pc, #312]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f4e:	d106      	bne.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8007f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007f56:	d102      	bne.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8007f58:	4b4a      	ldr	r3, [pc, #296]	@ (8008084 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007f5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f5c:	e012      	b.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8007f5e:	4b47      	ldr	r3, [pc, #284]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f64:	f003 0302 	and.w	r3, r3, #2
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d107      	bne.n	8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8007f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007f72:	d103      	bne.n	8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8007f74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f7a:	e003      	b.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f80:	f001 bbd1 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f84:	f001 bbcf 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8007f88:	4b3c      	ldr	r3, [pc, #240]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f8a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007f8e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007f92:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8007f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d104      	bne.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f9a:	f7fc fc69 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8007f9e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8007fa0:	f001 bbc1 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8007fa4:	4b35      	ldr	r3, [pc, #212]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fb0:	d10b      	bne.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8007fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007fb8:	d107      	bne.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007fba:	f107 0314 	add.w	r3, r7, #20
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f7fe fd8e 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fc8:	e047      	b.n	800805a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8007fca:	4b2c      	ldr	r3, [pc, #176]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007fd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fd6:	d10b      	bne.n	8007ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8007fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007fde:	d107      	bne.n	8007ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fe0:	f107 0308 	add.w	r3, r7, #8
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7fe fee7 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fee:	e034      	b.n	800805a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8007ff0:	4b22      	ldr	r3, [pc, #136]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f003 0302 	and.w	r3, r3, #2
 8007ff8:	2b02      	cmp	r3, #2
 8007ffa:	d10d      	bne.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8007ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ffe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008002:	d109      	bne.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008004:	4b1d      	ldr	r3, [pc, #116]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	08db      	lsrs	r3, r3, #3
 800800a:	f003 0303 	and.w	r3, r3, #3
 800800e:	4a1c      	ldr	r2, [pc, #112]	@ (8008080 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008010:	fa22 f303 	lsr.w	r3, r2, r3
 8008014:	637b      	str	r3, [r7, #52]	@ 0x34
 8008016:	e020      	b.n	800805a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8008018:	4b18      	ldr	r3, [pc, #96]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008024:	d106      	bne.n	8008034 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8008026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008028:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800802c:	d102      	bne.n	8008034 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 800802e:	4b15      	ldr	r3, [pc, #84]	@ (8008084 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008030:	637b      	str	r3, [r7, #52]	@ 0x34
 8008032:	e012      	b.n	800805a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8008034:	4b11      	ldr	r3, [pc, #68]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008036:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800803a:	f003 0302 	and.w	r3, r3, #2
 800803e:	2b02      	cmp	r3, #2
 8008040:	d107      	bne.n	8008052 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8008042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008044:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008048:	d103      	bne.n	8008052 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 800804a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800804e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008050:	e003      	b.n	800805a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8008052:	2300      	movs	r3, #0
 8008054:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008056:	f001 bb66 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800805a:	f001 bb64 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800805e:	4b07      	ldr	r3, [pc, #28]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008060:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008064:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8008068:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800806a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806c:	2b00      	cmp	r3, #0
 800806e:	d10b      	bne.n	8008088 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008070:	f7fc fbfe 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8008074:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8008076:	f001 bb56 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800807a:	bf00      	nop
 800807c:	44020c00 	.word	0x44020c00
 8008080:	03d09000 	.word	0x03d09000
 8008084:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8008088:	4ba1      	ldr	r3, [pc, #644]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008090:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008094:	d10b      	bne.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8008096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008098:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800809c:	d107      	bne.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800809e:	f107 0314 	add.w	r3, r7, #20
 80080a2:	4618      	mov	r0, r3
 80080a4:	f7fe fd1c 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ac:	e047      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 80080ae:	4b98      	ldr	r3, [pc, #608]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080ba:	d10b      	bne.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 80080bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080c2:	d107      	bne.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080c4:	f107 0308 	add.w	r3, r7, #8
 80080c8:	4618      	mov	r0, r3
 80080ca:	f7fe fe75 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80080d2:	e034      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 80080d4:	4b8e      	ldr	r3, [pc, #568]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 0302 	and.w	r3, r3, #2
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d10d      	bne.n	80080fc <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 80080e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80080e6:	d109      	bne.n	80080fc <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080e8:	4b89      	ldr	r3, [pc, #548]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	08db      	lsrs	r3, r3, #3
 80080ee:	f003 0303 	and.w	r3, r3, #3
 80080f2:	4a88      	ldr	r2, [pc, #544]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 80080f4:	fa22 f303 	lsr.w	r3, r2, r3
 80080f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80080fa:	e020      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 80080fc:	4b84      	ldr	r3, [pc, #528]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008104:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008108:	d106      	bne.n	8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 800810a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008110:	d102      	bne.n	8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8008112:	4b81      	ldr	r3, [pc, #516]	@ (8008318 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008114:	637b      	str	r3, [r7, #52]	@ 0x34
 8008116:	e012      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8008118:	4b7d      	ldr	r3, [pc, #500]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800811a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800811e:	f003 0302 	and.w	r3, r3, #2
 8008122:	2b02      	cmp	r3, #2
 8008124:	d107      	bne.n	8008136 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8008126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008128:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800812c:	d103      	bne.n	8008136 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 800812e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008132:	637b      	str	r3, [r7, #52]	@ 0x34
 8008134:	e003      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8008136:	2300      	movs	r3, #0
 8008138:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800813a:	f001 baf4 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800813e:	f001 baf2 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8008142:	4b73      	ldr	r3, [pc, #460]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008144:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008148:	f003 0307 	and.w	r3, r3, #7
 800814c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800814e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008150:	2b00      	cmp	r3, #0
 8008152:	d104      	bne.n	800815e <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008154:	f7fc fb8c 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8008158:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800815a:	f001 bae4 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800815e:	4b6c      	ldr	r3, [pc, #432]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008166:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800816a:	d10a      	bne.n	8008182 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 800816c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816e:	2b01      	cmp	r3, #1
 8008170:	d107      	bne.n	8008182 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008172:	f107 0314 	add.w	r3, r7, #20
 8008176:	4618      	mov	r0, r3
 8008178:	f7fe fcb2 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008180:	e043      	b.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8008182:	4b63      	ldr	r3, [pc, #396]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800818a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800818e:	d10a      	bne.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8008190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008192:	2b02      	cmp	r3, #2
 8008194:	d107      	bne.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008196:	f107 0308 	add.w	r3, r7, #8
 800819a:	4618      	mov	r0, r3
 800819c:	f7fe fe0c 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80081a4:	e031      	b.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 80081a6:	4b5a      	ldr	r3, [pc, #360]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 0302 	and.w	r3, r3, #2
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d10c      	bne.n	80081cc <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 80081b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b4:	2b03      	cmp	r3, #3
 80081b6:	d109      	bne.n	80081cc <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80081b8:	4b55      	ldr	r3, [pc, #340]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	08db      	lsrs	r3, r3, #3
 80081be:	f003 0303 	and.w	r3, r3, #3
 80081c2:	4a54      	ldr	r2, [pc, #336]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 80081c4:	fa22 f303 	lsr.w	r3, r2, r3
 80081c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80081ca:	e01e      	b.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 80081cc:	4b50      	ldr	r3, [pc, #320]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081d8:	d105      	bne.n	80081e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 80081da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081dc:	2b04      	cmp	r3, #4
 80081de:	d102      	bne.n	80081e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 80081e0:	4b4d      	ldr	r3, [pc, #308]	@ (8008318 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80081e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80081e4:	e011      	b.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 80081e6:	4b4a      	ldr	r3, [pc, #296]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80081e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081ec:	f003 0302 	and.w	r3, r3, #2
 80081f0:	2b02      	cmp	r3, #2
 80081f2:	d106      	bne.n	8008202 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 80081f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f6:	2b05      	cmp	r3, #5
 80081f8:	d103      	bne.n	8008202 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 80081fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008200:	e003      	b.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8008202:	2300      	movs	r3, #0
 8008204:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008206:	f001 ba8e 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800820a:	f001 ba8c 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800820e:	4b40      	ldr	r3, [pc, #256]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008210:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008214:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008218:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800821a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821c:	2b00      	cmp	r3, #0
 800821e:	d104      	bne.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008220:	f7fc fb26 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8008224:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8008226:	f001 ba7e 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800822a:	4b39      	ldr	r3, [pc, #228]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008232:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008236:	d10a      	bne.n	800824e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8008238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823a:	2b10      	cmp	r3, #16
 800823c:	d107      	bne.n	800824e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800823e:	f107 0314 	add.w	r3, r7, #20
 8008242:	4618      	mov	r0, r3
 8008244:	f7fe fc4c 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008248:	69bb      	ldr	r3, [r7, #24]
 800824a:	637b      	str	r3, [r7, #52]	@ 0x34
 800824c:	e043      	b.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800824e:	4b30      	ldr	r3, [pc, #192]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008256:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800825a:	d10a      	bne.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800825c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825e:	2b20      	cmp	r3, #32
 8008260:	d107      	bne.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008262:	f107 0308 	add.w	r3, r7, #8
 8008266:	4618      	mov	r0, r3
 8008268:	f7fe fda6 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008270:	e031      	b.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8008272:	4b27      	ldr	r3, [pc, #156]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f003 0302 	and.w	r3, r3, #2
 800827a:	2b02      	cmp	r3, #2
 800827c:	d10c      	bne.n	8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800827e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008280:	2b30      	cmp	r3, #48	@ 0x30
 8008282:	d109      	bne.n	8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008284:	4b22      	ldr	r3, [pc, #136]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	08db      	lsrs	r3, r3, #3
 800828a:	f003 0303 	and.w	r3, r3, #3
 800828e:	4a21      	ldr	r2, [pc, #132]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008290:	fa22 f303 	lsr.w	r3, r2, r3
 8008294:	637b      	str	r3, [r7, #52]	@ 0x34
 8008296:	e01e      	b.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8008298:	4b1d      	ldr	r3, [pc, #116]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082a4:	d105      	bne.n	80082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 80082a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a8:	2b40      	cmp	r3, #64	@ 0x40
 80082aa:	d102      	bne.n	80082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 80082ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008318 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80082ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80082b0:	e011      	b.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 80082b2:	4b17      	ldr	r3, [pc, #92]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80082b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082b8:	f003 0302 	and.w	r3, r3, #2
 80082bc:	2b02      	cmp	r3, #2
 80082be:	d106      	bne.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 80082c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c2:	2b50      	cmp	r3, #80	@ 0x50
 80082c4:	d103      	bne.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 80082c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80082ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80082cc:	e003      	b.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 80082ce:	2300      	movs	r3, #0
 80082d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082d2:	f001 ba28 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80082d6:	f001 ba26 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80082da:	4b0d      	ldr	r3, [pc, #52]	@ (8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80082dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80082e0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80082e4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80082e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d104      	bne.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80082ec:	f7fc faec 	bl	80048c8 <HAL_RCC_GetPCLK3Freq>
 80082f0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80082f2:	f001 ba18 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 80082f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082fc:	d10e      	bne.n	800831c <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082fe:	f107 0314 	add.w	r3, r7, #20
 8008302:	4618      	mov	r0, r3
 8008304:	f7fe fbec 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008308:	69bb      	ldr	r3, [r7, #24]
 800830a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800830c:	f001 ba0b 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008310:	44020c00 	.word	0x44020c00
 8008314:	03d09000 	.word	0x03d09000
 8008318:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800831c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008322:	d108      	bne.n	8008336 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008324:	f107 0308 	add.w	r3, r7, #8
 8008328:	4618      	mov	r0, r3
 800832a:	f7fe fd45 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008332:	f001 b9f8 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008336:	4ba4      	ldr	r3, [pc, #656]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f003 0302 	and.w	r3, r3, #2
 800833e:	2b02      	cmp	r3, #2
 8008340:	d10d      	bne.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8008342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008344:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008348:	d109      	bne.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800834a:	4b9f      	ldr	r3, [pc, #636]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	08db      	lsrs	r3, r3, #3
 8008350:	f003 0303 	and.w	r3, r3, #3
 8008354:	4a9d      	ldr	r2, [pc, #628]	@ (80085cc <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008356:	fa22 f303 	lsr.w	r3, r2, r3
 800835a:	637b      	str	r3, [r7, #52]	@ 0x34
 800835c:	e020      	b.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800835e:	4b9a      	ldr	r3, [pc, #616]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008366:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800836a:	d106      	bne.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 800836c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008372:	d102      	bne.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8008374:	4b96      	ldr	r3, [pc, #600]	@ (80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008376:	637b      	str	r3, [r7, #52]	@ 0x34
 8008378:	e012      	b.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800837a:	4b93      	ldr	r3, [pc, #588]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800837c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008380:	f003 0302 	and.w	r3, r3, #2
 8008384:	2b02      	cmp	r3, #2
 8008386:	d107      	bne.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8008388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800838a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800838e:	d103      	bne.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8008390:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008394:	637b      	str	r3, [r7, #52]	@ 0x34
 8008396:	e003      	b.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8008398:	2300      	movs	r3, #0
 800839a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800839c:	f001 b9c3 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80083a0:	f001 b9c1 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80083a4:	4b88      	ldr	r3, [pc, #544]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80083a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083aa:	f003 0307 	and.w	r3, r3, #7
 80083ae:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80083b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d104      	bne.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80083b6:	f7fc fa3f 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 80083ba:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80083bc:	f001 b9b3 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80083c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d104      	bne.n	80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 80083c6:	f7fc f90b 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 80083ca:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80083cc:	f001 b9ab 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80083d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d2:	2b02      	cmp	r3, #2
 80083d4:	d108      	bne.n	80083e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083d6:	f107 0314 	add.w	r3, r7, #20
 80083da:	4618      	mov	r0, r3
 80083dc:	f7fe fb80 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083e4:	f001 b99f 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80083e8:	4b77      	ldr	r3, [pc, #476]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083f4:	d105      	bne.n	8008402 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 80083f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f8:	2b03      	cmp	r3, #3
 80083fa:	d102      	bne.n	8008402 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 80083fc:	4b75      	ldr	r3, [pc, #468]	@ (80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 80083fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008400:	e023      	b.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8008402:	4b71      	ldr	r3, [pc, #452]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f003 0302 	and.w	r3, r3, #2
 800840a:	2b02      	cmp	r3, #2
 800840c:	d10c      	bne.n	8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 800840e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008410:	2b04      	cmp	r3, #4
 8008412:	d109      	bne.n	8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008414:	4b6c      	ldr	r3, [pc, #432]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	08db      	lsrs	r3, r3, #3
 800841a:	f003 0303 	and.w	r3, r3, #3
 800841e:	4a6b      	ldr	r2, [pc, #428]	@ (80085cc <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008420:	fa22 f303 	lsr.w	r3, r2, r3
 8008424:	637b      	str	r3, [r7, #52]	@ 0x34
 8008426:	e010      	b.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8008428:	4b67      	ldr	r3, [pc, #412]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008434:	d105      	bne.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8008436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008438:	2b05      	cmp	r3, #5
 800843a:	d102      	bne.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 800843c:	4b64      	ldr	r3, [pc, #400]	@ (80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800843e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008440:	e003      	b.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8008442:	2300      	movs	r3, #0
 8008444:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008446:	f001 b96e 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800844a:	f001 b96c 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800844e:	4b5e      	ldr	r3, [pc, #376]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008450:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008454:	f003 0308 	and.w	r3, r3, #8
 8008458:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800845a:	4b5b      	ldr	r3, [pc, #364]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800845c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008460:	f003 0302 	and.w	r3, r3, #2
 8008464:	2b02      	cmp	r3, #2
 8008466:	d106      	bne.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8008468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846a:	2b00      	cmp	r3, #0
 800846c:	d103      	bne.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800846e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008472:	637b      	str	r3, [r7, #52]	@ 0x34
 8008474:	e012      	b.n	800849c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8008476:	4b54      	ldr	r3, [pc, #336]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008478:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800847c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008480:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008484:	d106      	bne.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8008486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008488:	2b08      	cmp	r3, #8
 800848a:	d103      	bne.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 800848c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008490:	637b      	str	r3, [r7, #52]	@ 0x34
 8008492:	e003      	b.n	800849c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8008494:	2300      	movs	r3, #0
 8008496:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008498:	f001 b945 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800849c:	f001 b943 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80084a0:	4b49      	ldr	r3, [pc, #292]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80084a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80084a6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80084aa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80084ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d104      	bne.n	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80084b2:	f7fc f9dd 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 80084b6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80084b8:	f001 b935 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 80084bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084c2:	d108      	bne.n	80084d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084c4:	f107 0308 	add.w	r3, r7, #8
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7fe fc75 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084d2:	f001 b928 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80084d6:	4b3c      	ldr	r3, [pc, #240]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f003 0302 	and.w	r3, r3, #2
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d10d      	bne.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 80084e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084e8:	d109      	bne.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80084ea:	4b37      	ldr	r3, [pc, #220]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	08db      	lsrs	r3, r3, #3
 80084f0:	f003 0303 	and.w	r3, r3, #3
 80084f4:	4a35      	ldr	r2, [pc, #212]	@ (80085cc <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80084f6:	fa22 f303 	lsr.w	r3, r2, r3
 80084fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80084fc:	e011      	b.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80084fe:	4b32      	ldr	r3, [pc, #200]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008506:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800850a:	d106      	bne.n	800851a <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 800850c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008512:	d102      	bne.n	800851a <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8008514:	4b2e      	ldr	r3, [pc, #184]	@ (80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008516:	637b      	str	r3, [r7, #52]	@ 0x34
 8008518:	e003      	b.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800851a:	2300      	movs	r3, #0
 800851c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800851e:	f001 b902 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008522:	f001 b900 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8008526:	4b28      	ldr	r3, [pc, #160]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008528:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800852c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008530:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8008532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008534:	2b00      	cmp	r3, #0
 8008536:	d104      	bne.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008538:	f7fc f99a 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 800853c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800853e:	f001 b8f2 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8008542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008544:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008548:	d108      	bne.n	800855c <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800854a:	f107 0308 	add.w	r3, r7, #8
 800854e:	4618      	mov	r0, r3
 8008550:	f7fe fc32 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008558:	f001 b8e5 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800855c:	4b1a      	ldr	r3, [pc, #104]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f003 0302 	and.w	r3, r3, #2
 8008564:	2b02      	cmp	r3, #2
 8008566:	d10d      	bne.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8008568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800856e:	d109      	bne.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008570:	4b15      	ldr	r3, [pc, #84]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	08db      	lsrs	r3, r3, #3
 8008576:	f003 0303 	and.w	r3, r3, #3
 800857a:	4a14      	ldr	r2, [pc, #80]	@ (80085cc <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800857c:	fa22 f303 	lsr.w	r3, r2, r3
 8008580:	637b      	str	r3, [r7, #52]	@ 0x34
 8008582:	e011      	b.n	80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8008584:	4b10      	ldr	r3, [pc, #64]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800858c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008590:	d106      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8008592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008594:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008598:	d102      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800859a:	4b0d      	ldr	r3, [pc, #52]	@ (80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800859c:	637b      	str	r3, [r7, #52]	@ 0x34
 800859e:	e003      	b.n	80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 80085a0:	2300      	movs	r3, #0
 80085a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085a4:	f001 b8bf 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80085a8:	f001 b8bd 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80085ac:	4b06      	ldr	r3, [pc, #24]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80085ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80085b2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80085b6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 80085b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d10c      	bne.n	80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80085be:	f7fc f983 	bl	80048c8 <HAL_RCC_GetPCLK3Freq>
 80085c2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 80085c4:	f001 b8af 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80085c8:	44020c00 	.word	0x44020c00
 80085cc:	03d09000 	.word	0x03d09000
 80085d0:	003d0900 	.word	0x003d0900
 80085d4:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 80085d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085de:	d108      	bne.n	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085e0:	f107 0308 	add.w	r3, r7, #8
 80085e4:	4618      	mov	r0, r3
 80085e6:	f7fe fbe7 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085ee:	f001 b89a 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 80085f2:	4b9f      	ldr	r3, [pc, #636]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f003 0302 	and.w	r3, r3, #2
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	d10d      	bne.n	800861a <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 80085fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008600:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008604:	d109      	bne.n	800861a <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008606:	4b9a      	ldr	r3, [pc, #616]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	08db      	lsrs	r3, r3, #3
 800860c:	f003 0303 	and.w	r3, r3, #3
 8008610:	4a98      	ldr	r2, [pc, #608]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008612:	fa22 f303 	lsr.w	r3, r2, r3
 8008616:	637b      	str	r3, [r7, #52]	@ 0x34
 8008618:	e011      	b.n	800863e <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800861a:	4b95      	ldr	r3, [pc, #596]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008622:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008626:	d106      	bne.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8008628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800862e:	d102      	bne.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8008630:	4b91      	ldr	r3, [pc, #580]	@ (8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008632:	637b      	str	r3, [r7, #52]	@ 0x34
 8008634:	e003      	b.n	800863e <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 8008636:	2300      	movs	r3, #0
 8008638:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800863a:	f001 b874 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800863e:	f001 b872 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008642:	4b8b      	ldr	r3, [pc, #556]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008644:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008648:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800864c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800864e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008650:	2b00      	cmp	r3, #0
 8008652:	d104      	bne.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008654:	f7fc f938 	bl	80048c8 <HAL_RCC_GetPCLK3Freq>
 8008658:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800865a:	f001 b864 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800865e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008660:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008664:	d108      	bne.n	8008678 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008666:	f107 0308 	add.w	r3, r7, #8
 800866a:	4618      	mov	r0, r3
 800866c:	f7fe fba4 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008674:	f001 b857 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008678:	4b7d      	ldr	r3, [pc, #500]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 0302 	and.w	r3, r3, #2
 8008680:	2b02      	cmp	r3, #2
 8008682:	d10d      	bne.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8008684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008686:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800868a:	d109      	bne.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800868c:	4b78      	ldr	r3, [pc, #480]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	08db      	lsrs	r3, r3, #3
 8008692:	f003 0303 	and.w	r3, r3, #3
 8008696:	4a77      	ldr	r2, [pc, #476]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008698:	fa22 f303 	lsr.w	r3, r2, r3
 800869c:	637b      	str	r3, [r7, #52]	@ 0x34
 800869e:	e011      	b.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 80086a0:	4b73      	ldr	r3, [pc, #460]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086ac:	d106      	bne.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 80086ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80086b4:	d102      	bne.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 80086b6:	4b70      	ldr	r3, [pc, #448]	@ (8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80086b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ba:	e003      	b.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 80086bc:	2300      	movs	r3, #0
 80086be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086c0:	f001 b831 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80086c4:	f001 b82f 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80086c8:	4b69      	ldr	r3, [pc, #420]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80086ca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80086ce:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80086d2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80086d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d104      	bne.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80086da:	f7fc f8c9 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 80086de:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80086e0:	f001 b821 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80086e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086ea:	d108      	bne.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086ec:	f107 0308 	add.w	r3, r7, #8
 80086f0:	4618      	mov	r0, r3
 80086f2:	f7fe fb61 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086fa:	f001 b814 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80086fe:	4b5c      	ldr	r3, [pc, #368]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f003 0302 	and.w	r3, r3, #2
 8008706:	2b02      	cmp	r3, #2
 8008708:	d10e      	bne.n	8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 800870a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008710:	d10a      	bne.n	8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008712:	4b57      	ldr	r3, [pc, #348]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	08db      	lsrs	r3, r3, #3
 8008718:	f003 0303 	and.w	r3, r3, #3
 800871c:	4a55      	ldr	r2, [pc, #340]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800871e:	fa22 f303 	lsr.w	r3, r2, r3
 8008722:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008724:	f000 bfff 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008728:	2300      	movs	r3, #0
 800872a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800872c:	f000 bffb 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008730:	4b4f      	ldr	r3, [pc, #316]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008732:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008736:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800873a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800873c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008742:	d056      	beq.n	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8008744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008746:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800874a:	f200 808b 	bhi.w	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800874e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008750:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008754:	d03e      	beq.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8008756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008758:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800875c:	f200 8082 	bhi.w	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008762:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008766:	d027      	beq.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8008768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800876e:	d879      	bhi.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008772:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008776:	d017      	beq.n	80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8008778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800877e:	d871      	bhi.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008782:	2b00      	cmp	r3, #0
 8008784:	d004      	beq.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8008786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008788:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800878c:	d004      	beq.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800878e:	e069      	b.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008790:	f7fc f89a 	bl	80048c8 <HAL_RCC_GetPCLK3Freq>
 8008794:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008796:	e068      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008798:	f107 0314 	add.w	r3, r7, #20
 800879c:	4618      	mov	r0, r3
 800879e:	f7fe f99f 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087a6:	e060      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087a8:	f107 0308 	add.w	r3, r7, #8
 80087ac:	4618      	mov	r0, r3
 80087ae:	f7fe fb03 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087b6:	e058      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80087b8:	4b2d      	ldr	r3, [pc, #180]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80087ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087be:	f003 0302 	and.w	r3, r3, #2
 80087c2:	2b02      	cmp	r3, #2
 80087c4:	d103      	bne.n	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 80087c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087ca:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80087cc:	e04d      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80087ce:	2300      	movs	r3, #0
 80087d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087d2:	e04a      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80087d4:	4b26      	ldr	r3, [pc, #152]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80087d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087e2:	d103      	bne.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 80087e4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80087e8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80087ea:	e03e      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80087ec:	2300      	movs	r3, #0
 80087ee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087f0:	e03b      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80087f2:	4b1f      	ldr	r3, [pc, #124]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80087f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80087f8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80087fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80087fe:	4b1c      	ldr	r3, [pc, #112]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 0302 	and.w	r3, r3, #2
 8008806:	2b02      	cmp	r3, #2
 8008808:	d10c      	bne.n	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800880a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800880c:	2b00      	cmp	r3, #0
 800880e:	d109      	bne.n	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008810:	4b17      	ldr	r3, [pc, #92]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	08db      	lsrs	r3, r3, #3
 8008816:	f003 0303 	and.w	r3, r3, #3
 800881a:	4a16      	ldr	r2, [pc, #88]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800881c:	fa22 f303 	lsr.w	r3, r2, r3
 8008820:	637b      	str	r3, [r7, #52]	@ 0x34
 8008822:	e01e      	b.n	8008862 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008824:	4b12      	ldr	r3, [pc, #72]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800882c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008830:	d106      	bne.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 8008832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008838:	d102      	bne.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800883a:	4b0f      	ldr	r3, [pc, #60]	@ (8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800883c:	637b      	str	r3, [r7, #52]	@ 0x34
 800883e:	e010      	b.n	8008862 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008840:	4b0b      	ldr	r3, [pc, #44]	@ (8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008848:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800884c:	d106      	bne.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800884e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008850:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008854:	d102      	bne.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008856:	4b09      	ldr	r3, [pc, #36]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8008858:	637b      	str	r3, [r7, #52]	@ 0x34
 800885a:	e002      	b.n	8008862 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800885c:	2300      	movs	r3, #0
 800885e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008860:	e003      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8008862:	e002      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008864:	2300      	movs	r3, #0
 8008866:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008868:	bf00      	nop
          }
        }
        break;
 800886a:	f000 bf5c 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800886e:	bf00      	nop
 8008870:	44020c00 	.word	0x44020c00
 8008874:	03d09000 	.word	0x03d09000
 8008878:	003d0900 	.word	0x003d0900
 800887c:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008880:	4b9e      	ldr	r3, [pc, #632]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008882:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008886:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800888a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800888c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008892:	d056      	beq.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008896:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800889a:	f200 808b 	bhi.w	80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800889e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088a4:	d03e      	beq.n	8008924 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 80088a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088ac:	f200 8082 	bhi.w	80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80088b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088b6:	d027      	beq.n	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 80088b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088be:	d879      	bhi.n	80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80088c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088c6:	d017      	beq.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 80088c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088ce:	d871      	bhi.n	80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80088d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d004      	beq.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 80088d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088dc:	d004      	beq.n	80088e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 80088de:	e069      	b.n	80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80088e0:	f7fb ffc6 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 80088e4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80088e6:	e068      	b.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088e8:	f107 0314 	add.w	r3, r7, #20
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7fe f8f7 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088f6:	e060      	b.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088f8:	f107 0308 	add.w	r3, r7, #8
 80088fc:	4618      	mov	r0, r3
 80088fe:	f7fe fa5b 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008906:	e058      	b.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008908:	4b7c      	ldr	r3, [pc, #496]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800890a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800890e:	f003 0302 	and.w	r3, r3, #2
 8008912:	2b02      	cmp	r3, #2
 8008914:	d103      	bne.n	800891e <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 8008916:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800891a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800891c:	e04d      	b.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800891e:	2300      	movs	r3, #0
 8008920:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008922:	e04a      	b.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008924:	4b75      	ldr	r3, [pc, #468]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008926:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800892a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800892e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008932:	d103      	bne.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8008934:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008938:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800893a:	e03e      	b.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800893c:	2300      	movs	r3, #0
 800893e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008940:	e03b      	b.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008942:	4b6e      	ldr	r3, [pc, #440]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008944:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008948:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800894c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800894e:	4b6b      	ldr	r3, [pc, #428]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f003 0302 	and.w	r3, r3, #2
 8008956:	2b02      	cmp	r3, #2
 8008958:	d10c      	bne.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800895a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800895c:	2b00      	cmp	r3, #0
 800895e:	d109      	bne.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008960:	4b66      	ldr	r3, [pc, #408]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	08db      	lsrs	r3, r3, #3
 8008966:	f003 0303 	and.w	r3, r3, #3
 800896a:	4a65      	ldr	r2, [pc, #404]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800896c:	fa22 f303 	lsr.w	r3, r2, r3
 8008970:	637b      	str	r3, [r7, #52]	@ 0x34
 8008972:	e01e      	b.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008974:	4b61      	ldr	r3, [pc, #388]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800897c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008980:	d106      	bne.n	8008990 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8008982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008988:	d102      	bne.n	8008990 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800898a:	4b5e      	ldr	r3, [pc, #376]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800898c:	637b      	str	r3, [r7, #52]	@ 0x34
 800898e:	e010      	b.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008990:	4b5a      	ldr	r3, [pc, #360]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008998:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800899c:	d106      	bne.n	80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800899e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089a4:	d102      	bne.n	80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80089a6:	4b58      	ldr	r3, [pc, #352]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80089a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80089aa:	e002      	b.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80089ac:	2300      	movs	r3, #0
 80089ae:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80089b0:	e003      	b.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 80089b2:	e002      	b.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 80089b4:	2300      	movs	r3, #0
 80089b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089b8:	bf00      	nop
          }
        }
        break;
 80089ba:	f000 beb4 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 80089be:	4b4f      	ldr	r3, [pc, #316]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80089c0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80089c4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80089c8:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80089ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089d0:	d056      	beq.n	8008a80 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 80089d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089d8:	f200 808b 	bhi.w	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80089dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089e2:	d03e      	beq.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 80089e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089ea:	f200 8082 	bhi.w	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80089ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089f4:	d027      	beq.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 80089f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089fc:	d879      	bhi.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80089fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a04:	d017      	beq.n	8008a36 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 8008a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a0c:	d871      	bhi.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d004      	beq.n	8008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8008a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a1a:	d004      	beq.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8008a1c:	e069      	b.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008a1e:	f7fb ff53 	bl	80048c8 <HAL_RCC_GetPCLK3Freq>
 8008a22:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008a24:	e068      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a26:	f107 0314 	add.w	r3, r7, #20
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f7fe f858 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a34:	e060      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a36:	f107 0308 	add.w	r3, r7, #8
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f7fe f9bc 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a44:	e058      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008a46:	4b2d      	ldr	r3, [pc, #180]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008a48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a4c:	f003 0302 	and.w	r3, r3, #2
 8008a50:	2b02      	cmp	r3, #2
 8008a52:	d103      	bne.n	8008a5c <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8008a54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a58:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008a5a:	e04d      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a60:	e04a      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008a62:	4b26      	ldr	r3, [pc, #152]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008a64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a70:	d103      	bne.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8008a72:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008a76:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008a78:	e03e      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a7e:	e03b      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a80:	4b1e      	ldr	r3, [pc, #120]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008a82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a86:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f003 0302 	and.w	r3, r3, #2
 8008a94:	2b02      	cmp	r3, #2
 8008a96:	d10c      	bne.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8008a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d109      	bne.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a9e:	4b17      	ldr	r3, [pc, #92]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	08db      	lsrs	r3, r3, #3
 8008aa4:	f003 0303 	and.w	r3, r3, #3
 8008aa8:	4a15      	ldr	r2, [pc, #84]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8008aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ab0:	e01e      	b.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ab2:	4b12      	ldr	r3, [pc, #72]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008aba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008abe:	d106      	bne.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8008ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ac6:	d102      	bne.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008aca:	637b      	str	r3, [r7, #52]	@ 0x34
 8008acc:	e010      	b.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ace:	4b0b      	ldr	r3, [pc, #44]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ad6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ada:	d106      	bne.n	8008aea <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8008adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ade:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ae2:	d102      	bne.n	8008aea <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008ae4:	4b08      	ldr	r3, [pc, #32]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ae8:	e002      	b.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008aea:	2300      	movs	r3, #0
 8008aec:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008aee:	e003      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8008af0:	e002      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8008af2:	2300      	movs	r3, #0
 8008af4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008af6:	bf00      	nop
          }
        }
        break;
 8008af8:	f000 be15 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008afc:	44020c00 	.word	0x44020c00
 8008b00:	03d09000 	.word	0x03d09000
 8008b04:	003d0900 	.word	0x003d0900
 8008b08:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8008b0c:	4b9e      	ldr	r3, [pc, #632]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008b0e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008b12:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8008b16:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b1a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008b1e:	d056      	beq.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8008b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b22:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008b26:	f200 808b 	bhi.w	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b30:	d03e      	beq.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8008b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b38:	f200 8082 	bhi.w	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b3e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008b42:	d027      	beq.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8008b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b46:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008b4a:	d879      	bhi.n	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008b52:	d017      	beq.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8008b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008b5a:	d871      	bhi.n	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d004      	beq.n	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8008b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b68:	d004      	beq.n	8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8008b6a:	e069      	b.n	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008b6c:	f7fb feac 	bl	80048c8 <HAL_RCC_GetPCLK3Freq>
 8008b70:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008b72:	e068      	b.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b74:	f107 0314 	add.w	r3, r7, #20
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7fd ffb1 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b82:	e060      	b.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b84:	f107 0308 	add.w	r3, r7, #8
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f7fe f915 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b92:	e058      	b.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008b94:	4b7c      	ldr	r3, [pc, #496]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008b96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b9a:	f003 0302 	and.w	r3, r3, #2
 8008b9e:	2b02      	cmp	r3, #2
 8008ba0:	d103      	bne.n	8008baa <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8008ba2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ba6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008ba8:	e04d      	b.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008baa:	2300      	movs	r3, #0
 8008bac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bae:	e04a      	b.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008bb0:	4b75      	ldr	r3, [pc, #468]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008bb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bb6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bbe:	d103      	bne.n	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8008bc0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008bc4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008bc6:	e03e      	b.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bcc:	e03b      	b.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008bce:	4b6e      	ldr	r3, [pc, #440]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008bd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008bd4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008bda:	4b6b      	ldr	r3, [pc, #428]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f003 0302 	and.w	r3, r3, #2
 8008be2:	2b02      	cmp	r3, #2
 8008be4:	d10c      	bne.n	8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 8008be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d109      	bne.n	8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008bec:	4b66      	ldr	r3, [pc, #408]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	08db      	lsrs	r3, r3, #3
 8008bf2:	f003 0303 	and.w	r3, r3, #3
 8008bf6:	4a65      	ldr	r2, [pc, #404]	@ (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8008bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8008bfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bfe:	e01e      	b.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c00:	4b61      	ldr	r3, [pc, #388]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c0c:	d106      	bne.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8008c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c14:	d102      	bne.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008c16:	4b5e      	ldr	r3, [pc, #376]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008c18:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c1a:	e010      	b.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008c1c:	4b5a      	ldr	r3, [pc, #360]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c28:	d106      	bne.n	8008c38 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 8008c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c30:	d102      	bne.n	8008c38 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008c32:	4b58      	ldr	r3, [pc, #352]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008c34:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c36:	e002      	b.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008c3c:	e003      	b.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8008c3e:	e002      	b.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8008c40:	2300      	movs	r3, #0
 8008c42:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c44:	bf00      	nop
          }
        }
        break;
 8008c46:	f000 bd6e 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8008c4a:	4b4f      	ldr	r3, [pc, #316]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008c4c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008c50:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008c54:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c58:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008c5c:	d056      	beq.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8008c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c60:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008c64:	f200 808b 	bhi.w	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008c6e:	d03e      	beq.n	8008cee <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8008c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008c76:	f200 8082 	bhi.w	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c7c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008c80:	d027      	beq.n	8008cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8008c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c84:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008c88:	d879      	bhi.n	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c90:	d017      	beq.n	8008cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8008c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c98:	d871      	bhi.n	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d004      	beq.n	8008caa <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8008ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008ca6:	d004      	beq.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8008ca8:	e069      	b.n	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008caa:	f7fb fe0d 	bl	80048c8 <HAL_RCC_GetPCLK3Freq>
 8008cae:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008cb0:	e068      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cb2:	f107 0314 	add.w	r3, r7, #20
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f7fd ff12 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008cc0:	e060      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cc2:	f107 0308 	add.w	r3, r7, #8
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f7fe f876 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008cd0:	e058      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008cd2:	4b2d      	ldr	r3, [pc, #180]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008cd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cd8:	f003 0302 	and.w	r3, r3, #2
 8008cdc:	2b02      	cmp	r3, #2
 8008cde:	d103      	bne.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8008ce0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ce4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008ce6:	e04d      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008cec:	e04a      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008cee:	4b26      	ldr	r3, [pc, #152]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008cf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cf8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008cfc:	d103      	bne.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8008cfe:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008d02:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008d04:	e03e      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008d06:	2300      	movs	r3, #0
 8008d08:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d0a:	e03b      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008d0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008d12:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008d16:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008d18:	4b1b      	ldr	r3, [pc, #108]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 0302 	and.w	r3, r3, #2
 8008d20:	2b02      	cmp	r3, #2
 8008d22:	d10c      	bne.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8008d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d109      	bne.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d2a:	4b17      	ldr	r3, [pc, #92]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	08db      	lsrs	r3, r3, #3
 8008d30:	f003 0303 	and.w	r3, r3, #3
 8008d34:	4a15      	ldr	r2, [pc, #84]	@ (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8008d36:	fa22 f303 	lsr.w	r3, r2, r3
 8008d3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d3c:	e01e      	b.n	8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008d3e:	4b12      	ldr	r3, [pc, #72]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d4a:	d106      	bne.n	8008d5a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8008d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d52:	d102      	bne.n	8008d5a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008d54:	4b0e      	ldr	r3, [pc, #56]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008d56:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d58:	e010      	b.n	8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d66:	d106      	bne.n	8008d76 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8008d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d6e:	d102      	bne.n	8008d76 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008d70:	4b08      	ldr	r3, [pc, #32]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008d72:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d74:	e002      	b.n	8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008d76:	2300      	movs	r3, #0
 8008d78:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008d7a:	e003      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8008d7c:	e002      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d82:	bf00      	nop
          }
        }
        break;
 8008d84:	f000 bccf 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d88:	44020c00 	.word	0x44020c00
 8008d8c:	03d09000 	.word	0x03d09000
 8008d90:	003d0900 	.word	0x003d0900
 8008d94:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8008d98:	4b9e      	ldr	r3, [pc, #632]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008d9a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008d9e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008da2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008daa:	d056      	beq.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8008dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008db2:	f200 808b 	bhi.w	8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dbc:	d03e      	beq.n	8008e3c <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8008dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dc4:	f200 8082 	bhi.w	8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008dce:	d027      	beq.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8008dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008dd6:	d879      	bhi.n	8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dde:	d017      	beq.n	8008e10 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8008de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008de6:	d871      	bhi.n	8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d004      	beq.n	8008df8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8008dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008df4:	d004      	beq.n	8008e00 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8008df6:	e069      	b.n	8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008df8:	f7fb fd66 	bl	80048c8 <HAL_RCC_GetPCLK3Freq>
 8008dfc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008dfe:	e068      	b.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e00:	f107 0314 	add.w	r3, r7, #20
 8008e04:	4618      	mov	r0, r3
 8008e06:	f7fd fe6b 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e0e:	e060      	b.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e10:	f107 0308 	add.w	r3, r7, #8
 8008e14:	4618      	mov	r0, r3
 8008e16:	f7fd ffcf 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e1e:	e058      	b.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008e20:	4b7c      	ldr	r3, [pc, #496]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008e22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e26:	f003 0302 	and.w	r3, r3, #2
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	d103      	bne.n	8008e36 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 8008e2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e32:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008e34:	e04d      	b.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008e36:	2300      	movs	r3, #0
 8008e38:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e3a:	e04a      	b.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008e3c:	4b75      	ldr	r3, [pc, #468]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008e3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e4a:	d103      	bne.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8008e4c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008e50:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008e52:	e03e      	b.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008e54:	2300      	movs	r3, #0
 8008e56:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e58:	e03b      	b.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008e5a:	4b6e      	ldr	r3, [pc, #440]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008e5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008e60:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008e64:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008e66:	4b6b      	ldr	r3, [pc, #428]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f003 0302 	and.w	r3, r3, #2
 8008e6e:	2b02      	cmp	r3, #2
 8008e70:	d10c      	bne.n	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8008e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d109      	bne.n	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e78:	4b66      	ldr	r3, [pc, #408]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	08db      	lsrs	r3, r3, #3
 8008e7e:	f003 0303 	and.w	r3, r3, #3
 8008e82:	4a65      	ldr	r2, [pc, #404]	@ (8009018 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008e84:	fa22 f303 	lsr.w	r3, r2, r3
 8008e88:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e8a:	e01e      	b.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008e8c:	4b61      	ldr	r3, [pc, #388]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e98:	d106      	bne.n	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8008e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ea0:	d102      	bne.n	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008ea2:	4b5e      	ldr	r3, [pc, #376]	@ (800901c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008ea4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ea6:	e010      	b.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ea8:	4b5a      	ldr	r3, [pc, #360]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008eb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008eb4:	d106      	bne.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8008eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eb8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ebc:	d102      	bne.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008ebe:	4b58      	ldr	r3, [pc, #352]	@ (8009020 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008ec0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ec2:	e002      	b.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008ec8:	e003      	b.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8008eca:	e002      	b.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ed0:	bf00      	nop
          }
        }
        break;
 8008ed2:	f000 bc28 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008ed6:	4b4f      	ldr	r3, [pc, #316]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008ed8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008edc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ee0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8008ee2:	4b4c      	ldr	r3, [pc, #304]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008eea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008eee:	d106      	bne.n	8008efe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8008ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d103      	bne.n	8008efe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8008ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8009020 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008ef8:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8008efa:	f000 bc14 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8008efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f04:	d108      	bne.n	8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f06:	f107 0320 	add.w	r3, r7, #32
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f7fd fc7c 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f14:	f000 bc07 	b.w	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8008f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f1e:	d107      	bne.n	8008f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f20:	f107 0314 	add.w	r3, r7, #20
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7fd fddb 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f2e:	e3fa      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008f30:	2300      	movs	r3, #0
 8008f32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f34:	e3f7      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008f36:	4b37      	ldr	r3, [pc, #220]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f3c:	f003 0307 	and.w	r3, r3, #7
 8008f40:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	2b04      	cmp	r3, #4
 8008f46:	d861      	bhi.n	800900c <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8008f48:	a201      	add	r2, pc, #4	@ (adr r2, 8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8008f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f4e:	bf00      	nop
 8008f50:	08008f65 	.word	0x08008f65
 8008f54:	08008f75 	.word	0x08008f75
 8008f58:	08008f85 	.word	0x08008f85
 8008f5c:	08008f95 	.word	0x08008f95
 8008f60:	08008f9b 	.word	0x08008f9b
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f64:	f107 0320 	add.w	r3, r7, #32
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f7fd fc4d 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f70:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f72:	e04e      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f74:	f107 0314 	add.w	r3, r7, #20
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f7fd fdb1 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f82:	e046      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f84:	f107 0308 	add.w	r3, r7, #8
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f7fd ff15 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f92:	e03e      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008f94:	4b23      	ldr	r3, [pc, #140]	@ (8009024 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8008f96:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f98:	e03b      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008f9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008fa0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f003 0302 	and.w	r3, r3, #2
 8008fae:	2b02      	cmp	r3, #2
 8008fb0:	d10c      	bne.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8008fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d109      	bne.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008fb8:	4b16      	ldr	r3, [pc, #88]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	08db      	lsrs	r3, r3, #3
 8008fbe:	f003 0303 	and.w	r3, r3, #3
 8008fc2:	4a15      	ldr	r2, [pc, #84]	@ (8009018 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8008fc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fca:	e01e      	b.n	800900a <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008fcc:	4b11      	ldr	r3, [pc, #68]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fd8:	d106      	bne.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8008fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fe0:	d102      	bne.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800901c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008fe4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fe6:	e010      	b.n	800900a <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ff0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ff4:	d106      	bne.n	8009004 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8008ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ff8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ffc:	d102      	bne.n	8009004 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008ffe:	4b08      	ldr	r3, [pc, #32]	@ (8009020 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009000:	637b      	str	r3, [r7, #52]	@ 0x34
 8009002:	e002      	b.n	800900a <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009004:	2300      	movs	r3, #0
 8009006:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009008:	e003      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 800900a:	e002      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 800900c:	2300      	movs	r3, #0
 800900e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009010:	bf00      	nop
          }
        }
        break;
 8009012:	e388      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009014:	44020c00 	.word	0x44020c00
 8009018:	03d09000 	.word	0x03d09000
 800901c:	003d0900 	.word	0x003d0900
 8009020:	017d7840 	.word	0x017d7840
 8009024:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8009028:	4ba9      	ldr	r3, [pc, #676]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800902a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800902e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009032:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8009034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009036:	2b20      	cmp	r3, #32
 8009038:	f200 809a 	bhi.w	8009170 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 800903c:	a201      	add	r2, pc, #4	@ (adr r2, 8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 800903e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009042:	bf00      	nop
 8009044:	080090c9 	.word	0x080090c9
 8009048:	08009171 	.word	0x08009171
 800904c:	08009171 	.word	0x08009171
 8009050:	08009171 	.word	0x08009171
 8009054:	08009171 	.word	0x08009171
 8009058:	08009171 	.word	0x08009171
 800905c:	08009171 	.word	0x08009171
 8009060:	08009171 	.word	0x08009171
 8009064:	080090d9 	.word	0x080090d9
 8009068:	08009171 	.word	0x08009171
 800906c:	08009171 	.word	0x08009171
 8009070:	08009171 	.word	0x08009171
 8009074:	08009171 	.word	0x08009171
 8009078:	08009171 	.word	0x08009171
 800907c:	08009171 	.word	0x08009171
 8009080:	08009171 	.word	0x08009171
 8009084:	080090e9 	.word	0x080090e9
 8009088:	08009171 	.word	0x08009171
 800908c:	08009171 	.word	0x08009171
 8009090:	08009171 	.word	0x08009171
 8009094:	08009171 	.word	0x08009171
 8009098:	08009171 	.word	0x08009171
 800909c:	08009171 	.word	0x08009171
 80090a0:	08009171 	.word	0x08009171
 80090a4:	080090f9 	.word	0x080090f9
 80090a8:	08009171 	.word	0x08009171
 80090ac:	08009171 	.word	0x08009171
 80090b0:	08009171 	.word	0x08009171
 80090b4:	08009171 	.word	0x08009171
 80090b8:	08009171 	.word	0x08009171
 80090bc:	08009171 	.word	0x08009171
 80090c0:	08009171 	.word	0x08009171
 80090c4:	080090ff 	.word	0x080090ff
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090c8:	f107 0320 	add.w	r3, r7, #32
 80090cc:	4618      	mov	r0, r3
 80090ce:	f7fd fb9b 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80090d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090d6:	e04e      	b.n	8009176 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090d8:	f107 0314 	add.w	r3, r7, #20
 80090dc:	4618      	mov	r0, r3
 80090de:	f7fd fcff 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090e6:	e046      	b.n	8009176 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80090e8:	f107 0308 	add.w	r3, r7, #8
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7fd fe63 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090f6:	e03e      	b.n	8009176 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80090f8:	4b76      	ldr	r3, [pc, #472]	@ (80092d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 80090fa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090fc:	e03b      	b.n	8009176 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80090fe:	4b74      	ldr	r3, [pc, #464]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009100:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009104:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009108:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800910a:	4b71      	ldr	r3, [pc, #452]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f003 0302 	and.w	r3, r3, #2
 8009112:	2b02      	cmp	r3, #2
 8009114:	d10c      	bne.n	8009130 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8009116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009118:	2b00      	cmp	r3, #0
 800911a:	d109      	bne.n	8009130 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800911c:	4b6c      	ldr	r3, [pc, #432]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	08db      	lsrs	r3, r3, #3
 8009122:	f003 0303 	and.w	r3, r3, #3
 8009126:	4a6c      	ldr	r2, [pc, #432]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8009128:	fa22 f303 	lsr.w	r3, r2, r3
 800912c:	637b      	str	r3, [r7, #52]	@ 0x34
 800912e:	e01e      	b.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009130:	4b67      	ldr	r3, [pc, #412]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009138:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800913c:	d106      	bne.n	800914c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 800913e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009140:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009144:	d102      	bne.n	800914c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009146:	4b65      	ldr	r3, [pc, #404]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8009148:	637b      	str	r3, [r7, #52]	@ 0x34
 800914a:	e010      	b.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800914c:	4b60      	ldr	r3, [pc, #384]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009154:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009158:	d106      	bne.n	8009168 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 800915a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800915c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009160:	d102      	bne.n	8009168 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009162:	4b5f      	ldr	r3, [pc, #380]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009164:	637b      	str	r3, [r7, #52]	@ 0x34
 8009166:	e002      	b.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009168:	2300      	movs	r3, #0
 800916a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800916c:	e003      	b.n	8009176 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800916e:	e002      	b.n	8009176 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8009170:	2300      	movs	r3, #0
 8009172:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009174:	bf00      	nop
          }
        }
        break;
 8009176:	e2d6      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009178:	4b55      	ldr	r3, [pc, #340]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800917a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800917e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009182:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8009184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009186:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800918a:	d031      	beq.n	80091f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 800918c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800918e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009192:	d866      	bhi.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009196:	2bc0      	cmp	r3, #192	@ 0xc0
 8009198:	d027      	beq.n	80091ea <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800919a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919c:	2bc0      	cmp	r3, #192	@ 0xc0
 800919e:	d860      	bhi.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 80091a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a2:	2b80      	cmp	r3, #128	@ 0x80
 80091a4:	d019      	beq.n	80091da <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 80091a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a8:	2b80      	cmp	r3, #128	@ 0x80
 80091aa:	d85a      	bhi.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 80091ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d003      	beq.n	80091ba <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 80091b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b4:	2b40      	cmp	r3, #64	@ 0x40
 80091b6:	d008      	beq.n	80091ca <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 80091b8:	e053      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80091ba:	f107 0320 	add.w	r3, r7, #32
 80091be:	4618      	mov	r0, r3
 80091c0:	f7fd fb22 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80091c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80091c8:	e04e      	b.n	8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091ca:	f107 0314 	add.w	r3, r7, #20
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7fd fc86 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80091d8:	e046      	b.n	8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091da:	f107 0308 	add.w	r3, r7, #8
 80091de:	4618      	mov	r0, r3
 80091e0:	f7fd fdea 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80091e8:	e03e      	b.n	8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80091ea:	4b3a      	ldr	r3, [pc, #232]	@ (80092d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 80091ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80091ee:	e03b      	b.n	8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80091f0:	4b37      	ldr	r3, [pc, #220]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80091f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80091f6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80091fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80091fc:	4b34      	ldr	r3, [pc, #208]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 0302 	and.w	r3, r3, #2
 8009204:	2b02      	cmp	r3, #2
 8009206:	d10c      	bne.n	8009222 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8009208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800920a:	2b00      	cmp	r3, #0
 800920c:	d109      	bne.n	8009222 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800920e:	4b30      	ldr	r3, [pc, #192]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	08db      	lsrs	r3, r3, #3
 8009214:	f003 0303 	and.w	r3, r3, #3
 8009218:	4a2f      	ldr	r2, [pc, #188]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800921a:	fa22 f303 	lsr.w	r3, r2, r3
 800921e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009220:	e01e      	b.n	8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009222:	4b2b      	ldr	r3, [pc, #172]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800922a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800922e:	d106      	bne.n	800923e <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8009230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009236:	d102      	bne.n	800923e <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009238:	4b28      	ldr	r3, [pc, #160]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800923a:	637b      	str	r3, [r7, #52]	@ 0x34
 800923c:	e010      	b.n	8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800923e:	4b24      	ldr	r3, [pc, #144]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009246:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800924a:	d106      	bne.n	800925a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 800924c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800924e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009252:	d102      	bne.n	800925a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009254:	4b22      	ldr	r3, [pc, #136]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009256:	637b      	str	r3, [r7, #52]	@ 0x34
 8009258:	e002      	b.n	8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800925a:	2300      	movs	r3, #0
 800925c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800925e:	e003      	b.n	8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8009260:	e002      	b.n	8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8009262:	2300      	movs	r3, #0
 8009264:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009266:	bf00      	nop
          }
        }
        break;
 8009268:	e25d      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800926a:	4b19      	ldr	r3, [pc, #100]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800926c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009270:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8009274:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8009276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009278:	2b00      	cmp	r3, #0
 800927a:	d103      	bne.n	8009284 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800927c:	f7fb fb0e 	bl	800489c <HAL_RCC_GetPCLK2Freq>
 8009280:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009282:	e250      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8009284:	4b12      	ldr	r3, [pc, #72]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800928c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009290:	d10b      	bne.n	80092aa <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8009292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009294:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009298:	d107      	bne.n	80092aa <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800929a:	f107 0314 	add.w	r3, r7, #20
 800929e:	4618      	mov	r0, r3
 80092a0:	f7fd fc1e 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80092a4:	69bb      	ldr	r3, [r7, #24]
 80092a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80092a8:	e04f      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 80092aa:	4b09      	ldr	r3, [pc, #36]	@ (80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092b6:	d115      	bne.n	80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 80092b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092be:	d111      	bne.n	80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092c0:	f107 0308 	add.w	r3, r7, #8
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7fd fd77 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ce:	e03c      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 80092d0:	44020c00 	.word	0x44020c00
 80092d4:	00bb8000 	.word	0x00bb8000
 80092d8:	03d09000 	.word	0x03d09000
 80092dc:	003d0900 	.word	0x003d0900
 80092e0:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 80092e4:	4b94      	ldr	r3, [pc, #592]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f003 0302 	and.w	r3, r3, #2
 80092ec:	2b02      	cmp	r3, #2
 80092ee:	d10d      	bne.n	800930c <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 80092f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80092f6:	d109      	bne.n	800930c <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80092f8:	4b8f      	ldr	r3, [pc, #572]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	08db      	lsrs	r3, r3, #3
 80092fe:	f003 0303 	and.w	r3, r3, #3
 8009302:	4a8e      	ldr	r2, [pc, #568]	@ (800953c <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8009304:	fa22 f303 	lsr.w	r3, r2, r3
 8009308:	637b      	str	r3, [r7, #52]	@ 0x34
 800930a:	e01e      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800930c:	4b8a      	ldr	r3, [pc, #552]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009314:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009318:	d106      	bne.n	8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800931a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800931c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009320:	d102      	bne.n	8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8009322:	4b87      	ldr	r3, [pc, #540]	@ (8009540 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8009324:	637b      	str	r3, [r7, #52]	@ 0x34
 8009326:	e010      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8009328:	4b83      	ldr	r3, [pc, #524]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009330:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009334:	d106      	bne.n	8009344 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8009336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009338:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800933c:	d102      	bne.n	8009344 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800933e:	4b81      	ldr	r3, [pc, #516]	@ (8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8009340:	637b      	str	r3, [r7, #52]	@ 0x34
 8009342:	e002      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8009344:	2300      	movs	r3, #0
 8009346:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009348:	e1ed      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800934a:	e1ec      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800934c:	4b7a      	ldr	r3, [pc, #488]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800934e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009352:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009356:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8009358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800935a:	2b00      	cmp	r3, #0
 800935c:	d103      	bne.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800935e:	f7fb fab3 	bl	80048c8 <HAL_RCC_GetPCLK3Freq>
 8009362:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009364:	e1df      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8009366:	4b74      	ldr	r3, [pc, #464]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800936e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009372:	d10b      	bne.n	800938c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8009374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800937a:	d107      	bne.n	800938c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800937c:	f107 0314 	add.w	r3, r7, #20
 8009380:	4618      	mov	r0, r3
 8009382:	f7fd fbad 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009386:	69bb      	ldr	r3, [r7, #24]
 8009388:	637b      	str	r3, [r7, #52]	@ 0x34
 800938a:	e045      	b.n	8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800938c:	4b6a      	ldr	r3, [pc, #424]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009398:	d10b      	bne.n	80093b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800939a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800939c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80093a0:	d107      	bne.n	80093b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80093a2:	f107 0308 	add.w	r3, r7, #8
 80093a6:	4618      	mov	r0, r3
 80093a8:	f7fd fd06 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80093b0:	e032      	b.n	8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 80093b2:	4b61      	ldr	r3, [pc, #388]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f003 0302 	and.w	r3, r3, #2
 80093ba:	2b02      	cmp	r3, #2
 80093bc:	d10d      	bne.n	80093da <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 80093be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80093c4:	d109      	bne.n	80093da <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80093c6:	4b5c      	ldr	r3, [pc, #368]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	08db      	lsrs	r3, r3, #3
 80093cc:	f003 0303 	and.w	r3, r3, #3
 80093d0:	4a5a      	ldr	r2, [pc, #360]	@ (800953c <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80093d2:	fa22 f303 	lsr.w	r3, r2, r3
 80093d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80093d8:	e01e      	b.n	8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 80093da:	4b57      	ldr	r3, [pc, #348]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093e6:	d106      	bne.n	80093f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 80093e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093ee:	d102      	bne.n	80093f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 80093f0:	4b53      	ldr	r3, [pc, #332]	@ (8009540 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80093f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80093f4:	e010      	b.n	8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 80093f6:	4b50      	ldr	r3, [pc, #320]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009402:	d106      	bne.n	8009412 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8009404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009406:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800940a:	d102      	bne.n	8009412 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800940c:	4b4d      	ldr	r3, [pc, #308]	@ (8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800940e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009410:	e002      	b.n	8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8009412:	2300      	movs	r3, #0
 8009414:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009416:	e186      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009418:	e185      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800941a:	4b47      	ldr	r3, [pc, #284]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800941c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009420:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8009424:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8009426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009428:	2b00      	cmp	r3, #0
 800942a:	d103      	bne.n	8009434 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800942c:	f7fb fa36 	bl	800489c <HAL_RCC_GetPCLK2Freq>
 8009430:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009432:	e178      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8009434:	4b40      	ldr	r3, [pc, #256]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800943c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009440:	d10b      	bne.n	800945a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8009442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009444:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009448:	d107      	bne.n	800945a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800944a:	f107 0314 	add.w	r3, r7, #20
 800944e:	4618      	mov	r0, r3
 8009450:	f7fd fb46 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009454:	69bb      	ldr	r3, [r7, #24]
 8009456:	637b      	str	r3, [r7, #52]	@ 0x34
 8009458:	e045      	b.n	80094e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800945a:	4b37      	ldr	r3, [pc, #220]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009462:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009466:	d10b      	bne.n	8009480 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8009468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800946e:	d107      	bne.n	8009480 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009470:	f107 0308 	add.w	r3, r7, #8
 8009474:	4618      	mov	r0, r3
 8009476:	f7fd fc9f 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	637b      	str	r3, [r7, #52]	@ 0x34
 800947e:	e032      	b.n	80094e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8009480:	4b2d      	ldr	r3, [pc, #180]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f003 0302 	and.w	r3, r3, #2
 8009488:	2b02      	cmp	r3, #2
 800948a:	d10d      	bne.n	80094a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800948c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800948e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8009492:	d109      	bne.n	80094a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009494:	4b28      	ldr	r3, [pc, #160]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	08db      	lsrs	r3, r3, #3
 800949a:	f003 0303 	and.w	r3, r3, #3
 800949e:	4a27      	ldr	r2, [pc, #156]	@ (800953c <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80094a0:	fa22 f303 	lsr.w	r3, r2, r3
 80094a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80094a6:	e01e      	b.n	80094e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 80094a8:	4b23      	ldr	r3, [pc, #140]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094b4:	d106      	bne.n	80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 80094b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094bc:	d102      	bne.n	80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 80094be:	4b20      	ldr	r3, [pc, #128]	@ (8009540 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80094c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80094c2:	e010      	b.n	80094e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 80094c4:	4b1c      	ldr	r3, [pc, #112]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094d0:	d106      	bne.n	80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 80094d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80094d8:	d102      	bne.n	80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 80094da:	4b1a      	ldr	r3, [pc, #104]	@ (8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80094dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80094de:	e002      	b.n	80094e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 80094e0:	2300      	movs	r3, #0
 80094e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80094e4:	e11f      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80094e6:	e11e      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80094e8:	4b13      	ldr	r3, [pc, #76]	@ (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80094ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80094ee:	f003 0303 	and.w	r3, r3, #3
 80094f2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80094f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f6:	2b03      	cmp	r3, #3
 80094f8:	d85f      	bhi.n	80095ba <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 80094fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009500 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 80094fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009500:	08009511 	.word	0x08009511
 8009504:	08009519 	.word	0x08009519
 8009508:	08009529 	.word	0x08009529
 800950c:	08009549 	.word	0x08009549
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8009510:	f7fb f992 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 8009514:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009516:	e053      	b.n	80095c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009518:	f107 0320 	add.w	r3, r7, #32
 800951c:	4618      	mov	r0, r3
 800951e:	f7fd f973 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009524:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009526:	e04b      	b.n	80095c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009528:	f107 0314 	add.w	r3, r7, #20
 800952c:	4618      	mov	r0, r3
 800952e:	f7fd fad7 	bl	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8009532:	69fb      	ldr	r3, [r7, #28]
 8009534:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009536:	e043      	b.n	80095c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8009538:	44020c00 	.word	0x44020c00
 800953c:	03d09000 	.word	0x03d09000
 8009540:	003d0900 	.word	0x003d0900
 8009544:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009548:	4b79      	ldr	r3, [pc, #484]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800954a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800954e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009552:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009554:	4b76      	ldr	r3, [pc, #472]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f003 0302 	and.w	r3, r3, #2
 800955c:	2b02      	cmp	r3, #2
 800955e:	d10c      	bne.n	800957a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8009560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009562:	2b00      	cmp	r3, #0
 8009564:	d109      	bne.n	800957a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009566:	4b72      	ldr	r3, [pc, #456]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	08db      	lsrs	r3, r3, #3
 800956c:	f003 0303 	and.w	r3, r3, #3
 8009570:	4a70      	ldr	r2, [pc, #448]	@ (8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8009572:	fa22 f303 	lsr.w	r3, r2, r3
 8009576:	637b      	str	r3, [r7, #52]	@ 0x34
 8009578:	e01e      	b.n	80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800957a:	4b6d      	ldr	r3, [pc, #436]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009582:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009586:	d106      	bne.n	8009596 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8009588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800958a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800958e:	d102      	bne.n	8009596 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009590:	4b69      	ldr	r3, [pc, #420]	@ (8009738 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8009592:	637b      	str	r3, [r7, #52]	@ 0x34
 8009594:	e010      	b.n	80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009596:	4b66      	ldr	r3, [pc, #408]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800959e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095a2:	d106      	bne.n	80095b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 80095a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80095aa:	d102      	bne.n	80095b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80095ac:	4b63      	ldr	r3, [pc, #396]	@ (800973c <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 80095ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80095b0:	e002      	b.n	80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80095b2:	2300      	movs	r3, #0
 80095b4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80095b6:	e003      	b.n	80095c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 80095b8:	e002      	b.n	80095c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 80095ba:	2300      	movs	r3, #0
 80095bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80095be:	bf00      	nop
          }
        }
        break;
 80095c0:	e0b1      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 80095c2:	4b5b      	ldr	r3, [pc, #364]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80095c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80095c8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80095cc:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80095ce:	4b58      	ldr	r3, [pc, #352]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80095d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80095d4:	f003 0302 	and.w	r3, r3, #2
 80095d8:	2b02      	cmp	r3, #2
 80095da:	d106      	bne.n	80095ea <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 80095dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d103      	bne.n	80095ea <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 80095e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80095e8:	e01f      	b.n	800962a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 80095ea:	4b51      	ldr	r3, [pc, #324]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80095ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80095f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80095f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095f8:	d106      	bne.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 80095fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095fc:	2b40      	cmp	r3, #64	@ 0x40
 80095fe:	d103      	bne.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 8009600:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009604:	637b      	str	r3, [r7, #52]	@ 0x34
 8009606:	e010      	b.n	800962a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 8009608:	4b49      	ldr	r3, [pc, #292]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009614:	d106      	bne.n	8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 8009616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009618:	2b80      	cmp	r3, #128	@ 0x80
 800961a:	d103      	bne.n	8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800961c:	f248 0312 	movw	r3, #32786	@ 0x8012
 8009620:	637b      	str	r3, [r7, #52]	@ 0x34
 8009622:	e002      	b.n	800962a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8009624:	2300      	movs	r3, #0
 8009626:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009628:	e07d      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800962a:	e07c      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800962c:	4b40      	ldr	r3, [pc, #256]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800962e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009632:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009636:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8009638:	4b3d      	ldr	r3, [pc, #244]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009640:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009644:	d105      	bne.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 8009646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009648:	2b00      	cmp	r3, #0
 800964a:	d102      	bne.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800964c:	4b3c      	ldr	r3, [pc, #240]	@ (8009740 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800964e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009650:	e031      	b.n	80096b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8009652:	4b37      	ldr	r3, [pc, #220]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800965a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800965e:	d10a      	bne.n	8009676 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8009660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009662:	2b10      	cmp	r3, #16
 8009664:	d107      	bne.n	8009676 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009666:	f107 0320 	add.w	r3, r7, #32
 800966a:	4618      	mov	r0, r3
 800966c:	f7fd f8cc 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009672:	637b      	str	r3, [r7, #52]	@ 0x34
 8009674:	e01f      	b.n	80096b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8009676:	4b2e      	ldr	r3, [pc, #184]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009678:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800967c:	f003 0302 	and.w	r3, r3, #2
 8009680:	2b02      	cmp	r3, #2
 8009682:	d106      	bne.n	8009692 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8009684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009686:	2b20      	cmp	r3, #32
 8009688:	d103      	bne.n	8009692 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800968a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800968e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009690:	e011      	b.n	80096b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8009692:	4b27      	ldr	r3, [pc, #156]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009694:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009698:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800969c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096a0:	d106      	bne.n	80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 80096a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a4:	2b30      	cmp	r3, #48	@ 0x30
 80096a6:	d103      	bne.n	80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 80096a8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80096ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80096ae:	e002      	b.n	80096b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 80096b0:	2300      	movs	r3, #0
 80096b2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80096b4:	e037      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80096b6:	e036      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80096b8:	4b1d      	ldr	r3, [pc, #116]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80096ba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80096be:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80096c2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80096c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c6:	2b10      	cmp	r3, #16
 80096c8:	d107      	bne.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80096ca:	f107 0320 	add.w	r3, r7, #32
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7fd f89a 	bl	8006808 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80096d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80096d8:	e025      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 80096da:	4b15      	ldr	r3, [pc, #84]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096e6:	d10a      	bne.n	80096fe <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 80096e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ea:	2b20      	cmp	r3, #32
 80096ec:	d107      	bne.n	80096fe <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096ee:	f107 0308 	add.w	r3, r7, #8
 80096f2:	4618      	mov	r0, r3
 80096f4:	f7fd fb60 	bl	8006db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80096fc:	e00f      	b.n	800971e <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80096fe:	4b0c      	ldr	r3, [pc, #48]	@ (8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800970a:	d105      	bne.n	8009718 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800970c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970e:	2b30      	cmp	r3, #48	@ 0x30
 8009710:	d102      	bne.n	8009718 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 8009712:	4b0b      	ldr	r3, [pc, #44]	@ (8009740 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8009714:	637b      	str	r3, [r7, #52]	@ 0x34
 8009716:	e002      	b.n	800971e <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8009718:	2300      	movs	r3, #0
 800971a:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800971c:	e003      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800971e:	e002      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 8009720:	2300      	movs	r3, #0
 8009722:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009724:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8009726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009728:	4618      	mov	r0, r3
 800972a:	373c      	adds	r7, #60	@ 0x3c
 800972c:	46bd      	mov	sp, r7
 800972e:	bd90      	pop	{r4, r7, pc}
 8009730:	44020c00 	.word	0x44020c00
 8009734:	03d09000 	.word	0x03d09000
 8009738:	003d0900 	.word	0x003d0900
 800973c:	017d7840 	.word	0x017d7840
 8009740:	02dc6c00 	.word	0x02dc6c00

08009744 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b084      	sub	sp, #16
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800974c:	4b48      	ldr	r3, [pc, #288]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a47      	ldr	r2, [pc, #284]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 8009752:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009756:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009758:	f7f8 fada 	bl	8001d10 <HAL_GetTick>
 800975c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800975e:	e008      	b.n	8009772 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009760:	f7f8 fad6 	bl	8001d10 <HAL_GetTick>
 8009764:	4602      	mov	r2, r0
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	1ad3      	subs	r3, r2, r3
 800976a:	2b02      	cmp	r3, #2
 800976c:	d901      	bls.n	8009772 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800976e:	2303      	movs	r3, #3
 8009770:	e07a      	b.n	8009868 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009772:	4b3f      	ldr	r3, [pc, #252]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800977a:	2b00      	cmp	r3, #0
 800977c:	d1f0      	bne.n	8009760 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800977e:	4b3c      	ldr	r3, [pc, #240]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 8009780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009782:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009786:	f023 0303 	bic.w	r3, r3, #3
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	6811      	ldr	r1, [r2, #0]
 800978e:	687a      	ldr	r2, [r7, #4]
 8009790:	6852      	ldr	r2, [r2, #4]
 8009792:	0212      	lsls	r2, r2, #8
 8009794:	430a      	orrs	r2, r1
 8009796:	4936      	ldr	r1, [pc, #216]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 8009798:	4313      	orrs	r3, r2
 800979a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	3b01      	subs	r3, #1
 80097a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	68db      	ldr	r3, [r3, #12]
 80097aa:	3b01      	subs	r3, #1
 80097ac:	025b      	lsls	r3, r3, #9
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	431a      	orrs	r2, r3
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	691b      	ldr	r3, [r3, #16]
 80097b6:	3b01      	subs	r3, #1
 80097b8:	041b      	lsls	r3, r3, #16
 80097ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80097be:	431a      	orrs	r2, r3
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	695b      	ldr	r3, [r3, #20]
 80097c4:	3b01      	subs	r3, #1
 80097c6:	061b      	lsls	r3, r3, #24
 80097c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80097cc:	4928      	ldr	r1, [pc, #160]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 80097ce:	4313      	orrs	r3, r2
 80097d0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80097d2:	4b27      	ldr	r3, [pc, #156]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 80097d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d6:	f023 020c 	bic.w	r2, r3, #12
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	699b      	ldr	r3, [r3, #24]
 80097de:	4924      	ldr	r1, [pc, #144]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 80097e0:	4313      	orrs	r3, r2
 80097e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80097e4:	4b22      	ldr	r3, [pc, #136]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 80097e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e8:	f023 0220 	bic.w	r2, r3, #32
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	69db      	ldr	r3, [r3, #28]
 80097f0:	491f      	ldr	r1, [pc, #124]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 80097f2:	4313      	orrs	r3, r2
 80097f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80097f6:	4b1e      	ldr	r3, [pc, #120]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 80097f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097fe:	491c      	ldr	r1, [pc, #112]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 8009800:	4313      	orrs	r3, r2
 8009802:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8009804:	4b1a      	ldr	r3, [pc, #104]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 8009806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009808:	4a19      	ldr	r2, [pc, #100]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 800980a:	f023 0310 	bic.w	r3, r3, #16
 800980e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8009810:	4b17      	ldr	r3, [pc, #92]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 8009812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009814:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009818:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800981c:	687a      	ldr	r2, [r7, #4]
 800981e:	6a12      	ldr	r2, [r2, #32]
 8009820:	00d2      	lsls	r2, r2, #3
 8009822:	4913      	ldr	r1, [pc, #76]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 8009824:	4313      	orrs	r3, r2
 8009826:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8009828:	4b11      	ldr	r3, [pc, #68]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 800982a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800982c:	4a10      	ldr	r2, [pc, #64]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 800982e:	f043 0310 	orr.w	r3, r3, #16
 8009832:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8009834:	4b0e      	ldr	r3, [pc, #56]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a0d      	ldr	r2, [pc, #52]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 800983a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800983e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009840:	f7f8 fa66 	bl	8001d10 <HAL_GetTick>
 8009844:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009846:	e008      	b.n	800985a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009848:	f7f8 fa62 	bl	8001d10 <HAL_GetTick>
 800984c:	4602      	mov	r2, r0
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	1ad3      	subs	r3, r2, r3
 8009852:	2b02      	cmp	r3, #2
 8009854:	d901      	bls.n	800985a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009856:	2303      	movs	r3, #3
 8009858:	e006      	b.n	8009868 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800985a:	4b05      	ldr	r3, [pc, #20]	@ (8009870 <RCCEx_PLL2_Config+0x12c>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009862:	2b00      	cmp	r3, #0
 8009864:	d0f0      	beq.n	8009848 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8009866:	2300      	movs	r3, #0

}
 8009868:	4618      	mov	r0, r3
 800986a:	3710      	adds	r7, #16
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}
 8009870:	44020c00 	.word	0x44020c00

08009874 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b084      	sub	sp, #16
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800987c:	4b48      	ldr	r3, [pc, #288]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a47      	ldr	r2, [pc, #284]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009882:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009886:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009888:	f7f8 fa42 	bl	8001d10 <HAL_GetTick>
 800988c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800988e:	e008      	b.n	80098a2 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009890:	f7f8 fa3e 	bl	8001d10 <HAL_GetTick>
 8009894:	4602      	mov	r2, r0
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	1ad3      	subs	r3, r2, r3
 800989a:	2b02      	cmp	r3, #2
 800989c:	d901      	bls.n	80098a2 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800989e:	2303      	movs	r3, #3
 80098a0:	e07a      	b.n	8009998 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80098a2:	4b3f      	ldr	r3, [pc, #252]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d1f0      	bne.n	8009890 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80098ae:	4b3c      	ldr	r3, [pc, #240]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 80098b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098b2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80098b6:	f023 0303 	bic.w	r3, r3, #3
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	6811      	ldr	r1, [r2, #0]
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	6852      	ldr	r2, [r2, #4]
 80098c2:	0212      	lsls	r2, r2, #8
 80098c4:	430a      	orrs	r2, r1
 80098c6:	4936      	ldr	r1, [pc, #216]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 80098c8:	4313      	orrs	r3, r2
 80098ca:	630b      	str	r3, [r1, #48]	@ 0x30
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	689b      	ldr	r3, [r3, #8]
 80098d0:	3b01      	subs	r3, #1
 80098d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	68db      	ldr	r3, [r3, #12]
 80098da:	3b01      	subs	r3, #1
 80098dc:	025b      	lsls	r3, r3, #9
 80098de:	b29b      	uxth	r3, r3
 80098e0:	431a      	orrs	r2, r3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	691b      	ldr	r3, [r3, #16]
 80098e6:	3b01      	subs	r3, #1
 80098e8:	041b      	lsls	r3, r3, #16
 80098ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80098ee:	431a      	orrs	r2, r3
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	695b      	ldr	r3, [r3, #20]
 80098f4:	3b01      	subs	r3, #1
 80098f6:	061b      	lsls	r3, r3, #24
 80098f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80098fc:	4928      	ldr	r1, [pc, #160]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 80098fe:	4313      	orrs	r3, r2
 8009900:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009902:	4b27      	ldr	r3, [pc, #156]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009906:	f023 020c 	bic.w	r2, r3, #12
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	699b      	ldr	r3, [r3, #24]
 800990e:	4924      	ldr	r1, [pc, #144]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009910:	4313      	orrs	r3, r2
 8009912:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8009914:	4b22      	ldr	r3, [pc, #136]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009918:	f023 0220 	bic.w	r2, r3, #32
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	69db      	ldr	r3, [r3, #28]
 8009920:	491f      	ldr	r1, [pc, #124]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009922:	4313      	orrs	r3, r2
 8009924:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009926:	4b1e      	ldr	r3, [pc, #120]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009928:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800992e:	491c      	ldr	r1, [pc, #112]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009930:	4313      	orrs	r3, r2
 8009932:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8009934:	4b1a      	ldr	r3, [pc, #104]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009938:	4a19      	ldr	r2, [pc, #100]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 800993a:	f023 0310 	bic.w	r3, r3, #16
 800993e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8009940:	4b17      	ldr	r3, [pc, #92]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009944:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009948:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800994c:	687a      	ldr	r2, [r7, #4]
 800994e:	6a12      	ldr	r2, [r2, #32]
 8009950:	00d2      	lsls	r2, r2, #3
 8009952:	4913      	ldr	r1, [pc, #76]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009954:	4313      	orrs	r3, r2
 8009956:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8009958:	4b11      	ldr	r3, [pc, #68]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 800995a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800995c:	4a10      	ldr	r2, [pc, #64]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 800995e:	f043 0310 	orr.w	r3, r3, #16
 8009962:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009964:	4b0e      	ldr	r3, [pc, #56]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4a0d      	ldr	r2, [pc, #52]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 800996a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800996e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009970:	f7f8 f9ce 	bl	8001d10 <HAL_GetTick>
 8009974:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009976:	e008      	b.n	800998a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009978:	f7f8 f9ca 	bl	8001d10 <HAL_GetTick>
 800997c:	4602      	mov	r2, r0
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	1ad3      	subs	r3, r2, r3
 8009982:	2b02      	cmp	r3, #2
 8009984:	d901      	bls.n	800998a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009986:	2303      	movs	r3, #3
 8009988:	e006      	b.n	8009998 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800998a:	4b05      	ldr	r3, [pc, #20]	@ (80099a0 <RCCEx_PLL3_Config+0x12c>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009992:	2b00      	cmp	r3, #0
 8009994:	d0f0      	beq.n	8009978 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009996:	2300      	movs	r3, #0
}
 8009998:	4618      	mov	r0, r3
 800999a:	3710      	adds	r7, #16
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}
 80099a0:	44020c00 	.word	0x44020c00

080099a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b082      	sub	sp, #8
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d101      	bne.n	80099b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099b2:	2301      	movs	r3, #1
 80099b4:	e042      	b.n	8009a3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d106      	bne.n	80099ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f7f8 f837 	bl	8001a3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2224      	movs	r2, #36	@ 0x24
 80099d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f022 0201 	bic.w	r2, r2, #1
 80099e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d002      	beq.n	80099f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 fac8 	bl	8009f84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f000 f8d7 	bl	8009ba8 <UART_SetConfig>
 80099fa:	4603      	mov	r3, r0
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d101      	bne.n	8009a04 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009a00:	2301      	movs	r3, #1
 8009a02:	e01b      	b.n	8009a3c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	685a      	ldr	r2, [r3, #4]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	689a      	ldr	r2, [r3, #8]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	681a      	ldr	r2, [r3, #0]
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f042 0201 	orr.w	r2, r2, #1
 8009a32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f000 fb47 	bl	800a0c8 <UART_CheckIdleState>
 8009a3a:	4603      	mov	r3, r0
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3708      	adds	r7, #8
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}

08009a44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b08a      	sub	sp, #40	@ 0x28
 8009a48:	af02      	add	r7, sp, #8
 8009a4a:	60f8      	str	r0, [r7, #12]
 8009a4c:	60b9      	str	r1, [r7, #8]
 8009a4e:	603b      	str	r3, [r7, #0]
 8009a50:	4613      	mov	r3, r2
 8009a52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a5a:	2b20      	cmp	r3, #32
 8009a5c:	f040 808b 	bne.w	8009b76 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d002      	beq.n	8009a6c <HAL_UART_Transmit+0x28>
 8009a66:	88fb      	ldrh	r3, [r7, #6]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d101      	bne.n	8009a70 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	e083      	b.n	8009b78 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	689b      	ldr	r3, [r3, #8]
 8009a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a7a:	2b80      	cmp	r3, #128	@ 0x80
 8009a7c:	d107      	bne.n	8009a8e <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	689a      	ldr	r2, [r3, #8]
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009a8c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2200      	movs	r2, #0
 8009a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2221      	movs	r2, #33	@ 0x21
 8009a9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a9e:	f7f8 f937 	bl	8001d10 <HAL_GetTick>
 8009aa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	88fa      	ldrh	r2, [r7, #6]
 8009aa8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	88fa      	ldrh	r2, [r7, #6]
 8009ab0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009abc:	d108      	bne.n	8009ad0 <HAL_UART_Transmit+0x8c>
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	691b      	ldr	r3, [r3, #16]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d104      	bne.n	8009ad0 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	61bb      	str	r3, [r7, #24]
 8009ace:	e003      	b.n	8009ad8 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009ad8:	e030      	b.n	8009b3c <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	9300      	str	r3, [sp, #0]
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	2180      	movs	r1, #128	@ 0x80
 8009ae4:	68f8      	ldr	r0, [r7, #12]
 8009ae6:	f000 fb99 	bl	800a21c <UART_WaitOnFlagUntilTimeout>
 8009aea:	4603      	mov	r3, r0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d005      	beq.n	8009afc <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2220      	movs	r2, #32
 8009af4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009af8:	2303      	movs	r3, #3
 8009afa:	e03d      	b.n	8009b78 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8009afc:	69fb      	ldr	r3, [r7, #28]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d10b      	bne.n	8009b1a <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b02:	69bb      	ldr	r3, [r7, #24]
 8009b04:	881b      	ldrh	r3, [r3, #0]
 8009b06:	461a      	mov	r2, r3
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b10:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	3302      	adds	r3, #2
 8009b16:	61bb      	str	r3, [r7, #24]
 8009b18:	e007      	b.n	8009b2a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b1a:	69fb      	ldr	r3, [r7, #28]
 8009b1c:	781a      	ldrb	r2, [r3, #0]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009b24:	69fb      	ldr	r3, [r7, #28]
 8009b26:	3301      	adds	r3, #1
 8009b28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009b30:	b29b      	uxth	r3, r3
 8009b32:	3b01      	subs	r3, #1
 8009b34:	b29a      	uxth	r2, r3
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d1c8      	bne.n	8009ada <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	9300      	str	r3, [sp, #0]
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	2140      	movs	r1, #64	@ 0x40
 8009b52:	68f8      	ldr	r0, [r7, #12]
 8009b54:	f000 fb62 	bl	800a21c <UART_WaitOnFlagUntilTimeout>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d005      	beq.n	8009b6a <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2220      	movs	r2, #32
 8009b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009b66:	2303      	movs	r3, #3
 8009b68:	e006      	b.n	8009b78 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2220      	movs	r2, #32
 8009b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009b72:	2300      	movs	r3, #0
 8009b74:	e000      	b.n	8009b78 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8009b76:	2302      	movs	r3, #2
  }
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3720      	adds	r7, #32
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b083      	sub	sp, #12
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009b88:	bf00      	nop
 8009b8a:	370c      	adds	r7, #12
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b083      	sub	sp, #12
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009b9c:	bf00      	nop
 8009b9e:	370c      	adds	r7, #12
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr

08009ba8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009bac:	b094      	sub	sp, #80	@ 0x50
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bba:	681a      	ldr	r2, [r3, #0]
 8009bbc:	4b78      	ldr	r3, [pc, #480]	@ (8009da0 <UART_SetConfig+0x1f8>)
 8009bbe:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc2:	689a      	ldr	r2, [r3, #8]
 8009bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc6:	691b      	ldr	r3, [r3, #16]
 8009bc8:	431a      	orrs	r2, r3
 8009bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bcc:	695b      	ldr	r3, [r3, #20]
 8009bce:	431a      	orrs	r2, r3
 8009bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bd2:	69db      	ldr	r3, [r3, #28]
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4971      	ldr	r1, [pc, #452]	@ (8009da4 <UART_SetConfig+0x1fc>)
 8009be0:	4019      	ands	r1, r3
 8009be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be4:	681a      	ldr	r2, [r3, #0]
 8009be6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009be8:	430b      	orrs	r3, r1
 8009bea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf8:	68d9      	ldr	r1, [r3, #12]
 8009bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	ea40 0301 	orr.w	r3, r0, r1
 8009c02:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c06:	699b      	ldr	r3, [r3, #24]
 8009c08:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c0c:	681a      	ldr	r2, [r3, #0]
 8009c0e:	4b64      	ldr	r3, [pc, #400]	@ (8009da0 <UART_SetConfig+0x1f8>)
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d009      	beq.n	8009c28 <UART_SetConfig+0x80>
 8009c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c16:	681a      	ldr	r2, [r3, #0]
 8009c18:	4b63      	ldr	r3, [pc, #396]	@ (8009da8 <UART_SetConfig+0x200>)
 8009c1a:	429a      	cmp	r2, r3
 8009c1c:	d004      	beq.n	8009c28 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c20:	6a1a      	ldr	r2, [r3, #32]
 8009c22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c24:	4313      	orrs	r3, r2
 8009c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8009c32:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c3c:	430b      	orrs	r3, r1
 8009c3e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c46:	f023 000f 	bic.w	r0, r3, #15
 8009c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8009c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	ea40 0301 	orr.w	r3, r0, r1
 8009c56:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c5a:	681a      	ldr	r2, [r3, #0]
 8009c5c:	4b53      	ldr	r3, [pc, #332]	@ (8009dac <UART_SetConfig+0x204>)
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d102      	bne.n	8009c68 <UART_SetConfig+0xc0>
 8009c62:	2301      	movs	r3, #1
 8009c64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c66:	e066      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c6a:	681a      	ldr	r2, [r3, #0]
 8009c6c:	4b50      	ldr	r3, [pc, #320]	@ (8009db0 <UART_SetConfig+0x208>)
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d102      	bne.n	8009c78 <UART_SetConfig+0xd0>
 8009c72:	2302      	movs	r3, #2
 8009c74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c76:	e05e      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c7a:	681a      	ldr	r2, [r3, #0]
 8009c7c:	4b4d      	ldr	r3, [pc, #308]	@ (8009db4 <UART_SetConfig+0x20c>)
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d102      	bne.n	8009c88 <UART_SetConfig+0xe0>
 8009c82:	2304      	movs	r3, #4
 8009c84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c86:	e056      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	4b4a      	ldr	r3, [pc, #296]	@ (8009db8 <UART_SetConfig+0x210>)
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d102      	bne.n	8009c98 <UART_SetConfig+0xf0>
 8009c92:	2308      	movs	r3, #8
 8009c94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c96:	e04e      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c9a:	681a      	ldr	r2, [r3, #0]
 8009c9c:	4b47      	ldr	r3, [pc, #284]	@ (8009dbc <UART_SetConfig+0x214>)
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d102      	bne.n	8009ca8 <UART_SetConfig+0x100>
 8009ca2:	2310      	movs	r3, #16
 8009ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ca6:	e046      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009caa:	681a      	ldr	r2, [r3, #0]
 8009cac:	4b44      	ldr	r3, [pc, #272]	@ (8009dc0 <UART_SetConfig+0x218>)
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d102      	bne.n	8009cb8 <UART_SetConfig+0x110>
 8009cb2:	2320      	movs	r3, #32
 8009cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cb6:	e03e      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	4b41      	ldr	r3, [pc, #260]	@ (8009dc4 <UART_SetConfig+0x21c>)
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d102      	bne.n	8009cc8 <UART_SetConfig+0x120>
 8009cc2:	2340      	movs	r3, #64	@ 0x40
 8009cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cc6:	e036      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cca:	681a      	ldr	r2, [r3, #0]
 8009ccc:	4b3e      	ldr	r3, [pc, #248]	@ (8009dc8 <UART_SetConfig+0x220>)
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	d102      	bne.n	8009cd8 <UART_SetConfig+0x130>
 8009cd2:	2380      	movs	r3, #128	@ 0x80
 8009cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cd6:	e02e      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	4b3b      	ldr	r3, [pc, #236]	@ (8009dcc <UART_SetConfig+0x224>)
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	d103      	bne.n	8009cea <UART_SetConfig+0x142>
 8009ce2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ce8:	e025      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	4b38      	ldr	r3, [pc, #224]	@ (8009dd0 <UART_SetConfig+0x228>)
 8009cf0:	429a      	cmp	r2, r3
 8009cf2:	d103      	bne.n	8009cfc <UART_SetConfig+0x154>
 8009cf4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cfa:	e01c      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cfe:	681a      	ldr	r2, [r3, #0]
 8009d00:	4b34      	ldr	r3, [pc, #208]	@ (8009dd4 <UART_SetConfig+0x22c>)
 8009d02:	429a      	cmp	r2, r3
 8009d04:	d103      	bne.n	8009d0e <UART_SetConfig+0x166>
 8009d06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d0c:	e013      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d10:	681a      	ldr	r2, [r3, #0]
 8009d12:	4b31      	ldr	r3, [pc, #196]	@ (8009dd8 <UART_SetConfig+0x230>)
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d103      	bne.n	8009d20 <UART_SetConfig+0x178>
 8009d18:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d1e:	e00a      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	4b1e      	ldr	r3, [pc, #120]	@ (8009da0 <UART_SetConfig+0x1f8>)
 8009d26:	429a      	cmp	r2, r3
 8009d28:	d103      	bne.n	8009d32 <UART_SetConfig+0x18a>
 8009d2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009d2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d30:	e001      	b.n	8009d36 <UART_SetConfig+0x18e>
 8009d32:	2300      	movs	r3, #0
 8009d34:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d38:	681a      	ldr	r2, [r3, #0]
 8009d3a:	4b19      	ldr	r3, [pc, #100]	@ (8009da0 <UART_SetConfig+0x1f8>)
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d005      	beq.n	8009d4c <UART_SetConfig+0x1a4>
 8009d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	4b18      	ldr	r3, [pc, #96]	@ (8009da8 <UART_SetConfig+0x200>)
 8009d46:	429a      	cmp	r2, r3
 8009d48:	f040 8094 	bne.w	8009e74 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d4e:	2200      	movs	r2, #0
 8009d50:	623b      	str	r3, [r7, #32]
 8009d52:	627a      	str	r2, [r7, #36]	@ 0x24
 8009d54:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009d58:	f7fd f99a 	bl	8007090 <HAL_RCCEx_GetPeriphCLKFreq>
 8009d5c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8009d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	f000 80f7 	beq.w	8009f54 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8009ddc <UART_SetConfig+0x234>)
 8009d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d70:	461a      	mov	r2, r3
 8009d72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d78:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d7c:	685a      	ldr	r2, [r3, #4]
 8009d7e:	4613      	mov	r3, r2
 8009d80:	005b      	lsls	r3, r3, #1
 8009d82:	4413      	add	r3, r2
 8009d84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d305      	bcc.n	8009d96 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d8c:	685b      	ldr	r3, [r3, #4]
 8009d8e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d924      	bls.n	8009de0 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 8009d96:	2301      	movs	r3, #1
 8009d98:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009d9c:	e069      	b.n	8009e72 <UART_SetConfig+0x2ca>
 8009d9e:	bf00      	nop
 8009da0:	44002400 	.word	0x44002400
 8009da4:	cfff69f3 	.word	0xcfff69f3
 8009da8:	54002400 	.word	0x54002400
 8009dac:	40013800 	.word	0x40013800
 8009db0:	40004400 	.word	0x40004400
 8009db4:	40004800 	.word	0x40004800
 8009db8:	40004c00 	.word	0x40004c00
 8009dbc:	40005000 	.word	0x40005000
 8009dc0:	40006400 	.word	0x40006400
 8009dc4:	40007800 	.word	0x40007800
 8009dc8:	40007c00 	.word	0x40007c00
 8009dcc:	40008000 	.word	0x40008000
 8009dd0:	40006800 	.word	0x40006800
 8009dd4:	40006c00 	.word	0x40006c00
 8009dd8:	40008400 	.word	0x40008400
 8009ddc:	0800fb48 	.word	0x0800fb48
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009de0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009de2:	2200      	movs	r2, #0
 8009de4:	61bb      	str	r3, [r7, #24]
 8009de6:	61fa      	str	r2, [r7, #28]
 8009de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dec:	4a64      	ldr	r2, [pc, #400]	@ (8009f80 <UART_SetConfig+0x3d8>)
 8009dee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	2200      	movs	r2, #0
 8009df6:	613b      	str	r3, [r7, #16]
 8009df8:	617a      	str	r2, [r7, #20]
 8009dfa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009dfe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009e02:	f7f6 ff51 	bl	8000ca8 <__aeabi_uldivmod>
 8009e06:	4602      	mov	r2, r0
 8009e08:	460b      	mov	r3, r1
 8009e0a:	4610      	mov	r0, r2
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	f04f 0200 	mov.w	r2, #0
 8009e12:	f04f 0300 	mov.w	r3, #0
 8009e16:	020b      	lsls	r3, r1, #8
 8009e18:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009e1c:	0202      	lsls	r2, r0, #8
 8009e1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e20:	6849      	ldr	r1, [r1, #4]
 8009e22:	0849      	lsrs	r1, r1, #1
 8009e24:	2000      	movs	r0, #0
 8009e26:	460c      	mov	r4, r1
 8009e28:	4605      	mov	r5, r0
 8009e2a:	eb12 0804 	adds.w	r8, r2, r4
 8009e2e:	eb43 0905 	adc.w	r9, r3, r5
 8009e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	2200      	movs	r2, #0
 8009e38:	60bb      	str	r3, [r7, #8]
 8009e3a:	60fa      	str	r2, [r7, #12]
 8009e3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009e40:	4640      	mov	r0, r8
 8009e42:	4649      	mov	r1, r9
 8009e44:	f7f6 ff30 	bl	8000ca8 <__aeabi_uldivmod>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	4613      	mov	r3, r2
 8009e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009e50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e56:	d308      	bcc.n	8009e6a <UART_SetConfig+0x2c2>
 8009e58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e5e:	d204      	bcs.n	8009e6a <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 8009e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009e66:	60da      	str	r2, [r3, #12]
 8009e68:	e003      	b.n	8009e72 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8009e70:	e070      	b.n	8009f54 <UART_SetConfig+0x3ac>
 8009e72:	e06f      	b.n	8009f54 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e76:	69db      	ldr	r3, [r3, #28]
 8009e78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e7c:	d13c      	bne.n	8009ef8 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009e7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e80:	2200      	movs	r2, #0
 8009e82:	603b      	str	r3, [r7, #0]
 8009e84:	607a      	str	r2, [r7, #4]
 8009e86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009e8a:	f7fd f901 	bl	8007090 <HAL_RCCEx_GetPeriphCLKFreq>
 8009e8e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009e90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d05e      	beq.n	8009f54 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e9a:	4a39      	ldr	r2, [pc, #228]	@ (8009f80 <UART_SetConfig+0x3d8>)
 8009e9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ea4:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ea8:	005a      	lsls	r2, r3, #1
 8009eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	085b      	lsrs	r3, r3, #1
 8009eb0:	441a      	add	r2, r3
 8009eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eb4:	685b      	ldr	r3, [r3, #4]
 8009eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ebc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ebe:	2b0f      	cmp	r3, #15
 8009ec0:	d916      	bls.n	8009ef0 <UART_SetConfig+0x348>
 8009ec2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ec8:	d212      	bcs.n	8009ef0 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009eca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	f023 030f 	bic.w	r3, r3, #15
 8009ed2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ed6:	085b      	lsrs	r3, r3, #1
 8009ed8:	b29b      	uxth	r3, r3
 8009eda:	f003 0307 	and.w	r3, r3, #7
 8009ede:	b29a      	uxth	r2, r3
 8009ee0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8009ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009eec:	60da      	str	r2, [r3, #12]
 8009eee:	e031      	b.n	8009f54 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009ef6:	e02d      	b.n	8009f54 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009ef8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009efa:	2200      	movs	r2, #0
 8009efc:	469a      	mov	sl, r3
 8009efe:	4693      	mov	fp, r2
 8009f00:	4650      	mov	r0, sl
 8009f02:	4659      	mov	r1, fp
 8009f04:	f7fd f8c4 	bl	8007090 <HAL_RCCEx_GetPeriphCLKFreq>
 8009f08:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009f0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d021      	beq.n	8009f54 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f14:	4a1a      	ldr	r2, [pc, #104]	@ (8009f80 <UART_SetConfig+0x3d8>)
 8009f16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f1e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f24:	685b      	ldr	r3, [r3, #4]
 8009f26:	085b      	lsrs	r3, r3, #1
 8009f28:	441a      	add	r2, r3
 8009f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f36:	2b0f      	cmp	r3, #15
 8009f38:	d909      	bls.n	8009f4e <UART_SetConfig+0x3a6>
 8009f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f40:	d205      	bcs.n	8009f4e <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f44:	b29a      	uxth	r2, r3
 8009f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	60da      	str	r2, [r3, #12]
 8009f4c:	e002      	b.n	8009f54 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f56:	2201      	movs	r2, #1
 8009f58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f5e:	2201      	movs	r2, #1
 8009f60:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f66:	2200      	movs	r2, #0
 8009f68:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009f70:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	3750      	adds	r7, #80	@ 0x50
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f7e:	bf00      	nop
 8009f80:	0800fb48 	.word	0x0800fb48

08009f84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f90:	f003 0308 	and.w	r3, r3, #8
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d00a      	beq.n	8009fae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	430a      	orrs	r2, r1
 8009fac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fb2:	f003 0301 	and.w	r3, r3, #1
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d00a      	beq.n	8009fd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	430a      	orrs	r2, r1
 8009fce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fd4:	f003 0302 	and.w	r3, r3, #2
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d00a      	beq.n	8009ff2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	430a      	orrs	r2, r1
 8009ff0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ff6:	f003 0304 	and.w	r3, r3, #4
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d00a      	beq.n	800a014 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	685b      	ldr	r3, [r3, #4]
 800a004:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	430a      	orrs	r2, r1
 800a012:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a018:	f003 0310 	and.w	r3, r3, #16
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d00a      	beq.n	800a036 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	689b      	ldr	r3, [r3, #8]
 800a026:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	430a      	orrs	r2, r1
 800a034:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a03a:	f003 0320 	and.w	r3, r3, #32
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d00a      	beq.n	800a058 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	430a      	orrs	r2, r1
 800a056:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a05c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a060:	2b00      	cmp	r3, #0
 800a062:	d01a      	beq.n	800a09a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	430a      	orrs	r2, r1
 800a078:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a07e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a082:	d10a      	bne.n	800a09a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	430a      	orrs	r2, r1
 800a098:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a09e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d00a      	beq.n	800a0bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	685b      	ldr	r3, [r3, #4]
 800a0ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	430a      	orrs	r2, r1
 800a0ba:	605a      	str	r2, [r3, #4]
  }
}
 800a0bc:	bf00      	nop
 800a0be:	370c      	adds	r7, #12
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b098      	sub	sp, #96	@ 0x60
 800a0cc:	af02      	add	r7, sp, #8
 800a0ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a0d8:	f7f7 fe1a 	bl	8001d10 <HAL_GetTick>
 800a0dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f003 0308 	and.w	r3, r3, #8
 800a0e8:	2b08      	cmp	r3, #8
 800a0ea:	d12f      	bne.n	800a14c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a0f0:	9300      	str	r3, [sp, #0]
 800a0f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 f88e 	bl	800a21c <UART_WaitOnFlagUntilTimeout>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d022      	beq.n	800a14c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a10c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a10e:	e853 3f00 	ldrex	r3, [r3]
 800a112:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a116:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a11a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	461a      	mov	r2, r3
 800a122:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a124:	647b      	str	r3, [r7, #68]	@ 0x44
 800a126:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a128:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a12a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a12c:	e841 2300 	strex	r3, r2, [r1]
 800a130:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a132:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a134:	2b00      	cmp	r3, #0
 800a136:	d1e6      	bne.n	800a106 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2220      	movs	r2, #32
 800a13c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a148:	2303      	movs	r3, #3
 800a14a:	e063      	b.n	800a214 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f003 0304 	and.w	r3, r3, #4
 800a156:	2b04      	cmp	r3, #4
 800a158:	d149      	bne.n	800a1ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a15a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a15e:	9300      	str	r3, [sp, #0]
 800a160:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a162:	2200      	movs	r2, #0
 800a164:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f000 f857 	bl	800a21c <UART_WaitOnFlagUntilTimeout>
 800a16e:	4603      	mov	r3, r0
 800a170:	2b00      	cmp	r3, #0
 800a172:	d03c      	beq.n	800a1ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a17c:	e853 3f00 	ldrex	r3, [r3]
 800a180:	623b      	str	r3, [r7, #32]
   return(result);
 800a182:	6a3b      	ldr	r3, [r7, #32]
 800a184:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a188:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	461a      	mov	r2, r3
 800a190:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a192:	633b      	str	r3, [r7, #48]	@ 0x30
 800a194:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a196:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a19a:	e841 2300 	strex	r3, r2, [r1]
 800a19e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a1a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1e6      	bne.n	800a174 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	3308      	adds	r3, #8
 800a1ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	e853 3f00 	ldrex	r3, [r3]
 800a1b4:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f023 0301 	bic.w	r3, r3, #1
 800a1bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	3308      	adds	r3, #8
 800a1c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1c6:	61fa      	str	r2, [r7, #28]
 800a1c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ca:	69b9      	ldr	r1, [r7, #24]
 800a1cc:	69fa      	ldr	r2, [r7, #28]
 800a1ce:	e841 2300 	strex	r3, r2, [r1]
 800a1d2:	617b      	str	r3, [r7, #20]
   return(result);
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d1e5      	bne.n	800a1a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2220      	movs	r2, #32
 800a1de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	e012      	b.n	800a214 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2220      	movs	r2, #32
 800a1f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2220      	movs	r2, #32
 800a1fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2200      	movs	r2, #0
 800a202:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2200      	movs	r2, #0
 800a20e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a212:	2300      	movs	r3, #0
}
 800a214:	4618      	mov	r0, r3
 800a216:	3758      	adds	r7, #88	@ 0x58
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	60b9      	str	r1, [r7, #8]
 800a226:	603b      	str	r3, [r7, #0]
 800a228:	4613      	mov	r3, r2
 800a22a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a22c:	e04f      	b.n	800a2ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a22e:	69bb      	ldr	r3, [r7, #24]
 800a230:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a234:	d04b      	beq.n	800a2ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a236:	f7f7 fd6b 	bl	8001d10 <HAL_GetTick>
 800a23a:	4602      	mov	r2, r0
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	1ad3      	subs	r3, r2, r3
 800a240:	69ba      	ldr	r2, [r7, #24]
 800a242:	429a      	cmp	r2, r3
 800a244:	d302      	bcc.n	800a24c <UART_WaitOnFlagUntilTimeout+0x30>
 800a246:	69bb      	ldr	r3, [r7, #24]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d101      	bne.n	800a250 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a24c:	2303      	movs	r3, #3
 800a24e:	e04e      	b.n	800a2ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f003 0304 	and.w	r3, r3, #4
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d037      	beq.n	800a2ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	2b80      	cmp	r3, #128	@ 0x80
 800a262:	d034      	beq.n	800a2ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	2b40      	cmp	r3, #64	@ 0x40
 800a268:	d031      	beq.n	800a2ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	69db      	ldr	r3, [r3, #28]
 800a270:	f003 0308 	and.w	r3, r3, #8
 800a274:	2b08      	cmp	r3, #8
 800a276:	d110      	bne.n	800a29a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	2208      	movs	r2, #8
 800a27e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a280:	68f8      	ldr	r0, [r7, #12]
 800a282:	f000 f95b 	bl	800a53c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2208      	movs	r2, #8
 800a28a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	2200      	movs	r2, #0
 800a292:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a296:	2301      	movs	r3, #1
 800a298:	e029      	b.n	800a2ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	69db      	ldr	r3, [r3, #28]
 800a2a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a2a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2a8:	d111      	bne.n	800a2ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a2b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a2b4:	68f8      	ldr	r0, [r7, #12]
 800a2b6:	f000 f941 	bl	800a53c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2220      	movs	r2, #32
 800a2be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a2ca:	2303      	movs	r3, #3
 800a2cc:	e00f      	b.n	800a2ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	69da      	ldr	r2, [r3, #28]
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	4013      	ands	r3, r2
 800a2d8:	68ba      	ldr	r2, [r7, #8]
 800a2da:	429a      	cmp	r2, r3
 800a2dc:	bf0c      	ite	eq
 800a2de:	2301      	moveq	r3, #1
 800a2e0:	2300      	movne	r3, #0
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	79fb      	ldrb	r3, [r7, #7]
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d0a0      	beq.n	800a22e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a2ec:	2300      	movs	r3, #0
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3710      	adds	r7, #16
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}
	...

0800a2f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b0a3      	sub	sp, #140	@ 0x8c
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	60f8      	str	r0, [r7, #12]
 800a300:	60b9      	str	r1, [r7, #8]
 800a302:	4613      	mov	r3, r2
 800a304:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	68ba      	ldr	r2, [r7, #8]
 800a30a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	88fa      	ldrh	r2, [r7, #6]
 800a310:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	88fa      	ldrh	r2, [r7, #6]
 800a318:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2200      	movs	r2, #0
 800a320:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	689b      	ldr	r3, [r3, #8]
 800a326:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a32a:	d10e      	bne.n	800a34a <UART_Start_Receive_IT+0x52>
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	691b      	ldr	r3, [r3, #16]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d105      	bne.n	800a340 <UART_Start_Receive_IT+0x48>
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a33a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a33e:	e02d      	b.n	800a39c <UART_Start_Receive_IT+0xa4>
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	22ff      	movs	r2, #255	@ 0xff
 800a344:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a348:	e028      	b.n	800a39c <UART_Start_Receive_IT+0xa4>
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	689b      	ldr	r3, [r3, #8]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d10d      	bne.n	800a36e <UART_Start_Receive_IT+0x76>
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	691b      	ldr	r3, [r3, #16]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d104      	bne.n	800a364 <UART_Start_Receive_IT+0x6c>
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	22ff      	movs	r2, #255	@ 0xff
 800a35e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a362:	e01b      	b.n	800a39c <UART_Start_Receive_IT+0xa4>
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	227f      	movs	r2, #127	@ 0x7f
 800a368:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a36c:	e016      	b.n	800a39c <UART_Start_Receive_IT+0xa4>
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a376:	d10d      	bne.n	800a394 <UART_Start_Receive_IT+0x9c>
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d104      	bne.n	800a38a <UART_Start_Receive_IT+0x92>
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	227f      	movs	r2, #127	@ 0x7f
 800a384:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a388:	e008      	b.n	800a39c <UART_Start_Receive_IT+0xa4>
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	223f      	movs	r2, #63	@ 0x3f
 800a38e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a392:	e003      	b.n	800a39c <UART_Start_Receive_IT+0xa4>
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	2200      	movs	r2, #0
 800a398:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2222      	movs	r2, #34	@ 0x22
 800a3a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	3308      	adds	r3, #8
 800a3b2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a3b6:	e853 3f00 	ldrex	r3, [r3]
 800a3ba:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a3bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3be:	f043 0301 	orr.w	r3, r3, #1
 800a3c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	3308      	adds	r3, #8
 800a3cc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a3d0:	673a      	str	r2, [r7, #112]	@ 0x70
 800a3d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a3d6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a3d8:	e841 2300 	strex	r3, r2, [r1]
 800a3dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a3de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d1e3      	bne.n	800a3ac <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3ec:	d14f      	bne.n	800a48e <UART_Start_Receive_IT+0x196>
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a3f4:	88fa      	ldrh	r2, [r7, #6]
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d349      	bcc.n	800a48e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	689b      	ldr	r3, [r3, #8]
 800a3fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a402:	d107      	bne.n	800a414 <UART_Start_Receive_IT+0x11c>
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	691b      	ldr	r3, [r3, #16]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d103      	bne.n	800a414 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	4a47      	ldr	r2, [pc, #284]	@ (800a52c <UART_Start_Receive_IT+0x234>)
 800a410:	675a      	str	r2, [r3, #116]	@ 0x74
 800a412:	e002      	b.n	800a41a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	4a46      	ldr	r2, [pc, #280]	@ (800a530 <UART_Start_Receive_IT+0x238>)
 800a418:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	691b      	ldr	r3, [r3, #16]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d01a      	beq.n	800a458 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a428:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a42a:	e853 3f00 	ldrex	r3, [r3]
 800a42e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a430:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a432:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a436:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	461a      	mov	r2, r3
 800a440:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a444:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a446:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a448:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a44a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a44c:	e841 2300 	strex	r3, r2, [r1]
 800a450:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a452:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a454:	2b00      	cmp	r3, #0
 800a456:	d1e4      	bne.n	800a422 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	3308      	adds	r3, #8
 800a45e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a462:	e853 3f00 	ldrex	r3, [r3]
 800a466:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a46e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	3308      	adds	r3, #8
 800a476:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a478:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a47a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a47e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a480:	e841 2300 	strex	r3, r2, [r1]
 800a484:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d1e5      	bne.n	800a458 <UART_Start_Receive_IT+0x160>
 800a48c:	e046      	b.n	800a51c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	689b      	ldr	r3, [r3, #8]
 800a492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a496:	d107      	bne.n	800a4a8 <UART_Start_Receive_IT+0x1b0>
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	691b      	ldr	r3, [r3, #16]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d103      	bne.n	800a4a8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	4a24      	ldr	r2, [pc, #144]	@ (800a534 <UART_Start_Receive_IT+0x23c>)
 800a4a4:	675a      	str	r2, [r3, #116]	@ 0x74
 800a4a6:	e002      	b.n	800a4ae <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	4a23      	ldr	r2, [pc, #140]	@ (800a538 <UART_Start_Receive_IT+0x240>)
 800a4ac:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	691b      	ldr	r3, [r3, #16]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d019      	beq.n	800a4ea <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4be:	e853 3f00 	ldrex	r3, [r3]
 800a4c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a4c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a4ca:	677b      	str	r3, [r7, #116]	@ 0x74
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4d6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a4da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a4dc:	e841 2300 	strex	r3, r2, [r1]
 800a4e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a4e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d1e6      	bne.n	800a4b6 <UART_Start_Receive_IT+0x1be>
 800a4e8:	e018      	b.n	800a51c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	e853 3f00 	ldrex	r3, [r3]
 800a4f6:	613b      	str	r3, [r7, #16]
   return(result);
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	f043 0320 	orr.w	r3, r3, #32
 800a4fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	461a      	mov	r2, r3
 800a506:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a508:	623b      	str	r3, [r7, #32]
 800a50a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50c:	69f9      	ldr	r1, [r7, #28]
 800a50e:	6a3a      	ldr	r2, [r7, #32]
 800a510:	e841 2300 	strex	r3, r2, [r1]
 800a514:	61bb      	str	r3, [r7, #24]
   return(result);
 800a516:	69bb      	ldr	r3, [r7, #24]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d1e6      	bne.n	800a4ea <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a51c:	2300      	movs	r3, #0
}
 800a51e:	4618      	mov	r0, r3
 800a520:	378c      	adds	r7, #140	@ 0x8c
 800a522:	46bd      	mov	sp, r7
 800a524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a528:	4770      	bx	lr
 800a52a:	bf00      	nop
 800a52c:	0800ad01 	.word	0x0800ad01
 800a530:	0800a991 	.word	0x0800a991
 800a534:	0800a7cd 	.word	0x0800a7cd
 800a538:	0800a609 	.word	0x0800a609

0800a53c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b095      	sub	sp, #84	@ 0x54
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a54a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a54c:	e853 3f00 	ldrex	r3, [r3]
 800a550:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a554:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a558:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	461a      	mov	r2, r3
 800a560:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a562:	643b      	str	r3, [r7, #64]	@ 0x40
 800a564:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a566:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a568:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a56a:	e841 2300 	strex	r3, r2, [r1]
 800a56e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a572:	2b00      	cmp	r3, #0
 800a574:	d1e6      	bne.n	800a544 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	3308      	adds	r3, #8
 800a57c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57e:	6a3b      	ldr	r3, [r7, #32]
 800a580:	e853 3f00 	ldrex	r3, [r3]
 800a584:	61fb      	str	r3, [r7, #28]
   return(result);
 800a586:	69fb      	ldr	r3, [r7, #28]
 800a588:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a58c:	f023 0301 	bic.w	r3, r3, #1
 800a590:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	3308      	adds	r3, #8
 800a598:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a59a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a59c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a59e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a5a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5a2:	e841 2300 	strex	r3, r2, [r1]
 800a5a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a5a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d1e3      	bne.n	800a576 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5b2:	2b01      	cmp	r3, #1
 800a5b4:	d118      	bne.n	800a5e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	e853 3f00 	ldrex	r3, [r3]
 800a5c2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	f023 0310 	bic.w	r3, r3, #16
 800a5ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5d4:	61bb      	str	r3, [r7, #24]
 800a5d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d8:	6979      	ldr	r1, [r7, #20]
 800a5da:	69ba      	ldr	r2, [r7, #24]
 800a5dc:	e841 2300 	strex	r3, r2, [r1]
 800a5e0:	613b      	str	r3, [r7, #16]
   return(result);
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d1e6      	bne.n	800a5b6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2220      	movs	r2, #32
 800a5ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a5fc:	bf00      	nop
 800a5fe:	3754      	adds	r7, #84	@ 0x54
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b09c      	sub	sp, #112	@ 0x70
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a616:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a620:	2b22      	cmp	r3, #34	@ 0x22
 800a622:	f040 80c3 	bne.w	800a7ac <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a62c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a630:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a634:	b2d9      	uxtb	r1, r3
 800a636:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a63a:	b2da      	uxtb	r2, r3
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a640:	400a      	ands	r2, r1
 800a642:	b2d2      	uxtb	r2, r2
 800a644:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a64a:	1c5a      	adds	r2, r3, #1
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a656:	b29b      	uxth	r3, r3
 800a658:	3b01      	subs	r3, #1
 800a65a:	b29a      	uxth	r2, r3
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a668:	b29b      	uxth	r3, r3
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	f040 80a6 	bne.w	800a7bc <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a676:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a678:	e853 3f00 	ldrex	r3, [r3]
 800a67c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a67e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a680:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a684:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	461a      	mov	r2, r3
 800a68c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a68e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a690:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a692:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a694:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a696:	e841 2300 	strex	r3, r2, [r1]
 800a69a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a69c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d1e6      	bne.n	800a670 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	3308      	adds	r3, #8
 800a6a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ac:	e853 3f00 	ldrex	r3, [r3]
 800a6b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a6b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6b4:	f023 0301 	bic.w	r3, r3, #1
 800a6b8:	667b      	str	r3, [r7, #100]	@ 0x64
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	3308      	adds	r3, #8
 800a6c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a6c2:	647a      	str	r2, [r7, #68]	@ 0x44
 800a6c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a6c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6ca:	e841 2300 	strex	r3, r2, [r1]
 800a6ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a6d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d1e5      	bne.n	800a6a2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2220      	movs	r2, #32
 800a6da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	4a35      	ldr	r2, [pc, #212]	@ (800a7c4 <UART_RxISR_8BIT+0x1bc>)
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	d024      	beq.n	800a73e <UART_RxISR_8BIT+0x136>
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	4a33      	ldr	r2, [pc, #204]	@ (800a7c8 <UART_RxISR_8BIT+0x1c0>)
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d01f      	beq.n	800a73e <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	685b      	ldr	r3, [r3, #4]
 800a704:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d018      	beq.n	800a73e <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a714:	e853 3f00 	ldrex	r3, [r3]
 800a718:	623b      	str	r3, [r7, #32]
   return(result);
 800a71a:	6a3b      	ldr	r3, [r7, #32]
 800a71c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a720:	663b      	str	r3, [r7, #96]	@ 0x60
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	461a      	mov	r2, r3
 800a728:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a72a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a72c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a72e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a730:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a732:	e841 2300 	strex	r3, r2, [r1]
 800a736:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d1e6      	bne.n	800a70c <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a742:	2b01      	cmp	r3, #1
 800a744:	d12e      	bne.n	800a7a4 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2200      	movs	r2, #0
 800a74a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a752:	693b      	ldr	r3, [r7, #16]
 800a754:	e853 3f00 	ldrex	r3, [r3]
 800a758:	60fb      	str	r3, [r7, #12]
   return(result);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	f023 0310 	bic.w	r3, r3, #16
 800a760:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	461a      	mov	r2, r3
 800a768:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a76a:	61fb      	str	r3, [r7, #28]
 800a76c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a76e:	69b9      	ldr	r1, [r7, #24]
 800a770:	69fa      	ldr	r2, [r7, #28]
 800a772:	e841 2300 	strex	r3, r2, [r1]
 800a776:	617b      	str	r3, [r7, #20]
   return(result);
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d1e6      	bne.n	800a74c <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	69db      	ldr	r3, [r3, #28]
 800a784:	f003 0310 	and.w	r3, r3, #16
 800a788:	2b10      	cmp	r3, #16
 800a78a:	d103      	bne.n	800a794 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	2210      	movs	r2, #16
 800a792:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a79a:	4619      	mov	r1, r3
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f7f6 ff15 	bl	80015cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a7a2:	e00b      	b.n	800a7bc <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800a7a4:	6878      	ldr	r0, [r7, #4]
 800a7a6:	f7ff f9eb 	bl	8009b80 <HAL_UART_RxCpltCallback>
}
 800a7aa:	e007      	b.n	800a7bc <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	699a      	ldr	r2, [r3, #24]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f042 0208 	orr.w	r2, r2, #8
 800a7ba:	619a      	str	r2, [r3, #24]
}
 800a7bc:	bf00      	nop
 800a7be:	3770      	adds	r7, #112	@ 0x70
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	44002400 	.word	0x44002400
 800a7c8:	54002400 	.word	0x54002400

0800a7cc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b09c      	sub	sp, #112	@ 0x70
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a7da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7e4:	2b22      	cmp	r3, #34	@ 0x22
 800a7e6:	f040 80c3 	bne.w	800a970 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a7fa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a7fe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a802:	4013      	ands	r3, r2
 800a804:	b29a      	uxth	r2, r3
 800a806:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a808:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a80e:	1c9a      	adds	r2, r3, #2
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	3b01      	subs	r3, #1
 800a81e:	b29a      	uxth	r2, r3
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a82c:	b29b      	uxth	r3, r3
 800a82e:	2b00      	cmp	r3, #0
 800a830:	f040 80a6 	bne.w	800a980 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a83a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a83c:	e853 3f00 	ldrex	r3, [r3]
 800a840:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a842:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a844:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a848:	667b      	str	r3, [r7, #100]	@ 0x64
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	461a      	mov	r2, r3
 800a850:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a852:	657b      	str	r3, [r7, #84]	@ 0x54
 800a854:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a856:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a858:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a85a:	e841 2300 	strex	r3, r2, [r1]
 800a85e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a860:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a862:	2b00      	cmp	r3, #0
 800a864:	d1e6      	bne.n	800a834 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	3308      	adds	r3, #8
 800a86c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a86e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a870:	e853 3f00 	ldrex	r3, [r3]
 800a874:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a878:	f023 0301 	bic.w	r3, r3, #1
 800a87c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	3308      	adds	r3, #8
 800a884:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a886:	643a      	str	r2, [r7, #64]	@ 0x40
 800a888:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a88a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a88c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a88e:	e841 2300 	strex	r3, r2, [r1]
 800a892:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a896:	2b00      	cmp	r3, #0
 800a898:	d1e5      	bne.n	800a866 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2220      	movs	r2, #32
 800a89e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	4a35      	ldr	r2, [pc, #212]	@ (800a988 <UART_RxISR_16BIT+0x1bc>)
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d024      	beq.n	800a902 <UART_RxISR_16BIT+0x136>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	4a33      	ldr	r2, [pc, #204]	@ (800a98c <UART_RxISR_16BIT+0x1c0>)
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d01f      	beq.n	800a902 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d018      	beq.n	800a902 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d6:	6a3b      	ldr	r3, [r7, #32]
 800a8d8:	e853 3f00 	ldrex	r3, [r3]
 800a8dc:	61fb      	str	r3, [r7, #28]
   return(result);
 800a8de:	69fb      	ldr	r3, [r7, #28]
 800a8e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a8e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a8ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a8f0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a8f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a8f6:	e841 2300 	strex	r3, r2, [r1]
 800a8fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d1e6      	bne.n	800a8d0 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a906:	2b01      	cmp	r3, #1
 800a908:	d12e      	bne.n	800a968 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	e853 3f00 	ldrex	r3, [r3]
 800a91c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	f023 0310 	bic.w	r3, r3, #16
 800a924:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	461a      	mov	r2, r3
 800a92c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a92e:	61bb      	str	r3, [r7, #24]
 800a930:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a932:	6979      	ldr	r1, [r7, #20]
 800a934:	69ba      	ldr	r2, [r7, #24]
 800a936:	e841 2300 	strex	r3, r2, [r1]
 800a93a:	613b      	str	r3, [r7, #16]
   return(result);
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d1e6      	bne.n	800a910 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	69db      	ldr	r3, [r3, #28]
 800a948:	f003 0310 	and.w	r3, r3, #16
 800a94c:	2b10      	cmp	r3, #16
 800a94e:	d103      	bne.n	800a958 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	2210      	movs	r2, #16
 800a956:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a95e:	4619      	mov	r1, r3
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f7f6 fe33 	bl	80015cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a966:	e00b      	b.n	800a980 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f7ff f909 	bl	8009b80 <HAL_UART_RxCpltCallback>
}
 800a96e:	e007      	b.n	800a980 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	699a      	ldr	r2, [r3, #24]
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f042 0208 	orr.w	r2, r2, #8
 800a97e:	619a      	str	r2, [r3, #24]
}
 800a980:	bf00      	nop
 800a982:	3770      	adds	r7, #112	@ 0x70
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}
 800a988:	44002400 	.word	0x44002400
 800a98c:	54002400 	.word	0x54002400

0800a990 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b0ac      	sub	sp, #176	@ 0xb0
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a99e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	69db      	ldr	r3, [r3, #28]
 800a9a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a9c6:	2b22      	cmp	r3, #34	@ 0x22
 800a9c8:	f040 8188 	bne.w	800acdc <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a9d2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a9d6:	e12b      	b.n	800ac30 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9de:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a9e2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a9e6:	b2d9      	uxtb	r1, r3
 800a9e8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a9ec:	b2da      	uxtb	r2, r3
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9f2:	400a      	ands	r2, r1
 800a9f4:	b2d2      	uxtb	r2, r2
 800a9f6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9fc:	1c5a      	adds	r2, r3, #1
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	3b01      	subs	r3, #1
 800aa0c:	b29a      	uxth	r2, r3
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	69db      	ldr	r3, [r3, #28]
 800aa1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800aa1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa22:	f003 0307 	and.w	r3, r3, #7
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d053      	beq.n	800aad2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800aa2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa2e:	f003 0301 	and.w	r3, r3, #1
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d011      	beq.n	800aa5a <UART_RxISR_8BIT_FIFOEN+0xca>
 800aa36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800aa3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d00b      	beq.n	800aa5a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	2201      	movs	r2, #1
 800aa48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa50:	f043 0201 	orr.w	r2, r3, #1
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa5e:	f003 0302 	and.w	r3, r3, #2
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d011      	beq.n	800aa8a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800aa66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aa6a:	f003 0301 	and.w	r3, r3, #1
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d00b      	beq.n	800aa8a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	2202      	movs	r2, #2
 800aa78:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa80:	f043 0204 	orr.w	r2, r3, #4
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa8e:	f003 0304 	and.w	r3, r3, #4
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d011      	beq.n	800aaba <UART_RxISR_8BIT_FIFOEN+0x12a>
 800aa96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aa9a:	f003 0301 	and.w	r3, r3, #1
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00b      	beq.n	800aaba <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	2204      	movs	r2, #4
 800aaa8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aab0:	f043 0202 	orr.w	r2, r3, #2
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d006      	beq.n	800aad2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f7ff f865 	bl	8009b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2200      	movs	r2, #0
 800aace:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aad8:	b29b      	uxth	r3, r3
 800aada:	2b00      	cmp	r3, #0
 800aadc:	f040 80a8 	bne.w	800ac30 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aae8:	e853 3f00 	ldrex	r3, [r3]
 800aaec:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800aaee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aaf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aaf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	461a      	mov	r2, r3
 800aafe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ab02:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ab04:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab06:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800ab08:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ab0a:	e841 2300 	strex	r3, r2, [r1]
 800ab0e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ab10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d1e4      	bne.n	800aae0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	3308      	adds	r3, #8
 800ab1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab20:	e853 3f00 	ldrex	r3, [r3]
 800ab24:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ab26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ab28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab2c:	f023 0301 	bic.w	r3, r3, #1
 800ab30:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	3308      	adds	r3, #8
 800ab3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ab3e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ab40:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab42:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ab44:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ab46:	e841 2300 	strex	r3, r2, [r1]
 800ab4a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ab4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1e1      	bne.n	800ab16 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2220      	movs	r2, #32
 800ab56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2200      	movs	r2, #0
 800ab64:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4a62      	ldr	r2, [pc, #392]	@ (800acf4 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d026      	beq.n	800abbe <UART_RxISR_8BIT_FIFOEN+0x22e>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	4a60      	ldr	r2, [pc, #384]	@ (800acf8 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d021      	beq.n	800abbe <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	685b      	ldr	r3, [r3, #4]
 800ab80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d01a      	beq.n	800abbe <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab90:	e853 3f00 	ldrex	r3, [r3]
 800ab94:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ab96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab98:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ab9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	461a      	mov	r2, r3
 800aba6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800abaa:	657b      	str	r3, [r7, #84]	@ 0x54
 800abac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800abb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800abb2:	e841 2300 	strex	r3, r2, [r1]
 800abb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800abb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d1e4      	bne.n	800ab88 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	d130      	bne.n	800ac28 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2200      	movs	r2, #0
 800abca:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abd4:	e853 3f00 	ldrex	r3, [r3]
 800abd8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800abda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abdc:	f023 0310 	bic.w	r3, r3, #16
 800abe0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	461a      	mov	r2, r3
 800abea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800abee:	643b      	str	r3, [r7, #64]	@ 0x40
 800abf0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abf2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800abf4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800abf6:	e841 2300 	strex	r3, r2, [r1]
 800abfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800abfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d1e4      	bne.n	800abcc <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	69db      	ldr	r3, [r3, #28]
 800ac08:	f003 0310 	and.w	r3, r3, #16
 800ac0c:	2b10      	cmp	r3, #16
 800ac0e:	d103      	bne.n	800ac18 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	2210      	movs	r2, #16
 800ac16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ac1e:	4619      	mov	r1, r3
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f7f6 fcd3 	bl	80015cc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ac26:	e00e      	b.n	800ac46 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f7fe ffa9 	bl	8009b80 <HAL_UART_RxCpltCallback>
        break;
 800ac2e:	e00a      	b.n	800ac46 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ac30:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d006      	beq.n	800ac46 <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800ac38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac3c:	f003 0320 	and.w	r3, r3, #32
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f47f aec9 	bne.w	800a9d8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac4c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ac50:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d049      	beq.n	800acec <UART_RxISR_8BIT_FIFOEN+0x35c>
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ac5e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ac62:	429a      	cmp	r2, r3
 800ac64:	d242      	bcs.n	800acec <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	3308      	adds	r3, #8
 800ac6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac6e:	6a3b      	ldr	r3, [r7, #32]
 800ac70:	e853 3f00 	ldrex	r3, [r3]
 800ac74:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac76:	69fb      	ldr	r3, [r7, #28]
 800ac78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ac7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	3308      	adds	r3, #8
 800ac86:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ac8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ac8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac92:	e841 2300 	strex	r3, r2, [r1]
 800ac96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ac98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d1e3      	bne.n	800ac66 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	4a16      	ldr	r2, [pc, #88]	@ (800acfc <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800aca2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	e853 3f00 	ldrex	r3, [r3]
 800acb0:	60bb      	str	r3, [r7, #8]
   return(result);
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	f043 0320 	orr.w	r3, r3, #32
 800acb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	461a      	mov	r2, r3
 800acc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800acc6:	61bb      	str	r3, [r7, #24]
 800acc8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acca:	6979      	ldr	r1, [r7, #20]
 800accc:	69ba      	ldr	r2, [r7, #24]
 800acce:	e841 2300 	strex	r3, r2, [r1]
 800acd2:	613b      	str	r3, [r7, #16]
   return(result);
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d1e4      	bne.n	800aca4 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800acda:	e007      	b.n	800acec <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	699a      	ldr	r2, [r3, #24]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f042 0208 	orr.w	r2, r2, #8
 800acea:	619a      	str	r2, [r3, #24]
}
 800acec:	bf00      	nop
 800acee:	37b0      	adds	r7, #176	@ 0xb0
 800acf0:	46bd      	mov	sp, r7
 800acf2:	bd80      	pop	{r7, pc}
 800acf4:	44002400 	.word	0x44002400
 800acf8:	54002400 	.word	0x54002400
 800acfc:	0800a609 	.word	0x0800a609

0800ad00 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b0ae      	sub	sp, #184	@ 0xb8
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ad0e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	69db      	ldr	r3, [r3, #28]
 800ad18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	689b      	ldr	r3, [r3, #8]
 800ad2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ad36:	2b22      	cmp	r3, #34	@ 0x22
 800ad38:	f040 818c 	bne.w	800b054 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ad42:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ad46:	e12f      	b.n	800afa8 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad4e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800ad5a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800ad5e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800ad62:	4013      	ands	r3, r2
 800ad64:	b29a      	uxth	r2, r3
 800ad66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ad6a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad70:	1c9a      	adds	r2, r3, #2
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad7c:	b29b      	uxth	r3, r3
 800ad7e:	3b01      	subs	r3, #1
 800ad80:	b29a      	uxth	r2, r3
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	69db      	ldr	r3, [r3, #28]
 800ad8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ad92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ad96:	f003 0307 	and.w	r3, r3, #7
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d053      	beq.n	800ae46 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ad9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ada2:	f003 0301 	and.w	r3, r3, #1
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d011      	beq.n	800adce <UART_RxISR_16BIT_FIFOEN+0xce>
 800adaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d00b      	beq.n	800adce <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	2201      	movs	r2, #1
 800adbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adc4:	f043 0201 	orr.w	r2, r3, #1
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800adce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800add2:	f003 0302 	and.w	r3, r3, #2
 800add6:	2b00      	cmp	r3, #0
 800add8:	d011      	beq.n	800adfe <UART_RxISR_16BIT_FIFOEN+0xfe>
 800adda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800adde:	f003 0301 	and.w	r3, r3, #1
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d00b      	beq.n	800adfe <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	2202      	movs	r2, #2
 800adec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adf4:	f043 0204 	orr.w	r2, r3, #4
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800adfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ae02:	f003 0304 	and.w	r3, r3, #4
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d011      	beq.n	800ae2e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ae0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ae0e:	f003 0301 	and.w	r3, r3, #1
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00b      	beq.n	800ae2e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	2204      	movs	r2, #4
 800ae1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae24:	f043 0202 	orr.w	r2, r3, #2
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d006      	beq.n	800ae46 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f7fe feab 	bl	8009b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2200      	movs	r2, #0
 800ae42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae4c:	b29b      	uxth	r3, r3
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	f040 80aa 	bne.w	800afa8 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ae5c:	e853 3f00 	ldrex	r3, [r3]
 800ae60:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ae62:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	461a      	mov	r2, r3
 800ae72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ae76:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ae7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae7c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ae7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ae82:	e841 2300 	strex	r3, r2, [r1]
 800ae86:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ae88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d1e2      	bne.n	800ae54 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	3308      	adds	r3, #8
 800ae94:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae98:	e853 3f00 	ldrex	r3, [r3]
 800ae9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ae9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aea0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aea4:	f023 0301 	bic.w	r3, r3, #1
 800aea8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	3308      	adds	r3, #8
 800aeb2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800aeb6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800aeb8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800aebc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800aebe:	e841 2300 	strex	r3, r2, [r1]
 800aec2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800aec4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d1e1      	bne.n	800ae8e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2220      	movs	r2, #32
 800aece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2200      	movs	r2, #0
 800aed6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2200      	movs	r2, #0
 800aedc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a62      	ldr	r2, [pc, #392]	@ (800b06c <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d026      	beq.n	800af36 <UART_RxISR_16BIT_FIFOEN+0x236>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a60      	ldr	r2, [pc, #384]	@ (800b070 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d021      	beq.n	800af36 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	685b      	ldr	r3, [r3, #4]
 800aef8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d01a      	beq.n	800af36 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af08:	e853 3f00 	ldrex	r3, [r3]
 800af0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800af0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af10:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800af14:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	461a      	mov	r2, r3
 800af1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800af22:	65bb      	str	r3, [r7, #88]	@ 0x58
 800af24:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800af28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af2a:	e841 2300 	strex	r3, r2, [r1]
 800af2e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800af30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af32:	2b00      	cmp	r3, #0
 800af34:	d1e4      	bne.n	800af00 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af3a:	2b01      	cmp	r3, #1
 800af3c:	d130      	bne.n	800afa0 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2200      	movs	r2, #0
 800af42:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af4c:	e853 3f00 	ldrex	r3, [r3]
 800af50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af54:	f023 0310 	bic.w	r3, r3, #16
 800af58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	461a      	mov	r2, r3
 800af62:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af66:	647b      	str	r3, [r7, #68]	@ 0x44
 800af68:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af6e:	e841 2300 	strex	r3, r2, [r1]
 800af72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af76:	2b00      	cmp	r3, #0
 800af78:	d1e4      	bne.n	800af44 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	69db      	ldr	r3, [r3, #28]
 800af80:	f003 0310 	and.w	r3, r3, #16
 800af84:	2b10      	cmp	r3, #16
 800af86:	d103      	bne.n	800af90 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	2210      	movs	r2, #16
 800af8e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800af96:	4619      	mov	r1, r3
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	f7f6 fb17 	bl	80015cc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800af9e:	e00e      	b.n	800afbe <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f7fe fded 	bl	8009b80 <HAL_UART_RxCpltCallback>
        break;
 800afa6:	e00a      	b.n	800afbe <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800afa8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800afac:	2b00      	cmp	r3, #0
 800afae:	d006      	beq.n	800afbe <UART_RxISR_16BIT_FIFOEN+0x2be>
 800afb0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800afb4:	f003 0320 	and.w	r3, r3, #32
 800afb8:	2b00      	cmp	r3, #0
 800afba:	f47f aec5 	bne.w	800ad48 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800afc4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800afc8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d049      	beq.n	800b064 <UART_RxISR_16BIT_FIFOEN+0x364>
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800afd6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800afda:	429a      	cmp	r2, r3
 800afdc:	d242      	bcs.n	800b064 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	3308      	adds	r3, #8
 800afe4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe8:	e853 3f00 	ldrex	r3, [r3]
 800afec:	623b      	str	r3, [r7, #32]
   return(result);
 800afee:	6a3b      	ldr	r3, [r7, #32]
 800aff0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aff4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	3308      	adds	r3, #8
 800affe:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b002:	633a      	str	r2, [r7, #48]	@ 0x30
 800b004:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b006:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b008:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b00a:	e841 2300 	strex	r3, r2, [r1]
 800b00e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b012:	2b00      	cmp	r3, #0
 800b014:	d1e3      	bne.n	800afde <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	4a16      	ldr	r2, [pc, #88]	@ (800b074 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800b01a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	e853 3f00 	ldrex	r3, [r3]
 800b028:	60fb      	str	r3, [r7, #12]
   return(result);
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	f043 0320 	orr.w	r3, r3, #32
 800b030:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	461a      	mov	r2, r3
 800b03a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b03e:	61fb      	str	r3, [r7, #28]
 800b040:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b042:	69b9      	ldr	r1, [r7, #24]
 800b044:	69fa      	ldr	r2, [r7, #28]
 800b046:	e841 2300 	strex	r3, r2, [r1]
 800b04a:	617b      	str	r3, [r7, #20]
   return(result);
 800b04c:	697b      	ldr	r3, [r7, #20]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d1e4      	bne.n	800b01c <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b052:	e007      	b.n	800b064 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	699a      	ldr	r2, [r3, #24]
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	f042 0208 	orr.w	r2, r2, #8
 800b062:	619a      	str	r2, [r3, #24]
}
 800b064:	bf00      	nop
 800b066:	37b8      	adds	r7, #184	@ 0xb8
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	44002400 	.word	0x44002400
 800b070:	54002400 	.word	0x54002400
 800b074:	0800a7cd 	.word	0x0800a7cd

0800b078 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b078:	b480      	push	{r7}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b086:	2b01      	cmp	r3, #1
 800b088:	d101      	bne.n	800b08e <HAL_UARTEx_DisableFifoMode+0x16>
 800b08a:	2302      	movs	r3, #2
 800b08c:	e027      	b.n	800b0de <HAL_UARTEx_DisableFifoMode+0x66>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2201      	movs	r2, #1
 800b092:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2224      	movs	r2, #36	@ 0x24
 800b09a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	681a      	ldr	r2, [r3, #0]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	f022 0201 	bic.w	r2, r2, #1
 800b0b4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b0bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	68fa      	ldr	r2, [r7, #12]
 800b0ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2220      	movs	r2, #32
 800b0d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b0dc:	2300      	movs	r3, #0
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3714      	adds	r7, #20
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e8:	4770      	bx	lr

0800b0ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b0ea:	b580      	push	{r7, lr}
 800b0ec:	b084      	sub	sp, #16
 800b0ee:	af00      	add	r7, sp, #0
 800b0f0:	6078      	str	r0, [r7, #4]
 800b0f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b0fa:	2b01      	cmp	r3, #1
 800b0fc:	d101      	bne.n	800b102 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b0fe:	2302      	movs	r3, #2
 800b100:	e02d      	b.n	800b15e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2201      	movs	r2, #1
 800b106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2224      	movs	r2, #36	@ 0x24
 800b10e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	681a      	ldr	r2, [r3, #0]
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f022 0201 	bic.w	r2, r2, #1
 800b128:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	689b      	ldr	r3, [r3, #8]
 800b130:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	683a      	ldr	r2, [r7, #0]
 800b13a:	430a      	orrs	r2, r1
 800b13c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 f8ae 	bl	800b2a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	68fa      	ldr	r2, [r7, #12]
 800b14a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2220      	movs	r2, #32
 800b150:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2200      	movs	r2, #0
 800b158:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b15c:	2300      	movs	r3, #0
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3710      	adds	r7, #16
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}

0800b166 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b166:	b580      	push	{r7, lr}
 800b168:	b084      	sub	sp, #16
 800b16a:	af00      	add	r7, sp, #0
 800b16c:	6078      	str	r0, [r7, #4]
 800b16e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b176:	2b01      	cmp	r3, #1
 800b178:	d101      	bne.n	800b17e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b17a:	2302      	movs	r3, #2
 800b17c:	e02d      	b.n	800b1da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2201      	movs	r2, #1
 800b182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2224      	movs	r2, #36	@ 0x24
 800b18a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f022 0201 	bic.w	r2, r2, #1
 800b1a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	689b      	ldr	r3, [r3, #8]
 800b1ac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	683a      	ldr	r2, [r7, #0]
 800b1b6:	430a      	orrs	r2, r1
 800b1b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	f000 f870 	bl	800b2a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	68fa      	ldr	r2, [r7, #12]
 800b1c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2220      	movs	r2, #32
 800b1cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1d8:	2300      	movs	r3, #0
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3710      	adds	r7, #16
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}

0800b1e2 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b1e2:	b580      	push	{r7, lr}
 800b1e4:	b08c      	sub	sp, #48	@ 0x30
 800b1e6:	af00      	add	r7, sp, #0
 800b1e8:	60f8      	str	r0, [r7, #12]
 800b1ea:	60b9      	str	r1, [r7, #8]
 800b1ec:	4613      	mov	r3, r2
 800b1ee:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b1fc:	2b20      	cmp	r3, #32
 800b1fe:	d14a      	bne.n	800b296 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d002      	beq.n	800b20c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800b206:	88fb      	ldrh	r3, [r7, #6]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d101      	bne.n	800b210 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800b20c:	2301      	movs	r3, #1
 800b20e:	e043      	b.n	800b298 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	689b      	ldr	r3, [r3, #8]
 800b216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b21a:	2b40      	cmp	r3, #64	@ 0x40
 800b21c:	d107      	bne.n	800b22e <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	689a      	ldr	r2, [r3, #8]
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b22c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2201      	movs	r2, #1
 800b232:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	2200      	movs	r2, #0
 800b238:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800b23a:	88fb      	ldrh	r3, [r7, #6]
 800b23c:	461a      	mov	r2, r3
 800b23e:	68b9      	ldr	r1, [r7, #8]
 800b240:	68f8      	ldr	r0, [r7, #12]
 800b242:	f7ff f859 	bl	800a2f8 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b24a:	2b01      	cmp	r3, #1
 800b24c:	d11d      	bne.n	800b28a <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	2210      	movs	r2, #16
 800b254:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b25c:	69bb      	ldr	r3, [r7, #24]
 800b25e:	e853 3f00 	ldrex	r3, [r3]
 800b262:	617b      	str	r3, [r7, #20]
   return(result);
 800b264:	697b      	ldr	r3, [r7, #20]
 800b266:	f043 0310 	orr.w	r3, r3, #16
 800b26a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	461a      	mov	r2, r3
 800b272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b274:	627b      	str	r3, [r7, #36]	@ 0x24
 800b276:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b278:	6a39      	ldr	r1, [r7, #32]
 800b27a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b27c:	e841 2300 	strex	r3, r2, [r1]
 800b280:	61fb      	str	r3, [r7, #28]
   return(result);
 800b282:	69fb      	ldr	r3, [r7, #28]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d1e6      	bne.n	800b256 <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 800b288:	e002      	b.n	800b290 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800b28a:	2301      	movs	r3, #1
 800b28c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800b290:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b294:	e000      	b.n	800b298 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800b296:	2302      	movs	r3, #2
  }
}
 800b298:	4618      	mov	r0, r3
 800b29a:	3730      	adds	r7, #48	@ 0x30
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}

0800b2a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b2a0:	b480      	push	{r7}
 800b2a2:	b085      	sub	sp, #20
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d108      	bne.n	800b2c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b2c0:	e031      	b.n	800b326 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b2c2:	2308      	movs	r3, #8
 800b2c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b2c6:	2308      	movs	r3, #8
 800b2c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	689b      	ldr	r3, [r3, #8]
 800b2d0:	0e5b      	lsrs	r3, r3, #25
 800b2d2:	b2db      	uxtb	r3, r3
 800b2d4:	f003 0307 	and.w	r3, r3, #7
 800b2d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	689b      	ldr	r3, [r3, #8]
 800b2e0:	0f5b      	lsrs	r3, r3, #29
 800b2e2:	b2db      	uxtb	r3, r3
 800b2e4:	f003 0307 	and.w	r3, r3, #7
 800b2e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b2ea:	7bbb      	ldrb	r3, [r7, #14]
 800b2ec:	7b3a      	ldrb	r2, [r7, #12]
 800b2ee:	4911      	ldr	r1, [pc, #68]	@ (800b334 <UARTEx_SetNbDataToProcess+0x94>)
 800b2f0:	5c8a      	ldrb	r2, [r1, r2]
 800b2f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b2f6:	7b3a      	ldrb	r2, [r7, #12]
 800b2f8:	490f      	ldr	r1, [pc, #60]	@ (800b338 <UARTEx_SetNbDataToProcess+0x98>)
 800b2fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b2fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800b300:	b29a      	uxth	r2, r3
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b308:	7bfb      	ldrb	r3, [r7, #15]
 800b30a:	7b7a      	ldrb	r2, [r7, #13]
 800b30c:	4909      	ldr	r1, [pc, #36]	@ (800b334 <UARTEx_SetNbDataToProcess+0x94>)
 800b30e:	5c8a      	ldrb	r2, [r1, r2]
 800b310:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b314:	7b7a      	ldrb	r2, [r7, #13]
 800b316:	4908      	ldr	r1, [pc, #32]	@ (800b338 <UARTEx_SetNbDataToProcess+0x98>)
 800b318:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b31a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b31e:	b29a      	uxth	r2, r3
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b326:	bf00      	nop
 800b328:	3714      	adds	r7, #20
 800b32a:	46bd      	mov	sp, r7
 800b32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b330:	4770      	bx	lr
 800b332:	bf00      	nop
 800b334:	0800fb60 	.word	0x0800fb60
 800b338:	0800fb68 	.word	0x0800fb68

0800b33c <__cvt>:
 800b33c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b340:	ec57 6b10 	vmov	r6, r7, d0
 800b344:	2f00      	cmp	r7, #0
 800b346:	460c      	mov	r4, r1
 800b348:	4619      	mov	r1, r3
 800b34a:	463b      	mov	r3, r7
 800b34c:	bfb4      	ite	lt
 800b34e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b352:	2300      	movge	r3, #0
 800b354:	4691      	mov	r9, r2
 800b356:	bfbf      	itttt	lt
 800b358:	4632      	movlt	r2, r6
 800b35a:	461f      	movlt	r7, r3
 800b35c:	232d      	movlt	r3, #45	@ 0x2d
 800b35e:	4616      	movlt	r6, r2
 800b360:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b364:	700b      	strb	r3, [r1, #0]
 800b366:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b368:	f023 0820 	bic.w	r8, r3, #32
 800b36c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b370:	d005      	beq.n	800b37e <__cvt+0x42>
 800b372:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b376:	d100      	bne.n	800b37a <__cvt+0x3e>
 800b378:	3401      	adds	r4, #1
 800b37a:	2102      	movs	r1, #2
 800b37c:	e000      	b.n	800b380 <__cvt+0x44>
 800b37e:	2103      	movs	r1, #3
 800b380:	ab03      	add	r3, sp, #12
 800b382:	4622      	mov	r2, r4
 800b384:	9301      	str	r3, [sp, #4]
 800b386:	ab02      	add	r3, sp, #8
 800b388:	ec47 6b10 	vmov	d0, r6, r7
 800b38c:	9300      	str	r3, [sp, #0]
 800b38e:	4653      	mov	r3, sl
 800b390:	f001 f8ba 	bl	800c508 <_dtoa_r>
 800b394:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b398:	4605      	mov	r5, r0
 800b39a:	d119      	bne.n	800b3d0 <__cvt+0x94>
 800b39c:	f019 0f01 	tst.w	r9, #1
 800b3a0:	d00e      	beq.n	800b3c0 <__cvt+0x84>
 800b3a2:	eb00 0904 	add.w	r9, r0, r4
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	4630      	mov	r0, r6
 800b3ac:	4639      	mov	r1, r7
 800b3ae:	f7f5 fb9b 	bl	8000ae8 <__aeabi_dcmpeq>
 800b3b2:	b108      	cbz	r0, 800b3b8 <__cvt+0x7c>
 800b3b4:	f8cd 900c 	str.w	r9, [sp, #12]
 800b3b8:	2230      	movs	r2, #48	@ 0x30
 800b3ba:	9b03      	ldr	r3, [sp, #12]
 800b3bc:	454b      	cmp	r3, r9
 800b3be:	d31e      	bcc.n	800b3fe <__cvt+0xc2>
 800b3c0:	9b03      	ldr	r3, [sp, #12]
 800b3c2:	4628      	mov	r0, r5
 800b3c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3c6:	1b5b      	subs	r3, r3, r5
 800b3c8:	6013      	str	r3, [r2, #0]
 800b3ca:	b004      	add	sp, #16
 800b3cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b3d4:	eb00 0904 	add.w	r9, r0, r4
 800b3d8:	d1e5      	bne.n	800b3a6 <__cvt+0x6a>
 800b3da:	7803      	ldrb	r3, [r0, #0]
 800b3dc:	2b30      	cmp	r3, #48	@ 0x30
 800b3de:	d10a      	bne.n	800b3f6 <__cvt+0xba>
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	4630      	mov	r0, r6
 800b3e6:	4639      	mov	r1, r7
 800b3e8:	f7f5 fb7e 	bl	8000ae8 <__aeabi_dcmpeq>
 800b3ec:	b918      	cbnz	r0, 800b3f6 <__cvt+0xba>
 800b3ee:	f1c4 0401 	rsb	r4, r4, #1
 800b3f2:	f8ca 4000 	str.w	r4, [sl]
 800b3f6:	f8da 3000 	ldr.w	r3, [sl]
 800b3fa:	4499      	add	r9, r3
 800b3fc:	e7d3      	b.n	800b3a6 <__cvt+0x6a>
 800b3fe:	1c59      	adds	r1, r3, #1
 800b400:	9103      	str	r1, [sp, #12]
 800b402:	701a      	strb	r2, [r3, #0]
 800b404:	e7d9      	b.n	800b3ba <__cvt+0x7e>

0800b406 <__exponent>:
 800b406:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b408:	2900      	cmp	r1, #0
 800b40a:	7002      	strb	r2, [r0, #0]
 800b40c:	bfba      	itte	lt
 800b40e:	4249      	neglt	r1, r1
 800b410:	232d      	movlt	r3, #45	@ 0x2d
 800b412:	232b      	movge	r3, #43	@ 0x2b
 800b414:	2909      	cmp	r1, #9
 800b416:	7043      	strb	r3, [r0, #1]
 800b418:	dd28      	ble.n	800b46c <__exponent+0x66>
 800b41a:	f10d 0307 	add.w	r3, sp, #7
 800b41e:	270a      	movs	r7, #10
 800b420:	461d      	mov	r5, r3
 800b422:	461a      	mov	r2, r3
 800b424:	3b01      	subs	r3, #1
 800b426:	fbb1 f6f7 	udiv	r6, r1, r7
 800b42a:	fb07 1416 	mls	r4, r7, r6, r1
 800b42e:	3430      	adds	r4, #48	@ 0x30
 800b430:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b434:	460c      	mov	r4, r1
 800b436:	4631      	mov	r1, r6
 800b438:	2c63      	cmp	r4, #99	@ 0x63
 800b43a:	dcf2      	bgt.n	800b422 <__exponent+0x1c>
 800b43c:	3130      	adds	r1, #48	@ 0x30
 800b43e:	1e94      	subs	r4, r2, #2
 800b440:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b444:	1c41      	adds	r1, r0, #1
 800b446:	4623      	mov	r3, r4
 800b448:	42ab      	cmp	r3, r5
 800b44a:	d30a      	bcc.n	800b462 <__exponent+0x5c>
 800b44c:	f10d 0309 	add.w	r3, sp, #9
 800b450:	1a9b      	subs	r3, r3, r2
 800b452:	42ac      	cmp	r4, r5
 800b454:	bf88      	it	hi
 800b456:	2300      	movhi	r3, #0
 800b458:	3302      	adds	r3, #2
 800b45a:	4403      	add	r3, r0
 800b45c:	1a18      	subs	r0, r3, r0
 800b45e:	b003      	add	sp, #12
 800b460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b462:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b466:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b46a:	e7ed      	b.n	800b448 <__exponent+0x42>
 800b46c:	2330      	movs	r3, #48	@ 0x30
 800b46e:	3130      	adds	r1, #48	@ 0x30
 800b470:	7083      	strb	r3, [r0, #2]
 800b472:	1d03      	adds	r3, r0, #4
 800b474:	70c1      	strb	r1, [r0, #3]
 800b476:	e7f1      	b.n	800b45c <__exponent+0x56>

0800b478 <_printf_float>:
 800b478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b47c:	b08d      	sub	sp, #52	@ 0x34
 800b47e:	460c      	mov	r4, r1
 800b480:	4616      	mov	r6, r2
 800b482:	461f      	mov	r7, r3
 800b484:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b488:	4605      	mov	r5, r0
 800b48a:	f000 ff23 	bl	800c2d4 <_localeconv_r>
 800b48e:	6803      	ldr	r3, [r0, #0]
 800b490:	4618      	mov	r0, r3
 800b492:	9304      	str	r3, [sp, #16]
 800b494:	f7f4 fefc 	bl	8000290 <strlen>
 800b498:	2300      	movs	r3, #0
 800b49a:	9005      	str	r0, [sp, #20]
 800b49c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b49e:	f8d8 3000 	ldr.w	r3, [r8]
 800b4a2:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b4a6:	3307      	adds	r3, #7
 800b4a8:	f8d4 b000 	ldr.w	fp, [r4]
 800b4ac:	f023 0307 	bic.w	r3, r3, #7
 800b4b0:	f103 0208 	add.w	r2, r3, #8
 800b4b4:	f8c8 2000 	str.w	r2, [r8]
 800b4b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b4bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b4c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b4c4:	f8cd 8018 	str.w	r8, [sp, #24]
 800b4c8:	9307      	str	r3, [sp, #28]
 800b4ca:	4b9d      	ldr	r3, [pc, #628]	@ (800b740 <_printf_float+0x2c8>)
 800b4cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4d0:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b4d4:	f7f5 fb3a 	bl	8000b4c <__aeabi_dcmpun>
 800b4d8:	bb70      	cbnz	r0, 800b538 <_printf_float+0xc0>
 800b4da:	f04f 32ff 	mov.w	r2, #4294967295
 800b4de:	4b98      	ldr	r3, [pc, #608]	@ (800b740 <_printf_float+0x2c8>)
 800b4e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4e4:	f7f5 fb14 	bl	8000b10 <__aeabi_dcmple>
 800b4e8:	bb30      	cbnz	r0, 800b538 <_printf_float+0xc0>
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	4640      	mov	r0, r8
 800b4f0:	4649      	mov	r1, r9
 800b4f2:	f7f5 fb03 	bl	8000afc <__aeabi_dcmplt>
 800b4f6:	b110      	cbz	r0, 800b4fe <_printf_float+0x86>
 800b4f8:	232d      	movs	r3, #45	@ 0x2d
 800b4fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4fe:	4a91      	ldr	r2, [pc, #580]	@ (800b744 <_printf_float+0x2cc>)
 800b500:	4b91      	ldr	r3, [pc, #580]	@ (800b748 <_printf_float+0x2d0>)
 800b502:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b506:	bf8c      	ite	hi
 800b508:	4690      	movhi	r8, r2
 800b50a:	4698      	movls	r8, r3
 800b50c:	2303      	movs	r3, #3
 800b50e:	f04f 0900 	mov.w	r9, #0
 800b512:	6123      	str	r3, [r4, #16]
 800b514:	f02b 0304 	bic.w	r3, fp, #4
 800b518:	6023      	str	r3, [r4, #0]
 800b51a:	4633      	mov	r3, r6
 800b51c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b51e:	4621      	mov	r1, r4
 800b520:	4628      	mov	r0, r5
 800b522:	9700      	str	r7, [sp, #0]
 800b524:	f000 f9d2 	bl	800b8cc <_printf_common>
 800b528:	3001      	adds	r0, #1
 800b52a:	f040 808d 	bne.w	800b648 <_printf_float+0x1d0>
 800b52e:	f04f 30ff 	mov.w	r0, #4294967295
 800b532:	b00d      	add	sp, #52	@ 0x34
 800b534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b538:	4642      	mov	r2, r8
 800b53a:	464b      	mov	r3, r9
 800b53c:	4640      	mov	r0, r8
 800b53e:	4649      	mov	r1, r9
 800b540:	f7f5 fb04 	bl	8000b4c <__aeabi_dcmpun>
 800b544:	b140      	cbz	r0, 800b558 <_printf_float+0xe0>
 800b546:	464b      	mov	r3, r9
 800b548:	4a80      	ldr	r2, [pc, #512]	@ (800b74c <_printf_float+0x2d4>)
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	bfbc      	itt	lt
 800b54e:	232d      	movlt	r3, #45	@ 0x2d
 800b550:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b554:	4b7e      	ldr	r3, [pc, #504]	@ (800b750 <_printf_float+0x2d8>)
 800b556:	e7d4      	b.n	800b502 <_printf_float+0x8a>
 800b558:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b55c:	6863      	ldr	r3, [r4, #4]
 800b55e:	9206      	str	r2, [sp, #24]
 800b560:	1c5a      	adds	r2, r3, #1
 800b562:	d13b      	bne.n	800b5dc <_printf_float+0x164>
 800b564:	2306      	movs	r3, #6
 800b566:	6063      	str	r3, [r4, #4]
 800b568:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b56c:	2300      	movs	r3, #0
 800b56e:	4628      	mov	r0, r5
 800b570:	6022      	str	r2, [r4, #0]
 800b572:	9303      	str	r3, [sp, #12]
 800b574:	ab0a      	add	r3, sp, #40	@ 0x28
 800b576:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b57a:	ab09      	add	r3, sp, #36	@ 0x24
 800b57c:	ec49 8b10 	vmov	d0, r8, r9
 800b580:	9300      	str	r3, [sp, #0]
 800b582:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b586:	6861      	ldr	r1, [r4, #4]
 800b588:	f7ff fed8 	bl	800b33c <__cvt>
 800b58c:	9b06      	ldr	r3, [sp, #24]
 800b58e:	4680      	mov	r8, r0
 800b590:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b592:	2b47      	cmp	r3, #71	@ 0x47
 800b594:	d129      	bne.n	800b5ea <_printf_float+0x172>
 800b596:	1cc8      	adds	r0, r1, #3
 800b598:	db02      	blt.n	800b5a0 <_printf_float+0x128>
 800b59a:	6863      	ldr	r3, [r4, #4]
 800b59c:	4299      	cmp	r1, r3
 800b59e:	dd41      	ble.n	800b624 <_printf_float+0x1ac>
 800b5a0:	f1aa 0a02 	sub.w	sl, sl, #2
 800b5a4:	fa5f fa8a 	uxtb.w	sl, sl
 800b5a8:	3901      	subs	r1, #1
 800b5aa:	4652      	mov	r2, sl
 800b5ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b5b0:	9109      	str	r1, [sp, #36]	@ 0x24
 800b5b2:	f7ff ff28 	bl	800b406 <__exponent>
 800b5b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b5b8:	4681      	mov	r9, r0
 800b5ba:	1813      	adds	r3, r2, r0
 800b5bc:	2a01      	cmp	r2, #1
 800b5be:	6123      	str	r3, [r4, #16]
 800b5c0:	dc02      	bgt.n	800b5c8 <_printf_float+0x150>
 800b5c2:	6822      	ldr	r2, [r4, #0]
 800b5c4:	07d2      	lsls	r2, r2, #31
 800b5c6:	d501      	bpl.n	800b5cc <_printf_float+0x154>
 800b5c8:	3301      	adds	r3, #1
 800b5ca:	6123      	str	r3, [r4, #16]
 800b5cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d0a2      	beq.n	800b51a <_printf_float+0xa2>
 800b5d4:	232d      	movs	r3, #45	@ 0x2d
 800b5d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5da:	e79e      	b.n	800b51a <_printf_float+0xa2>
 800b5dc:	9a06      	ldr	r2, [sp, #24]
 800b5de:	2a47      	cmp	r2, #71	@ 0x47
 800b5e0:	d1c2      	bne.n	800b568 <_printf_float+0xf0>
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d1c0      	bne.n	800b568 <_printf_float+0xf0>
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	e7bd      	b.n	800b566 <_printf_float+0xee>
 800b5ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b5ee:	d9db      	bls.n	800b5a8 <_printf_float+0x130>
 800b5f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b5f4:	d118      	bne.n	800b628 <_printf_float+0x1b0>
 800b5f6:	2900      	cmp	r1, #0
 800b5f8:	6863      	ldr	r3, [r4, #4]
 800b5fa:	dd0b      	ble.n	800b614 <_printf_float+0x19c>
 800b5fc:	6121      	str	r1, [r4, #16]
 800b5fe:	b913      	cbnz	r3, 800b606 <_printf_float+0x18e>
 800b600:	6822      	ldr	r2, [r4, #0]
 800b602:	07d0      	lsls	r0, r2, #31
 800b604:	d502      	bpl.n	800b60c <_printf_float+0x194>
 800b606:	3301      	adds	r3, #1
 800b608:	440b      	add	r3, r1
 800b60a:	6123      	str	r3, [r4, #16]
 800b60c:	f04f 0900 	mov.w	r9, #0
 800b610:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b612:	e7db      	b.n	800b5cc <_printf_float+0x154>
 800b614:	b913      	cbnz	r3, 800b61c <_printf_float+0x1a4>
 800b616:	6822      	ldr	r2, [r4, #0]
 800b618:	07d2      	lsls	r2, r2, #31
 800b61a:	d501      	bpl.n	800b620 <_printf_float+0x1a8>
 800b61c:	3302      	adds	r3, #2
 800b61e:	e7f4      	b.n	800b60a <_printf_float+0x192>
 800b620:	2301      	movs	r3, #1
 800b622:	e7f2      	b.n	800b60a <_printf_float+0x192>
 800b624:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b628:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b62a:	4299      	cmp	r1, r3
 800b62c:	db05      	blt.n	800b63a <_printf_float+0x1c2>
 800b62e:	6823      	ldr	r3, [r4, #0]
 800b630:	6121      	str	r1, [r4, #16]
 800b632:	07d8      	lsls	r0, r3, #31
 800b634:	d5ea      	bpl.n	800b60c <_printf_float+0x194>
 800b636:	1c4b      	adds	r3, r1, #1
 800b638:	e7e7      	b.n	800b60a <_printf_float+0x192>
 800b63a:	2900      	cmp	r1, #0
 800b63c:	bfd4      	ite	le
 800b63e:	f1c1 0202 	rsble	r2, r1, #2
 800b642:	2201      	movgt	r2, #1
 800b644:	4413      	add	r3, r2
 800b646:	e7e0      	b.n	800b60a <_printf_float+0x192>
 800b648:	6823      	ldr	r3, [r4, #0]
 800b64a:	055a      	lsls	r2, r3, #21
 800b64c:	d407      	bmi.n	800b65e <_printf_float+0x1e6>
 800b64e:	6923      	ldr	r3, [r4, #16]
 800b650:	4642      	mov	r2, r8
 800b652:	4631      	mov	r1, r6
 800b654:	4628      	mov	r0, r5
 800b656:	47b8      	blx	r7
 800b658:	3001      	adds	r0, #1
 800b65a:	d12b      	bne.n	800b6b4 <_printf_float+0x23c>
 800b65c:	e767      	b.n	800b52e <_printf_float+0xb6>
 800b65e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b662:	f240 80dd 	bls.w	800b820 <_printf_float+0x3a8>
 800b666:	2200      	movs	r2, #0
 800b668:	2300      	movs	r3, #0
 800b66a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b66e:	f7f5 fa3b 	bl	8000ae8 <__aeabi_dcmpeq>
 800b672:	2800      	cmp	r0, #0
 800b674:	d033      	beq.n	800b6de <_printf_float+0x266>
 800b676:	2301      	movs	r3, #1
 800b678:	4a36      	ldr	r2, [pc, #216]	@ (800b754 <_printf_float+0x2dc>)
 800b67a:	4631      	mov	r1, r6
 800b67c:	4628      	mov	r0, r5
 800b67e:	47b8      	blx	r7
 800b680:	3001      	adds	r0, #1
 800b682:	f43f af54 	beq.w	800b52e <_printf_float+0xb6>
 800b686:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b68a:	4543      	cmp	r3, r8
 800b68c:	db02      	blt.n	800b694 <_printf_float+0x21c>
 800b68e:	6823      	ldr	r3, [r4, #0]
 800b690:	07d8      	lsls	r0, r3, #31
 800b692:	d50f      	bpl.n	800b6b4 <_printf_float+0x23c>
 800b694:	4631      	mov	r1, r6
 800b696:	4628      	mov	r0, r5
 800b698:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b69c:	47b8      	blx	r7
 800b69e:	3001      	adds	r0, #1
 800b6a0:	f43f af45 	beq.w	800b52e <_printf_float+0xb6>
 800b6a4:	f04f 0900 	mov.w	r9, #0
 800b6a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800b6ac:	f104 0a1a 	add.w	sl, r4, #26
 800b6b0:	45c8      	cmp	r8, r9
 800b6b2:	dc09      	bgt.n	800b6c8 <_printf_float+0x250>
 800b6b4:	6823      	ldr	r3, [r4, #0]
 800b6b6:	079b      	lsls	r3, r3, #30
 800b6b8:	f100 8103 	bmi.w	800b8c2 <_printf_float+0x44a>
 800b6bc:	68e0      	ldr	r0, [r4, #12]
 800b6be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6c0:	4298      	cmp	r0, r3
 800b6c2:	bfb8      	it	lt
 800b6c4:	4618      	movlt	r0, r3
 800b6c6:	e734      	b.n	800b532 <_printf_float+0xba>
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	4652      	mov	r2, sl
 800b6cc:	4631      	mov	r1, r6
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	47b8      	blx	r7
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	f43f af2b 	beq.w	800b52e <_printf_float+0xb6>
 800b6d8:	f109 0901 	add.w	r9, r9, #1
 800b6dc:	e7e8      	b.n	800b6b0 <_printf_float+0x238>
 800b6de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	dc39      	bgt.n	800b758 <_printf_float+0x2e0>
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	4a1b      	ldr	r2, [pc, #108]	@ (800b754 <_printf_float+0x2dc>)
 800b6e8:	4631      	mov	r1, r6
 800b6ea:	4628      	mov	r0, r5
 800b6ec:	47b8      	blx	r7
 800b6ee:	3001      	adds	r0, #1
 800b6f0:	f43f af1d 	beq.w	800b52e <_printf_float+0xb6>
 800b6f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b6f8:	ea59 0303 	orrs.w	r3, r9, r3
 800b6fc:	d102      	bne.n	800b704 <_printf_float+0x28c>
 800b6fe:	6823      	ldr	r3, [r4, #0]
 800b700:	07d9      	lsls	r1, r3, #31
 800b702:	d5d7      	bpl.n	800b6b4 <_printf_float+0x23c>
 800b704:	4631      	mov	r1, r6
 800b706:	4628      	mov	r0, r5
 800b708:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b70c:	47b8      	blx	r7
 800b70e:	3001      	adds	r0, #1
 800b710:	f43f af0d 	beq.w	800b52e <_printf_float+0xb6>
 800b714:	f04f 0a00 	mov.w	sl, #0
 800b718:	f104 0b1a 	add.w	fp, r4, #26
 800b71c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b71e:	425b      	negs	r3, r3
 800b720:	4553      	cmp	r3, sl
 800b722:	dc01      	bgt.n	800b728 <_printf_float+0x2b0>
 800b724:	464b      	mov	r3, r9
 800b726:	e793      	b.n	800b650 <_printf_float+0x1d8>
 800b728:	2301      	movs	r3, #1
 800b72a:	465a      	mov	r2, fp
 800b72c:	4631      	mov	r1, r6
 800b72e:	4628      	mov	r0, r5
 800b730:	47b8      	blx	r7
 800b732:	3001      	adds	r0, #1
 800b734:	f43f aefb 	beq.w	800b52e <_printf_float+0xb6>
 800b738:	f10a 0a01 	add.w	sl, sl, #1
 800b73c:	e7ee      	b.n	800b71c <_printf_float+0x2a4>
 800b73e:	bf00      	nop
 800b740:	7fefffff 	.word	0x7fefffff
 800b744:	0800fb74 	.word	0x0800fb74
 800b748:	0800fb70 	.word	0x0800fb70
 800b74c:	0800fb7c 	.word	0x0800fb7c
 800b750:	0800fb78 	.word	0x0800fb78
 800b754:	0800fb80 	.word	0x0800fb80
 800b758:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b75a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b75e:	4553      	cmp	r3, sl
 800b760:	bfa8      	it	ge
 800b762:	4653      	movge	r3, sl
 800b764:	2b00      	cmp	r3, #0
 800b766:	4699      	mov	r9, r3
 800b768:	dc36      	bgt.n	800b7d8 <_printf_float+0x360>
 800b76a:	f04f 0b00 	mov.w	fp, #0
 800b76e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b772:	f104 021a 	add.w	r2, r4, #26
 800b776:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b778:	9306      	str	r3, [sp, #24]
 800b77a:	eba3 0309 	sub.w	r3, r3, r9
 800b77e:	455b      	cmp	r3, fp
 800b780:	dc31      	bgt.n	800b7e6 <_printf_float+0x36e>
 800b782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b784:	459a      	cmp	sl, r3
 800b786:	dc3a      	bgt.n	800b7fe <_printf_float+0x386>
 800b788:	6823      	ldr	r3, [r4, #0]
 800b78a:	07da      	lsls	r2, r3, #31
 800b78c:	d437      	bmi.n	800b7fe <_printf_float+0x386>
 800b78e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b790:	ebaa 0903 	sub.w	r9, sl, r3
 800b794:	9b06      	ldr	r3, [sp, #24]
 800b796:	ebaa 0303 	sub.w	r3, sl, r3
 800b79a:	4599      	cmp	r9, r3
 800b79c:	bfa8      	it	ge
 800b79e:	4699      	movge	r9, r3
 800b7a0:	f1b9 0f00 	cmp.w	r9, #0
 800b7a4:	dc33      	bgt.n	800b80e <_printf_float+0x396>
 800b7a6:	f04f 0800 	mov.w	r8, #0
 800b7aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7ae:	f104 0b1a 	add.w	fp, r4, #26
 800b7b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7b4:	ebaa 0303 	sub.w	r3, sl, r3
 800b7b8:	eba3 0309 	sub.w	r3, r3, r9
 800b7bc:	4543      	cmp	r3, r8
 800b7be:	f77f af79 	ble.w	800b6b4 <_printf_float+0x23c>
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	465a      	mov	r2, fp
 800b7c6:	4631      	mov	r1, r6
 800b7c8:	4628      	mov	r0, r5
 800b7ca:	47b8      	blx	r7
 800b7cc:	3001      	adds	r0, #1
 800b7ce:	f43f aeae 	beq.w	800b52e <_printf_float+0xb6>
 800b7d2:	f108 0801 	add.w	r8, r8, #1
 800b7d6:	e7ec      	b.n	800b7b2 <_printf_float+0x33a>
 800b7d8:	4642      	mov	r2, r8
 800b7da:	4631      	mov	r1, r6
 800b7dc:	4628      	mov	r0, r5
 800b7de:	47b8      	blx	r7
 800b7e0:	3001      	adds	r0, #1
 800b7e2:	d1c2      	bne.n	800b76a <_printf_float+0x2f2>
 800b7e4:	e6a3      	b.n	800b52e <_printf_float+0xb6>
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	4631      	mov	r1, r6
 800b7ea:	4628      	mov	r0, r5
 800b7ec:	9206      	str	r2, [sp, #24]
 800b7ee:	47b8      	blx	r7
 800b7f0:	3001      	adds	r0, #1
 800b7f2:	f43f ae9c 	beq.w	800b52e <_printf_float+0xb6>
 800b7f6:	f10b 0b01 	add.w	fp, fp, #1
 800b7fa:	9a06      	ldr	r2, [sp, #24]
 800b7fc:	e7bb      	b.n	800b776 <_printf_float+0x2fe>
 800b7fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b802:	4631      	mov	r1, r6
 800b804:	4628      	mov	r0, r5
 800b806:	47b8      	blx	r7
 800b808:	3001      	adds	r0, #1
 800b80a:	d1c0      	bne.n	800b78e <_printf_float+0x316>
 800b80c:	e68f      	b.n	800b52e <_printf_float+0xb6>
 800b80e:	9a06      	ldr	r2, [sp, #24]
 800b810:	464b      	mov	r3, r9
 800b812:	4631      	mov	r1, r6
 800b814:	4628      	mov	r0, r5
 800b816:	4442      	add	r2, r8
 800b818:	47b8      	blx	r7
 800b81a:	3001      	adds	r0, #1
 800b81c:	d1c3      	bne.n	800b7a6 <_printf_float+0x32e>
 800b81e:	e686      	b.n	800b52e <_printf_float+0xb6>
 800b820:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b824:	f1ba 0f01 	cmp.w	sl, #1
 800b828:	dc01      	bgt.n	800b82e <_printf_float+0x3b6>
 800b82a:	07db      	lsls	r3, r3, #31
 800b82c:	d536      	bpl.n	800b89c <_printf_float+0x424>
 800b82e:	2301      	movs	r3, #1
 800b830:	4642      	mov	r2, r8
 800b832:	4631      	mov	r1, r6
 800b834:	4628      	mov	r0, r5
 800b836:	47b8      	blx	r7
 800b838:	3001      	adds	r0, #1
 800b83a:	f43f ae78 	beq.w	800b52e <_printf_float+0xb6>
 800b83e:	4631      	mov	r1, r6
 800b840:	4628      	mov	r0, r5
 800b842:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b846:	47b8      	blx	r7
 800b848:	3001      	adds	r0, #1
 800b84a:	f43f ae70 	beq.w	800b52e <_printf_float+0xb6>
 800b84e:	2200      	movs	r2, #0
 800b850:	2300      	movs	r3, #0
 800b852:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b856:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b85a:	f7f5 f945 	bl	8000ae8 <__aeabi_dcmpeq>
 800b85e:	b9c0      	cbnz	r0, 800b892 <_printf_float+0x41a>
 800b860:	4653      	mov	r3, sl
 800b862:	f108 0201 	add.w	r2, r8, #1
 800b866:	4631      	mov	r1, r6
 800b868:	4628      	mov	r0, r5
 800b86a:	47b8      	blx	r7
 800b86c:	3001      	adds	r0, #1
 800b86e:	d10c      	bne.n	800b88a <_printf_float+0x412>
 800b870:	e65d      	b.n	800b52e <_printf_float+0xb6>
 800b872:	2301      	movs	r3, #1
 800b874:	465a      	mov	r2, fp
 800b876:	4631      	mov	r1, r6
 800b878:	4628      	mov	r0, r5
 800b87a:	47b8      	blx	r7
 800b87c:	3001      	adds	r0, #1
 800b87e:	f43f ae56 	beq.w	800b52e <_printf_float+0xb6>
 800b882:	f108 0801 	add.w	r8, r8, #1
 800b886:	45d0      	cmp	r8, sl
 800b888:	dbf3      	blt.n	800b872 <_printf_float+0x3fa>
 800b88a:	464b      	mov	r3, r9
 800b88c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b890:	e6df      	b.n	800b652 <_printf_float+0x1da>
 800b892:	f04f 0800 	mov.w	r8, #0
 800b896:	f104 0b1a 	add.w	fp, r4, #26
 800b89a:	e7f4      	b.n	800b886 <_printf_float+0x40e>
 800b89c:	2301      	movs	r3, #1
 800b89e:	4642      	mov	r2, r8
 800b8a0:	e7e1      	b.n	800b866 <_printf_float+0x3ee>
 800b8a2:	2301      	movs	r3, #1
 800b8a4:	464a      	mov	r2, r9
 800b8a6:	4631      	mov	r1, r6
 800b8a8:	4628      	mov	r0, r5
 800b8aa:	47b8      	blx	r7
 800b8ac:	3001      	adds	r0, #1
 800b8ae:	f43f ae3e 	beq.w	800b52e <_printf_float+0xb6>
 800b8b2:	f108 0801 	add.w	r8, r8, #1
 800b8b6:	68e3      	ldr	r3, [r4, #12]
 800b8b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b8ba:	1a5b      	subs	r3, r3, r1
 800b8bc:	4543      	cmp	r3, r8
 800b8be:	dcf0      	bgt.n	800b8a2 <_printf_float+0x42a>
 800b8c0:	e6fc      	b.n	800b6bc <_printf_float+0x244>
 800b8c2:	f04f 0800 	mov.w	r8, #0
 800b8c6:	f104 0919 	add.w	r9, r4, #25
 800b8ca:	e7f4      	b.n	800b8b6 <_printf_float+0x43e>

0800b8cc <_printf_common>:
 800b8cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8d0:	4616      	mov	r6, r2
 800b8d2:	4698      	mov	r8, r3
 800b8d4:	688a      	ldr	r2, [r1, #8]
 800b8d6:	4607      	mov	r7, r0
 800b8d8:	690b      	ldr	r3, [r1, #16]
 800b8da:	460c      	mov	r4, r1
 800b8dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	bfb8      	it	lt
 800b8e4:	4613      	movlt	r3, r2
 800b8e6:	6033      	str	r3, [r6, #0]
 800b8e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b8ec:	b10a      	cbz	r2, 800b8f2 <_printf_common+0x26>
 800b8ee:	3301      	adds	r3, #1
 800b8f0:	6033      	str	r3, [r6, #0]
 800b8f2:	6823      	ldr	r3, [r4, #0]
 800b8f4:	0699      	lsls	r1, r3, #26
 800b8f6:	bf42      	ittt	mi
 800b8f8:	6833      	ldrmi	r3, [r6, #0]
 800b8fa:	3302      	addmi	r3, #2
 800b8fc:	6033      	strmi	r3, [r6, #0]
 800b8fe:	6825      	ldr	r5, [r4, #0]
 800b900:	f015 0506 	ands.w	r5, r5, #6
 800b904:	d106      	bne.n	800b914 <_printf_common+0x48>
 800b906:	f104 0a19 	add.w	sl, r4, #25
 800b90a:	68e3      	ldr	r3, [r4, #12]
 800b90c:	6832      	ldr	r2, [r6, #0]
 800b90e:	1a9b      	subs	r3, r3, r2
 800b910:	42ab      	cmp	r3, r5
 800b912:	dc2b      	bgt.n	800b96c <_printf_common+0xa0>
 800b914:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b918:	6822      	ldr	r2, [r4, #0]
 800b91a:	3b00      	subs	r3, #0
 800b91c:	bf18      	it	ne
 800b91e:	2301      	movne	r3, #1
 800b920:	0692      	lsls	r2, r2, #26
 800b922:	d430      	bmi.n	800b986 <_printf_common+0xba>
 800b924:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b928:	4641      	mov	r1, r8
 800b92a:	4638      	mov	r0, r7
 800b92c:	47c8      	blx	r9
 800b92e:	3001      	adds	r0, #1
 800b930:	d023      	beq.n	800b97a <_printf_common+0xae>
 800b932:	6823      	ldr	r3, [r4, #0]
 800b934:	341a      	adds	r4, #26
 800b936:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800b93a:	f003 0306 	and.w	r3, r3, #6
 800b93e:	2b04      	cmp	r3, #4
 800b940:	bf0a      	itet	eq
 800b942:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800b946:	2500      	movne	r5, #0
 800b948:	6833      	ldreq	r3, [r6, #0]
 800b94a:	f04f 0600 	mov.w	r6, #0
 800b94e:	bf08      	it	eq
 800b950:	1aed      	subeq	r5, r5, r3
 800b952:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b956:	bf08      	it	eq
 800b958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b95c:	4293      	cmp	r3, r2
 800b95e:	bfc4      	itt	gt
 800b960:	1a9b      	subgt	r3, r3, r2
 800b962:	18ed      	addgt	r5, r5, r3
 800b964:	42b5      	cmp	r5, r6
 800b966:	d11a      	bne.n	800b99e <_printf_common+0xd2>
 800b968:	2000      	movs	r0, #0
 800b96a:	e008      	b.n	800b97e <_printf_common+0xb2>
 800b96c:	2301      	movs	r3, #1
 800b96e:	4652      	mov	r2, sl
 800b970:	4641      	mov	r1, r8
 800b972:	4638      	mov	r0, r7
 800b974:	47c8      	blx	r9
 800b976:	3001      	adds	r0, #1
 800b978:	d103      	bne.n	800b982 <_printf_common+0xb6>
 800b97a:	f04f 30ff 	mov.w	r0, #4294967295
 800b97e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b982:	3501      	adds	r5, #1
 800b984:	e7c1      	b.n	800b90a <_printf_common+0x3e>
 800b986:	18e1      	adds	r1, r4, r3
 800b988:	1c5a      	adds	r2, r3, #1
 800b98a:	2030      	movs	r0, #48	@ 0x30
 800b98c:	3302      	adds	r3, #2
 800b98e:	4422      	add	r2, r4
 800b990:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b994:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b998:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b99c:	e7c2      	b.n	800b924 <_printf_common+0x58>
 800b99e:	2301      	movs	r3, #1
 800b9a0:	4622      	mov	r2, r4
 800b9a2:	4641      	mov	r1, r8
 800b9a4:	4638      	mov	r0, r7
 800b9a6:	47c8      	blx	r9
 800b9a8:	3001      	adds	r0, #1
 800b9aa:	d0e6      	beq.n	800b97a <_printf_common+0xae>
 800b9ac:	3601      	adds	r6, #1
 800b9ae:	e7d9      	b.n	800b964 <_printf_common+0x98>

0800b9b0 <_printf_i>:
 800b9b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9b4:	7e0f      	ldrb	r7, [r1, #24]
 800b9b6:	4691      	mov	r9, r2
 800b9b8:	4680      	mov	r8, r0
 800b9ba:	460c      	mov	r4, r1
 800b9bc:	2f78      	cmp	r7, #120	@ 0x78
 800b9be:	469a      	mov	sl, r3
 800b9c0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b9c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b9c6:	d807      	bhi.n	800b9d8 <_printf_i+0x28>
 800b9c8:	2f62      	cmp	r7, #98	@ 0x62
 800b9ca:	d80a      	bhi.n	800b9e2 <_printf_i+0x32>
 800b9cc:	2f00      	cmp	r7, #0
 800b9ce:	f000 80d1 	beq.w	800bb74 <_printf_i+0x1c4>
 800b9d2:	2f58      	cmp	r7, #88	@ 0x58
 800b9d4:	f000 80b8 	beq.w	800bb48 <_printf_i+0x198>
 800b9d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b9e0:	e03a      	b.n	800ba58 <_printf_i+0xa8>
 800b9e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b9e6:	2b15      	cmp	r3, #21
 800b9e8:	d8f6      	bhi.n	800b9d8 <_printf_i+0x28>
 800b9ea:	a101      	add	r1, pc, #4	@ (adr r1, 800b9f0 <_printf_i+0x40>)
 800b9ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b9f0:	0800ba49 	.word	0x0800ba49
 800b9f4:	0800ba5d 	.word	0x0800ba5d
 800b9f8:	0800b9d9 	.word	0x0800b9d9
 800b9fc:	0800b9d9 	.word	0x0800b9d9
 800ba00:	0800b9d9 	.word	0x0800b9d9
 800ba04:	0800b9d9 	.word	0x0800b9d9
 800ba08:	0800ba5d 	.word	0x0800ba5d
 800ba0c:	0800b9d9 	.word	0x0800b9d9
 800ba10:	0800b9d9 	.word	0x0800b9d9
 800ba14:	0800b9d9 	.word	0x0800b9d9
 800ba18:	0800b9d9 	.word	0x0800b9d9
 800ba1c:	0800bb5b 	.word	0x0800bb5b
 800ba20:	0800ba87 	.word	0x0800ba87
 800ba24:	0800bb15 	.word	0x0800bb15
 800ba28:	0800b9d9 	.word	0x0800b9d9
 800ba2c:	0800b9d9 	.word	0x0800b9d9
 800ba30:	0800bb7d 	.word	0x0800bb7d
 800ba34:	0800b9d9 	.word	0x0800b9d9
 800ba38:	0800ba87 	.word	0x0800ba87
 800ba3c:	0800b9d9 	.word	0x0800b9d9
 800ba40:	0800b9d9 	.word	0x0800b9d9
 800ba44:	0800bb1d 	.word	0x0800bb1d
 800ba48:	6833      	ldr	r3, [r6, #0]
 800ba4a:	1d1a      	adds	r2, r3, #4
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	6032      	str	r2, [r6, #0]
 800ba50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ba58:	2301      	movs	r3, #1
 800ba5a:	e09c      	b.n	800bb96 <_printf_i+0x1e6>
 800ba5c:	6833      	ldr	r3, [r6, #0]
 800ba5e:	6820      	ldr	r0, [r4, #0]
 800ba60:	1d19      	adds	r1, r3, #4
 800ba62:	6031      	str	r1, [r6, #0]
 800ba64:	0606      	lsls	r6, r0, #24
 800ba66:	d501      	bpl.n	800ba6c <_printf_i+0xbc>
 800ba68:	681d      	ldr	r5, [r3, #0]
 800ba6a:	e003      	b.n	800ba74 <_printf_i+0xc4>
 800ba6c:	0645      	lsls	r5, r0, #25
 800ba6e:	d5fb      	bpl.n	800ba68 <_printf_i+0xb8>
 800ba70:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ba74:	2d00      	cmp	r5, #0
 800ba76:	da03      	bge.n	800ba80 <_printf_i+0xd0>
 800ba78:	232d      	movs	r3, #45	@ 0x2d
 800ba7a:	426d      	negs	r5, r5
 800ba7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba80:	4858      	ldr	r0, [pc, #352]	@ (800bbe4 <_printf_i+0x234>)
 800ba82:	230a      	movs	r3, #10
 800ba84:	e011      	b.n	800baaa <_printf_i+0xfa>
 800ba86:	6821      	ldr	r1, [r4, #0]
 800ba88:	6833      	ldr	r3, [r6, #0]
 800ba8a:	0608      	lsls	r0, r1, #24
 800ba8c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ba90:	d402      	bmi.n	800ba98 <_printf_i+0xe8>
 800ba92:	0649      	lsls	r1, r1, #25
 800ba94:	bf48      	it	mi
 800ba96:	b2ad      	uxthmi	r5, r5
 800ba98:	2f6f      	cmp	r7, #111	@ 0x6f
 800ba9a:	6033      	str	r3, [r6, #0]
 800ba9c:	4851      	ldr	r0, [pc, #324]	@ (800bbe4 <_printf_i+0x234>)
 800ba9e:	bf14      	ite	ne
 800baa0:	230a      	movne	r3, #10
 800baa2:	2308      	moveq	r3, #8
 800baa4:	2100      	movs	r1, #0
 800baa6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800baaa:	6866      	ldr	r6, [r4, #4]
 800baac:	2e00      	cmp	r6, #0
 800baae:	60a6      	str	r6, [r4, #8]
 800bab0:	db05      	blt.n	800babe <_printf_i+0x10e>
 800bab2:	6821      	ldr	r1, [r4, #0]
 800bab4:	432e      	orrs	r6, r5
 800bab6:	f021 0104 	bic.w	r1, r1, #4
 800baba:	6021      	str	r1, [r4, #0]
 800babc:	d04b      	beq.n	800bb56 <_printf_i+0x1a6>
 800babe:	4616      	mov	r6, r2
 800bac0:	fbb5 f1f3 	udiv	r1, r5, r3
 800bac4:	fb03 5711 	mls	r7, r3, r1, r5
 800bac8:	5dc7      	ldrb	r7, [r0, r7]
 800baca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bace:	462f      	mov	r7, r5
 800bad0:	460d      	mov	r5, r1
 800bad2:	42bb      	cmp	r3, r7
 800bad4:	d9f4      	bls.n	800bac0 <_printf_i+0x110>
 800bad6:	2b08      	cmp	r3, #8
 800bad8:	d10b      	bne.n	800baf2 <_printf_i+0x142>
 800bada:	6823      	ldr	r3, [r4, #0]
 800badc:	07df      	lsls	r7, r3, #31
 800bade:	d508      	bpl.n	800baf2 <_printf_i+0x142>
 800bae0:	6923      	ldr	r3, [r4, #16]
 800bae2:	6861      	ldr	r1, [r4, #4]
 800bae4:	4299      	cmp	r1, r3
 800bae6:	bfde      	ittt	le
 800bae8:	2330      	movle	r3, #48	@ 0x30
 800baea:	f806 3c01 	strble.w	r3, [r6, #-1]
 800baee:	f106 36ff 	addle.w	r6, r6, #4294967295
 800baf2:	1b92      	subs	r2, r2, r6
 800baf4:	6122      	str	r2, [r4, #16]
 800baf6:	464b      	mov	r3, r9
 800baf8:	aa03      	add	r2, sp, #12
 800bafa:	4621      	mov	r1, r4
 800bafc:	4640      	mov	r0, r8
 800bafe:	f8cd a000 	str.w	sl, [sp]
 800bb02:	f7ff fee3 	bl	800b8cc <_printf_common>
 800bb06:	3001      	adds	r0, #1
 800bb08:	d14a      	bne.n	800bba0 <_printf_i+0x1f0>
 800bb0a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb0e:	b004      	add	sp, #16
 800bb10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb14:	6823      	ldr	r3, [r4, #0]
 800bb16:	f043 0320 	orr.w	r3, r3, #32
 800bb1a:	6023      	str	r3, [r4, #0]
 800bb1c:	2778      	movs	r7, #120	@ 0x78
 800bb1e:	4832      	ldr	r0, [pc, #200]	@ (800bbe8 <_printf_i+0x238>)
 800bb20:	6823      	ldr	r3, [r4, #0]
 800bb22:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bb26:	061f      	lsls	r7, r3, #24
 800bb28:	6831      	ldr	r1, [r6, #0]
 800bb2a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bb2e:	d402      	bmi.n	800bb36 <_printf_i+0x186>
 800bb30:	065f      	lsls	r7, r3, #25
 800bb32:	bf48      	it	mi
 800bb34:	b2ad      	uxthmi	r5, r5
 800bb36:	6031      	str	r1, [r6, #0]
 800bb38:	07d9      	lsls	r1, r3, #31
 800bb3a:	bf44      	itt	mi
 800bb3c:	f043 0320 	orrmi.w	r3, r3, #32
 800bb40:	6023      	strmi	r3, [r4, #0]
 800bb42:	b11d      	cbz	r5, 800bb4c <_printf_i+0x19c>
 800bb44:	2310      	movs	r3, #16
 800bb46:	e7ad      	b.n	800baa4 <_printf_i+0xf4>
 800bb48:	4826      	ldr	r0, [pc, #152]	@ (800bbe4 <_printf_i+0x234>)
 800bb4a:	e7e9      	b.n	800bb20 <_printf_i+0x170>
 800bb4c:	6823      	ldr	r3, [r4, #0]
 800bb4e:	f023 0320 	bic.w	r3, r3, #32
 800bb52:	6023      	str	r3, [r4, #0]
 800bb54:	e7f6      	b.n	800bb44 <_printf_i+0x194>
 800bb56:	4616      	mov	r6, r2
 800bb58:	e7bd      	b.n	800bad6 <_printf_i+0x126>
 800bb5a:	6833      	ldr	r3, [r6, #0]
 800bb5c:	6825      	ldr	r5, [r4, #0]
 800bb5e:	1d18      	adds	r0, r3, #4
 800bb60:	6961      	ldr	r1, [r4, #20]
 800bb62:	6030      	str	r0, [r6, #0]
 800bb64:	062e      	lsls	r6, r5, #24
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	d501      	bpl.n	800bb6e <_printf_i+0x1be>
 800bb6a:	6019      	str	r1, [r3, #0]
 800bb6c:	e002      	b.n	800bb74 <_printf_i+0x1c4>
 800bb6e:	0668      	lsls	r0, r5, #25
 800bb70:	d5fb      	bpl.n	800bb6a <_printf_i+0x1ba>
 800bb72:	8019      	strh	r1, [r3, #0]
 800bb74:	2300      	movs	r3, #0
 800bb76:	4616      	mov	r6, r2
 800bb78:	6123      	str	r3, [r4, #16]
 800bb7a:	e7bc      	b.n	800baf6 <_printf_i+0x146>
 800bb7c:	6833      	ldr	r3, [r6, #0]
 800bb7e:	2100      	movs	r1, #0
 800bb80:	1d1a      	adds	r2, r3, #4
 800bb82:	6032      	str	r2, [r6, #0]
 800bb84:	681e      	ldr	r6, [r3, #0]
 800bb86:	6862      	ldr	r2, [r4, #4]
 800bb88:	4630      	mov	r0, r6
 800bb8a:	f000 fc1a 	bl	800c3c2 <memchr>
 800bb8e:	b108      	cbz	r0, 800bb94 <_printf_i+0x1e4>
 800bb90:	1b80      	subs	r0, r0, r6
 800bb92:	6060      	str	r0, [r4, #4]
 800bb94:	6863      	ldr	r3, [r4, #4]
 800bb96:	6123      	str	r3, [r4, #16]
 800bb98:	2300      	movs	r3, #0
 800bb9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb9e:	e7aa      	b.n	800baf6 <_printf_i+0x146>
 800bba0:	6923      	ldr	r3, [r4, #16]
 800bba2:	4632      	mov	r2, r6
 800bba4:	4649      	mov	r1, r9
 800bba6:	4640      	mov	r0, r8
 800bba8:	47d0      	blx	sl
 800bbaa:	3001      	adds	r0, #1
 800bbac:	d0ad      	beq.n	800bb0a <_printf_i+0x15a>
 800bbae:	6823      	ldr	r3, [r4, #0]
 800bbb0:	079b      	lsls	r3, r3, #30
 800bbb2:	d413      	bmi.n	800bbdc <_printf_i+0x22c>
 800bbb4:	68e0      	ldr	r0, [r4, #12]
 800bbb6:	9b03      	ldr	r3, [sp, #12]
 800bbb8:	4298      	cmp	r0, r3
 800bbba:	bfb8      	it	lt
 800bbbc:	4618      	movlt	r0, r3
 800bbbe:	e7a6      	b.n	800bb0e <_printf_i+0x15e>
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	4632      	mov	r2, r6
 800bbc4:	4649      	mov	r1, r9
 800bbc6:	4640      	mov	r0, r8
 800bbc8:	47d0      	blx	sl
 800bbca:	3001      	adds	r0, #1
 800bbcc:	d09d      	beq.n	800bb0a <_printf_i+0x15a>
 800bbce:	3501      	adds	r5, #1
 800bbd0:	68e3      	ldr	r3, [r4, #12]
 800bbd2:	9903      	ldr	r1, [sp, #12]
 800bbd4:	1a5b      	subs	r3, r3, r1
 800bbd6:	42ab      	cmp	r3, r5
 800bbd8:	dcf2      	bgt.n	800bbc0 <_printf_i+0x210>
 800bbda:	e7eb      	b.n	800bbb4 <_printf_i+0x204>
 800bbdc:	2500      	movs	r5, #0
 800bbde:	f104 0619 	add.w	r6, r4, #25
 800bbe2:	e7f5      	b.n	800bbd0 <_printf_i+0x220>
 800bbe4:	0800fb82 	.word	0x0800fb82
 800bbe8:	0800fb93 	.word	0x0800fb93

0800bbec <_scanf_float>:
 800bbec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbf0:	b087      	sub	sp, #28
 800bbf2:	4691      	mov	r9, r2
 800bbf4:	4680      	mov	r8, r0
 800bbf6:	460c      	mov	r4, r1
 800bbf8:	9303      	str	r3, [sp, #12]
 800bbfa:	688b      	ldr	r3, [r1, #8]
 800bbfc:	1e5a      	subs	r2, r3, #1
 800bbfe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bc02:	460a      	mov	r2, r1
 800bc04:	bf89      	itett	hi
 800bc06:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bc0a:	f04f 0b00 	movls.w	fp, #0
 800bc0e:	eb03 0b05 	addhi.w	fp, r3, r5
 800bc12:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bc16:	f04f 0500 	mov.w	r5, #0
 800bc1a:	bf88      	it	hi
 800bc1c:	608b      	strhi	r3, [r1, #8]
 800bc1e:	680b      	ldr	r3, [r1, #0]
 800bc20:	46aa      	mov	sl, r5
 800bc22:	462f      	mov	r7, r5
 800bc24:	9502      	str	r5, [sp, #8]
 800bc26:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800bc2a:	f842 3b1c 	str.w	r3, [r2], #28
 800bc2e:	4616      	mov	r6, r2
 800bc30:	9201      	str	r2, [sp, #4]
 800bc32:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bc36:	68a2      	ldr	r2, [r4, #8]
 800bc38:	b15a      	cbz	r2, 800bc52 <_scanf_float+0x66>
 800bc3a:	f8d9 3000 	ldr.w	r3, [r9]
 800bc3e:	781b      	ldrb	r3, [r3, #0]
 800bc40:	2b4e      	cmp	r3, #78	@ 0x4e
 800bc42:	d863      	bhi.n	800bd0c <_scanf_float+0x120>
 800bc44:	2b40      	cmp	r3, #64	@ 0x40
 800bc46:	d83b      	bhi.n	800bcc0 <_scanf_float+0xd4>
 800bc48:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800bc4c:	b2c8      	uxtb	r0, r1
 800bc4e:	280e      	cmp	r0, #14
 800bc50:	d939      	bls.n	800bcc6 <_scanf_float+0xda>
 800bc52:	b11f      	cbz	r7, 800bc5c <_scanf_float+0x70>
 800bc54:	6823      	ldr	r3, [r4, #0]
 800bc56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc5a:	6023      	str	r3, [r4, #0]
 800bc5c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bc60:	f1ba 0f01 	cmp.w	sl, #1
 800bc64:	f200 8115 	bhi.w	800be92 <_scanf_float+0x2a6>
 800bc68:	9b01      	ldr	r3, [sp, #4]
 800bc6a:	429e      	cmp	r6, r3
 800bc6c:	f200 8106 	bhi.w	800be7c <_scanf_float+0x290>
 800bc70:	2001      	movs	r0, #1
 800bc72:	b007      	add	sp, #28
 800bc74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc78:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800bc7c:	2a0d      	cmp	r2, #13
 800bc7e:	d8e8      	bhi.n	800bc52 <_scanf_float+0x66>
 800bc80:	a101      	add	r1, pc, #4	@ (adr r1, 800bc88 <_scanf_float+0x9c>)
 800bc82:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bc86:	bf00      	nop
 800bc88:	0800bdd1 	.word	0x0800bdd1
 800bc8c:	0800bc53 	.word	0x0800bc53
 800bc90:	0800bc53 	.word	0x0800bc53
 800bc94:	0800bc53 	.word	0x0800bc53
 800bc98:	0800be2d 	.word	0x0800be2d
 800bc9c:	0800be07 	.word	0x0800be07
 800bca0:	0800bc53 	.word	0x0800bc53
 800bca4:	0800bc53 	.word	0x0800bc53
 800bca8:	0800bddf 	.word	0x0800bddf
 800bcac:	0800bc53 	.word	0x0800bc53
 800bcb0:	0800bc53 	.word	0x0800bc53
 800bcb4:	0800bc53 	.word	0x0800bc53
 800bcb8:	0800bc53 	.word	0x0800bc53
 800bcbc:	0800bd9b 	.word	0x0800bd9b
 800bcc0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800bcc4:	e7da      	b.n	800bc7c <_scanf_float+0x90>
 800bcc6:	290e      	cmp	r1, #14
 800bcc8:	d8c3      	bhi.n	800bc52 <_scanf_float+0x66>
 800bcca:	a001      	add	r0, pc, #4	@ (adr r0, 800bcd0 <_scanf_float+0xe4>)
 800bccc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bcd0:	0800bd8b 	.word	0x0800bd8b
 800bcd4:	0800bc53 	.word	0x0800bc53
 800bcd8:	0800bd8b 	.word	0x0800bd8b
 800bcdc:	0800be1b 	.word	0x0800be1b
 800bce0:	0800bc53 	.word	0x0800bc53
 800bce4:	0800bd2d 	.word	0x0800bd2d
 800bce8:	0800bd71 	.word	0x0800bd71
 800bcec:	0800bd71 	.word	0x0800bd71
 800bcf0:	0800bd71 	.word	0x0800bd71
 800bcf4:	0800bd71 	.word	0x0800bd71
 800bcf8:	0800bd71 	.word	0x0800bd71
 800bcfc:	0800bd71 	.word	0x0800bd71
 800bd00:	0800bd71 	.word	0x0800bd71
 800bd04:	0800bd71 	.word	0x0800bd71
 800bd08:	0800bd71 	.word	0x0800bd71
 800bd0c:	2b6e      	cmp	r3, #110	@ 0x6e
 800bd0e:	d809      	bhi.n	800bd24 <_scanf_float+0x138>
 800bd10:	2b60      	cmp	r3, #96	@ 0x60
 800bd12:	d8b1      	bhi.n	800bc78 <_scanf_float+0x8c>
 800bd14:	2b54      	cmp	r3, #84	@ 0x54
 800bd16:	d07b      	beq.n	800be10 <_scanf_float+0x224>
 800bd18:	2b59      	cmp	r3, #89	@ 0x59
 800bd1a:	d19a      	bne.n	800bc52 <_scanf_float+0x66>
 800bd1c:	2d07      	cmp	r5, #7
 800bd1e:	d198      	bne.n	800bc52 <_scanf_float+0x66>
 800bd20:	2508      	movs	r5, #8
 800bd22:	e02f      	b.n	800bd84 <_scanf_float+0x198>
 800bd24:	2b74      	cmp	r3, #116	@ 0x74
 800bd26:	d073      	beq.n	800be10 <_scanf_float+0x224>
 800bd28:	2b79      	cmp	r3, #121	@ 0x79
 800bd2a:	e7f6      	b.n	800bd1a <_scanf_float+0x12e>
 800bd2c:	6821      	ldr	r1, [r4, #0]
 800bd2e:	05c8      	lsls	r0, r1, #23
 800bd30:	d51e      	bpl.n	800bd70 <_scanf_float+0x184>
 800bd32:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800bd36:	3701      	adds	r7, #1
 800bd38:	6021      	str	r1, [r4, #0]
 800bd3a:	f1bb 0f00 	cmp.w	fp, #0
 800bd3e:	d003      	beq.n	800bd48 <_scanf_float+0x15c>
 800bd40:	3201      	adds	r2, #1
 800bd42:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bd46:	60a2      	str	r2, [r4, #8]
 800bd48:	68a3      	ldr	r3, [r4, #8]
 800bd4a:	3b01      	subs	r3, #1
 800bd4c:	60a3      	str	r3, [r4, #8]
 800bd4e:	6923      	ldr	r3, [r4, #16]
 800bd50:	3301      	adds	r3, #1
 800bd52:	6123      	str	r3, [r4, #16]
 800bd54:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bd58:	3b01      	subs	r3, #1
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	f8c9 3004 	str.w	r3, [r9, #4]
 800bd60:	f340 8083 	ble.w	800be6a <_scanf_float+0x27e>
 800bd64:	f8d9 3000 	ldr.w	r3, [r9]
 800bd68:	3301      	adds	r3, #1
 800bd6a:	f8c9 3000 	str.w	r3, [r9]
 800bd6e:	e762      	b.n	800bc36 <_scanf_float+0x4a>
 800bd70:	eb1a 0105 	adds.w	r1, sl, r5
 800bd74:	f47f af6d 	bne.w	800bc52 <_scanf_float+0x66>
 800bd78:	6822      	ldr	r2, [r4, #0]
 800bd7a:	460d      	mov	r5, r1
 800bd7c:	468a      	mov	sl, r1
 800bd7e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800bd82:	6022      	str	r2, [r4, #0]
 800bd84:	f806 3b01 	strb.w	r3, [r6], #1
 800bd88:	e7de      	b.n	800bd48 <_scanf_float+0x15c>
 800bd8a:	6822      	ldr	r2, [r4, #0]
 800bd8c:	0610      	lsls	r0, r2, #24
 800bd8e:	f57f af60 	bpl.w	800bc52 <_scanf_float+0x66>
 800bd92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bd96:	6022      	str	r2, [r4, #0]
 800bd98:	e7f4      	b.n	800bd84 <_scanf_float+0x198>
 800bd9a:	f1ba 0f00 	cmp.w	sl, #0
 800bd9e:	d10c      	bne.n	800bdba <_scanf_float+0x1ce>
 800bda0:	b977      	cbnz	r7, 800bdc0 <_scanf_float+0x1d4>
 800bda2:	6822      	ldr	r2, [r4, #0]
 800bda4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bda8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bdac:	d108      	bne.n	800bdc0 <_scanf_float+0x1d4>
 800bdae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bdb2:	f04f 0a01 	mov.w	sl, #1
 800bdb6:	6022      	str	r2, [r4, #0]
 800bdb8:	e7e4      	b.n	800bd84 <_scanf_float+0x198>
 800bdba:	f1ba 0f02 	cmp.w	sl, #2
 800bdbe:	d051      	beq.n	800be64 <_scanf_float+0x278>
 800bdc0:	2d01      	cmp	r5, #1
 800bdc2:	d002      	beq.n	800bdca <_scanf_float+0x1de>
 800bdc4:	2d04      	cmp	r5, #4
 800bdc6:	f47f af44 	bne.w	800bc52 <_scanf_float+0x66>
 800bdca:	3501      	adds	r5, #1
 800bdcc:	b2ed      	uxtb	r5, r5
 800bdce:	e7d9      	b.n	800bd84 <_scanf_float+0x198>
 800bdd0:	f1ba 0f01 	cmp.w	sl, #1
 800bdd4:	f47f af3d 	bne.w	800bc52 <_scanf_float+0x66>
 800bdd8:	f04f 0a02 	mov.w	sl, #2
 800bddc:	e7d2      	b.n	800bd84 <_scanf_float+0x198>
 800bdde:	b975      	cbnz	r5, 800bdfe <_scanf_float+0x212>
 800bde0:	2f00      	cmp	r7, #0
 800bde2:	f47f af37 	bne.w	800bc54 <_scanf_float+0x68>
 800bde6:	6822      	ldr	r2, [r4, #0]
 800bde8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bdec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bdf0:	f040 8103 	bne.w	800bffa <_scanf_float+0x40e>
 800bdf4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bdf8:	2501      	movs	r5, #1
 800bdfa:	6022      	str	r2, [r4, #0]
 800bdfc:	e7c2      	b.n	800bd84 <_scanf_float+0x198>
 800bdfe:	2d03      	cmp	r5, #3
 800be00:	d0e3      	beq.n	800bdca <_scanf_float+0x1de>
 800be02:	2d05      	cmp	r5, #5
 800be04:	e7df      	b.n	800bdc6 <_scanf_float+0x1da>
 800be06:	2d02      	cmp	r5, #2
 800be08:	f47f af23 	bne.w	800bc52 <_scanf_float+0x66>
 800be0c:	2503      	movs	r5, #3
 800be0e:	e7b9      	b.n	800bd84 <_scanf_float+0x198>
 800be10:	2d06      	cmp	r5, #6
 800be12:	f47f af1e 	bne.w	800bc52 <_scanf_float+0x66>
 800be16:	2507      	movs	r5, #7
 800be18:	e7b4      	b.n	800bd84 <_scanf_float+0x198>
 800be1a:	6822      	ldr	r2, [r4, #0]
 800be1c:	0591      	lsls	r1, r2, #22
 800be1e:	f57f af18 	bpl.w	800bc52 <_scanf_float+0x66>
 800be22:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800be26:	9702      	str	r7, [sp, #8]
 800be28:	6022      	str	r2, [r4, #0]
 800be2a:	e7ab      	b.n	800bd84 <_scanf_float+0x198>
 800be2c:	6822      	ldr	r2, [r4, #0]
 800be2e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800be32:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800be36:	d005      	beq.n	800be44 <_scanf_float+0x258>
 800be38:	0550      	lsls	r0, r2, #21
 800be3a:	f57f af0a 	bpl.w	800bc52 <_scanf_float+0x66>
 800be3e:	2f00      	cmp	r7, #0
 800be40:	f000 80db 	beq.w	800bffa <_scanf_float+0x40e>
 800be44:	0591      	lsls	r1, r2, #22
 800be46:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800be4a:	bf58      	it	pl
 800be4c:	9902      	ldrpl	r1, [sp, #8]
 800be4e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800be52:	bf58      	it	pl
 800be54:	1a79      	subpl	r1, r7, r1
 800be56:	6022      	str	r2, [r4, #0]
 800be58:	f04f 0700 	mov.w	r7, #0
 800be5c:	bf58      	it	pl
 800be5e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800be62:	e78f      	b.n	800bd84 <_scanf_float+0x198>
 800be64:	f04f 0a03 	mov.w	sl, #3
 800be68:	e78c      	b.n	800bd84 <_scanf_float+0x198>
 800be6a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800be6e:	4649      	mov	r1, r9
 800be70:	4640      	mov	r0, r8
 800be72:	4798      	blx	r3
 800be74:	2800      	cmp	r0, #0
 800be76:	f43f aede 	beq.w	800bc36 <_scanf_float+0x4a>
 800be7a:	e6ea      	b.n	800bc52 <_scanf_float+0x66>
 800be7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800be80:	464a      	mov	r2, r9
 800be82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800be86:	4640      	mov	r0, r8
 800be88:	4798      	blx	r3
 800be8a:	6923      	ldr	r3, [r4, #16]
 800be8c:	3b01      	subs	r3, #1
 800be8e:	6123      	str	r3, [r4, #16]
 800be90:	e6ea      	b.n	800bc68 <_scanf_float+0x7c>
 800be92:	1e6b      	subs	r3, r5, #1
 800be94:	2b06      	cmp	r3, #6
 800be96:	d824      	bhi.n	800bee2 <_scanf_float+0x2f6>
 800be98:	2d02      	cmp	r5, #2
 800be9a:	d836      	bhi.n	800bf0a <_scanf_float+0x31e>
 800be9c:	9b01      	ldr	r3, [sp, #4]
 800be9e:	429e      	cmp	r6, r3
 800bea0:	f67f aee6 	bls.w	800bc70 <_scanf_float+0x84>
 800bea4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bea8:	464a      	mov	r2, r9
 800beaa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800beae:	4640      	mov	r0, r8
 800beb0:	4798      	blx	r3
 800beb2:	6923      	ldr	r3, [r4, #16]
 800beb4:	3b01      	subs	r3, #1
 800beb6:	6123      	str	r3, [r4, #16]
 800beb8:	e7f0      	b.n	800be9c <_scanf_float+0x2b0>
 800beba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bebe:	464a      	mov	r2, r9
 800bec0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800bec4:	4640      	mov	r0, r8
 800bec6:	4798      	blx	r3
 800bec8:	6923      	ldr	r3, [r4, #16]
 800beca:	3b01      	subs	r3, #1
 800becc:	6123      	str	r3, [r4, #16]
 800bece:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bed2:	fa5f fa8a 	uxtb.w	sl, sl
 800bed6:	f1ba 0f02 	cmp.w	sl, #2
 800beda:	d1ee      	bne.n	800beba <_scanf_float+0x2ce>
 800bedc:	3d03      	subs	r5, #3
 800bede:	b2ed      	uxtb	r5, r5
 800bee0:	1b76      	subs	r6, r6, r5
 800bee2:	6823      	ldr	r3, [r4, #0]
 800bee4:	05da      	lsls	r2, r3, #23
 800bee6:	d52f      	bpl.n	800bf48 <_scanf_float+0x35c>
 800bee8:	055b      	lsls	r3, r3, #21
 800beea:	d511      	bpl.n	800bf10 <_scanf_float+0x324>
 800beec:	9b01      	ldr	r3, [sp, #4]
 800beee:	429e      	cmp	r6, r3
 800bef0:	f67f aebe 	bls.w	800bc70 <_scanf_float+0x84>
 800bef4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bef8:	464a      	mov	r2, r9
 800befa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800befe:	4640      	mov	r0, r8
 800bf00:	4798      	blx	r3
 800bf02:	6923      	ldr	r3, [r4, #16]
 800bf04:	3b01      	subs	r3, #1
 800bf06:	6123      	str	r3, [r4, #16]
 800bf08:	e7f0      	b.n	800beec <_scanf_float+0x300>
 800bf0a:	46aa      	mov	sl, r5
 800bf0c:	46b3      	mov	fp, r6
 800bf0e:	e7de      	b.n	800bece <_scanf_float+0x2e2>
 800bf10:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bf14:	1e75      	subs	r5, r6, #1
 800bf16:	6923      	ldr	r3, [r4, #16]
 800bf18:	2965      	cmp	r1, #101	@ 0x65
 800bf1a:	f103 33ff 	add.w	r3, r3, #4294967295
 800bf1e:	6123      	str	r3, [r4, #16]
 800bf20:	d00c      	beq.n	800bf3c <_scanf_float+0x350>
 800bf22:	2945      	cmp	r1, #69	@ 0x45
 800bf24:	d00a      	beq.n	800bf3c <_scanf_float+0x350>
 800bf26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bf2a:	464a      	mov	r2, r9
 800bf2c:	4640      	mov	r0, r8
 800bf2e:	1eb5      	subs	r5, r6, #2
 800bf30:	4798      	blx	r3
 800bf32:	6923      	ldr	r3, [r4, #16]
 800bf34:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bf38:	3b01      	subs	r3, #1
 800bf3a:	6123      	str	r3, [r4, #16]
 800bf3c:	462e      	mov	r6, r5
 800bf3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bf42:	464a      	mov	r2, r9
 800bf44:	4640      	mov	r0, r8
 800bf46:	4798      	blx	r3
 800bf48:	6822      	ldr	r2, [r4, #0]
 800bf4a:	f012 0210 	ands.w	r2, r2, #16
 800bf4e:	d001      	beq.n	800bf54 <_scanf_float+0x368>
 800bf50:	2000      	movs	r0, #0
 800bf52:	e68e      	b.n	800bc72 <_scanf_float+0x86>
 800bf54:	7032      	strb	r2, [r6, #0]
 800bf56:	6823      	ldr	r3, [r4, #0]
 800bf58:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bf5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf60:	d125      	bne.n	800bfae <_scanf_float+0x3c2>
 800bf62:	9b02      	ldr	r3, [sp, #8]
 800bf64:	429f      	cmp	r7, r3
 800bf66:	d00a      	beq.n	800bf7e <_scanf_float+0x392>
 800bf68:	1bda      	subs	r2, r3, r7
 800bf6a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bf6e:	4924      	ldr	r1, [pc, #144]	@ (800c000 <_scanf_float+0x414>)
 800bf70:	429e      	cmp	r6, r3
 800bf72:	bf28      	it	cs
 800bf74:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bf78:	4630      	mov	r0, r6
 800bf7a:	f000 f93d 	bl	800c1f8 <siprintf>
 800bf7e:	2200      	movs	r2, #0
 800bf80:	9901      	ldr	r1, [sp, #4]
 800bf82:	4640      	mov	r0, r8
 800bf84:	f002 fc4c 	bl	800e820 <_strtod_r>
 800bf88:	6821      	ldr	r1, [r4, #0]
 800bf8a:	9b03      	ldr	r3, [sp, #12]
 800bf8c:	f011 0f02 	tst.w	r1, #2
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	ec57 6b10 	vmov	r6, r7, d0
 800bf96:	f103 0204 	add.w	r2, r3, #4
 800bf9a:	d015      	beq.n	800bfc8 <_scanf_float+0x3dc>
 800bf9c:	9903      	ldr	r1, [sp, #12]
 800bf9e:	600a      	str	r2, [r1, #0]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	e9c3 6700 	strd	r6, r7, [r3]
 800bfa6:	68e3      	ldr	r3, [r4, #12]
 800bfa8:	3301      	adds	r3, #1
 800bfaa:	60e3      	str	r3, [r4, #12]
 800bfac:	e7d0      	b.n	800bf50 <_scanf_float+0x364>
 800bfae:	9b04      	ldr	r3, [sp, #16]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d0e4      	beq.n	800bf7e <_scanf_float+0x392>
 800bfb4:	9905      	ldr	r1, [sp, #20]
 800bfb6:	230a      	movs	r3, #10
 800bfb8:	4640      	mov	r0, r8
 800bfba:	3101      	adds	r1, #1
 800bfbc:	f002 fcb0 	bl	800e920 <_strtol_r>
 800bfc0:	9b04      	ldr	r3, [sp, #16]
 800bfc2:	9e05      	ldr	r6, [sp, #20]
 800bfc4:	1ac2      	subs	r2, r0, r3
 800bfc6:	e7d0      	b.n	800bf6a <_scanf_float+0x37e>
 800bfc8:	f011 0f04 	tst.w	r1, #4
 800bfcc:	9903      	ldr	r1, [sp, #12]
 800bfce:	600a      	str	r2, [r1, #0]
 800bfd0:	d1e6      	bne.n	800bfa0 <_scanf_float+0x3b4>
 800bfd2:	681d      	ldr	r5, [r3, #0]
 800bfd4:	4632      	mov	r2, r6
 800bfd6:	463b      	mov	r3, r7
 800bfd8:	4630      	mov	r0, r6
 800bfda:	4639      	mov	r1, r7
 800bfdc:	f7f4 fdb6 	bl	8000b4c <__aeabi_dcmpun>
 800bfe0:	b128      	cbz	r0, 800bfee <_scanf_float+0x402>
 800bfe2:	4808      	ldr	r0, [pc, #32]	@ (800c004 <_scanf_float+0x418>)
 800bfe4:	f000 f9fc 	bl	800c3e0 <nanf>
 800bfe8:	ed85 0a00 	vstr	s0, [r5]
 800bfec:	e7db      	b.n	800bfa6 <_scanf_float+0x3ba>
 800bfee:	4630      	mov	r0, r6
 800bff0:	4639      	mov	r1, r7
 800bff2:	f7f4 fe09 	bl	8000c08 <__aeabi_d2f>
 800bff6:	6028      	str	r0, [r5, #0]
 800bff8:	e7d5      	b.n	800bfa6 <_scanf_float+0x3ba>
 800bffa:	2700      	movs	r7, #0
 800bffc:	e62e      	b.n	800bc5c <_scanf_float+0x70>
 800bffe:	bf00      	nop
 800c000:	0800fba4 	.word	0x0800fba4
 800c004:	0800fce5 	.word	0x0800fce5

0800c008 <std>:
 800c008:	2300      	movs	r3, #0
 800c00a:	b510      	push	{r4, lr}
 800c00c:	4604      	mov	r4, r0
 800c00e:	6083      	str	r3, [r0, #8]
 800c010:	8181      	strh	r1, [r0, #12]
 800c012:	4619      	mov	r1, r3
 800c014:	6643      	str	r3, [r0, #100]	@ 0x64
 800c016:	81c2      	strh	r2, [r0, #14]
 800c018:	2208      	movs	r2, #8
 800c01a:	6183      	str	r3, [r0, #24]
 800c01c:	e9c0 3300 	strd	r3, r3, [r0]
 800c020:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c024:	305c      	adds	r0, #92	@ 0x5c
 800c026:	f000 f94c 	bl	800c2c2 <memset>
 800c02a:	4b0d      	ldr	r3, [pc, #52]	@ (800c060 <std+0x58>)
 800c02c:	6224      	str	r4, [r4, #32]
 800c02e:	6263      	str	r3, [r4, #36]	@ 0x24
 800c030:	4b0c      	ldr	r3, [pc, #48]	@ (800c064 <std+0x5c>)
 800c032:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c034:	4b0c      	ldr	r3, [pc, #48]	@ (800c068 <std+0x60>)
 800c036:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c038:	4b0c      	ldr	r3, [pc, #48]	@ (800c06c <std+0x64>)
 800c03a:	6323      	str	r3, [r4, #48]	@ 0x30
 800c03c:	4b0c      	ldr	r3, [pc, #48]	@ (800c070 <std+0x68>)
 800c03e:	429c      	cmp	r4, r3
 800c040:	d006      	beq.n	800c050 <std+0x48>
 800c042:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c046:	4294      	cmp	r4, r2
 800c048:	d002      	beq.n	800c050 <std+0x48>
 800c04a:	33d0      	adds	r3, #208	@ 0xd0
 800c04c:	429c      	cmp	r4, r3
 800c04e:	d105      	bne.n	800c05c <std+0x54>
 800c050:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c058:	f000 b9b0 	b.w	800c3bc <__retarget_lock_init_recursive>
 800c05c:	bd10      	pop	{r4, pc}
 800c05e:	bf00      	nop
 800c060:	0800c23d 	.word	0x0800c23d
 800c064:	0800c25f 	.word	0x0800c25f
 800c068:	0800c297 	.word	0x0800c297
 800c06c:	0800c2bb 	.word	0x0800c2bb
 800c070:	20000380 	.word	0x20000380

0800c074 <stdio_exit_handler>:
 800c074:	4a02      	ldr	r2, [pc, #8]	@ (800c080 <stdio_exit_handler+0xc>)
 800c076:	4903      	ldr	r1, [pc, #12]	@ (800c084 <stdio_exit_handler+0x10>)
 800c078:	4803      	ldr	r0, [pc, #12]	@ (800c088 <stdio_exit_handler+0x14>)
 800c07a:	f000 b869 	b.w	800c150 <_fwalk_sglue>
 800c07e:	bf00      	nop
 800c080:	2000000c 	.word	0x2000000c
 800c084:	0800ecdd 	.word	0x0800ecdd
 800c088:	2000001c 	.word	0x2000001c

0800c08c <cleanup_stdio>:
 800c08c:	6841      	ldr	r1, [r0, #4]
 800c08e:	4b0c      	ldr	r3, [pc, #48]	@ (800c0c0 <cleanup_stdio+0x34>)
 800c090:	4299      	cmp	r1, r3
 800c092:	b510      	push	{r4, lr}
 800c094:	4604      	mov	r4, r0
 800c096:	d001      	beq.n	800c09c <cleanup_stdio+0x10>
 800c098:	f002 fe20 	bl	800ecdc <_fflush_r>
 800c09c:	68a1      	ldr	r1, [r4, #8]
 800c09e:	4b09      	ldr	r3, [pc, #36]	@ (800c0c4 <cleanup_stdio+0x38>)
 800c0a0:	4299      	cmp	r1, r3
 800c0a2:	d002      	beq.n	800c0aa <cleanup_stdio+0x1e>
 800c0a4:	4620      	mov	r0, r4
 800c0a6:	f002 fe19 	bl	800ecdc <_fflush_r>
 800c0aa:	68e1      	ldr	r1, [r4, #12]
 800c0ac:	4b06      	ldr	r3, [pc, #24]	@ (800c0c8 <cleanup_stdio+0x3c>)
 800c0ae:	4299      	cmp	r1, r3
 800c0b0:	d004      	beq.n	800c0bc <cleanup_stdio+0x30>
 800c0b2:	4620      	mov	r0, r4
 800c0b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0b8:	f002 be10 	b.w	800ecdc <_fflush_r>
 800c0bc:	bd10      	pop	{r4, pc}
 800c0be:	bf00      	nop
 800c0c0:	20000380 	.word	0x20000380
 800c0c4:	200003e8 	.word	0x200003e8
 800c0c8:	20000450 	.word	0x20000450

0800c0cc <global_stdio_init.part.0>:
 800c0cc:	b510      	push	{r4, lr}
 800c0ce:	4b0b      	ldr	r3, [pc, #44]	@ (800c0fc <global_stdio_init.part.0+0x30>)
 800c0d0:	2104      	movs	r1, #4
 800c0d2:	4c0b      	ldr	r4, [pc, #44]	@ (800c100 <global_stdio_init.part.0+0x34>)
 800c0d4:	4a0b      	ldr	r2, [pc, #44]	@ (800c104 <global_stdio_init.part.0+0x38>)
 800c0d6:	4620      	mov	r0, r4
 800c0d8:	601a      	str	r2, [r3, #0]
 800c0da:	2200      	movs	r2, #0
 800c0dc:	f7ff ff94 	bl	800c008 <std>
 800c0e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c0e4:	2201      	movs	r2, #1
 800c0e6:	2109      	movs	r1, #9
 800c0e8:	f7ff ff8e 	bl	800c008 <std>
 800c0ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c0f0:	2202      	movs	r2, #2
 800c0f2:	2112      	movs	r1, #18
 800c0f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0f8:	f7ff bf86 	b.w	800c008 <std>
 800c0fc:	200004b8 	.word	0x200004b8
 800c100:	20000380 	.word	0x20000380
 800c104:	0800c075 	.word	0x0800c075

0800c108 <__sfp_lock_acquire>:
 800c108:	4801      	ldr	r0, [pc, #4]	@ (800c110 <__sfp_lock_acquire+0x8>)
 800c10a:	f000 b958 	b.w	800c3be <__retarget_lock_acquire_recursive>
 800c10e:	bf00      	nop
 800c110:	200004c1 	.word	0x200004c1

0800c114 <__sfp_lock_release>:
 800c114:	4801      	ldr	r0, [pc, #4]	@ (800c11c <__sfp_lock_release+0x8>)
 800c116:	f000 b953 	b.w	800c3c0 <__retarget_lock_release_recursive>
 800c11a:	bf00      	nop
 800c11c:	200004c1 	.word	0x200004c1

0800c120 <__sinit>:
 800c120:	b510      	push	{r4, lr}
 800c122:	4604      	mov	r4, r0
 800c124:	f7ff fff0 	bl	800c108 <__sfp_lock_acquire>
 800c128:	6a23      	ldr	r3, [r4, #32]
 800c12a:	b11b      	cbz	r3, 800c134 <__sinit+0x14>
 800c12c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c130:	f7ff bff0 	b.w	800c114 <__sfp_lock_release>
 800c134:	4b04      	ldr	r3, [pc, #16]	@ (800c148 <__sinit+0x28>)
 800c136:	6223      	str	r3, [r4, #32]
 800c138:	4b04      	ldr	r3, [pc, #16]	@ (800c14c <__sinit+0x2c>)
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d1f5      	bne.n	800c12c <__sinit+0xc>
 800c140:	f7ff ffc4 	bl	800c0cc <global_stdio_init.part.0>
 800c144:	e7f2      	b.n	800c12c <__sinit+0xc>
 800c146:	bf00      	nop
 800c148:	0800c08d 	.word	0x0800c08d
 800c14c:	200004b8 	.word	0x200004b8

0800c150 <_fwalk_sglue>:
 800c150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c154:	4607      	mov	r7, r0
 800c156:	4688      	mov	r8, r1
 800c158:	4614      	mov	r4, r2
 800c15a:	2600      	movs	r6, #0
 800c15c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c160:	f1b9 0901 	subs.w	r9, r9, #1
 800c164:	d505      	bpl.n	800c172 <_fwalk_sglue+0x22>
 800c166:	6824      	ldr	r4, [r4, #0]
 800c168:	2c00      	cmp	r4, #0
 800c16a:	d1f7      	bne.n	800c15c <_fwalk_sglue+0xc>
 800c16c:	4630      	mov	r0, r6
 800c16e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c172:	89ab      	ldrh	r3, [r5, #12]
 800c174:	2b01      	cmp	r3, #1
 800c176:	d907      	bls.n	800c188 <_fwalk_sglue+0x38>
 800c178:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c17c:	3301      	adds	r3, #1
 800c17e:	d003      	beq.n	800c188 <_fwalk_sglue+0x38>
 800c180:	4629      	mov	r1, r5
 800c182:	4638      	mov	r0, r7
 800c184:	47c0      	blx	r8
 800c186:	4306      	orrs	r6, r0
 800c188:	3568      	adds	r5, #104	@ 0x68
 800c18a:	e7e9      	b.n	800c160 <_fwalk_sglue+0x10>

0800c18c <sniprintf>:
 800c18c:	b40c      	push	{r2, r3}
 800c18e:	4b19      	ldr	r3, [pc, #100]	@ (800c1f4 <sniprintf+0x68>)
 800c190:	b530      	push	{r4, r5, lr}
 800c192:	1e0c      	subs	r4, r1, #0
 800c194:	b09d      	sub	sp, #116	@ 0x74
 800c196:	681d      	ldr	r5, [r3, #0]
 800c198:	da08      	bge.n	800c1ac <sniprintf+0x20>
 800c19a:	238b      	movs	r3, #139	@ 0x8b
 800c19c:	f04f 30ff 	mov.w	r0, #4294967295
 800c1a0:	602b      	str	r3, [r5, #0]
 800c1a2:	b01d      	add	sp, #116	@ 0x74
 800c1a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c1a8:	b002      	add	sp, #8
 800c1aa:	4770      	bx	lr
 800c1ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c1b0:	9002      	str	r0, [sp, #8]
 800c1b2:	9006      	str	r0, [sp, #24]
 800c1b4:	a902      	add	r1, sp, #8
 800c1b6:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c1ba:	f04f 0300 	mov.w	r3, #0
 800c1be:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c1c0:	4628      	mov	r0, r5
 800c1c2:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c1c4:	bf14      	ite	ne
 800c1c6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c1ca:	4623      	moveq	r3, r4
 800c1cc:	9304      	str	r3, [sp, #16]
 800c1ce:	9307      	str	r3, [sp, #28]
 800c1d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c1d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c1d8:	ab21      	add	r3, sp, #132	@ 0x84
 800c1da:	9301      	str	r3, [sp, #4]
 800c1dc:	f002 fbfe 	bl	800e9dc <_svfiprintf_r>
 800c1e0:	1c43      	adds	r3, r0, #1
 800c1e2:	bfbc      	itt	lt
 800c1e4:	238b      	movlt	r3, #139	@ 0x8b
 800c1e6:	602b      	strlt	r3, [r5, #0]
 800c1e8:	2c00      	cmp	r4, #0
 800c1ea:	d0da      	beq.n	800c1a2 <sniprintf+0x16>
 800c1ec:	9b02      	ldr	r3, [sp, #8]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	701a      	strb	r2, [r3, #0]
 800c1f2:	e7d6      	b.n	800c1a2 <sniprintf+0x16>
 800c1f4:	20000018 	.word	0x20000018

0800c1f8 <siprintf>:
 800c1f8:	b40e      	push	{r1, r2, r3}
 800c1fa:	b510      	push	{r4, lr}
 800c1fc:	b09d      	sub	sp, #116	@ 0x74
 800c1fe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c202:	2400      	movs	r4, #0
 800c204:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c206:	9002      	str	r0, [sp, #8]
 800c208:	9006      	str	r0, [sp, #24]
 800c20a:	9107      	str	r1, [sp, #28]
 800c20c:	9104      	str	r1, [sp, #16]
 800c20e:	4809      	ldr	r0, [pc, #36]	@ (800c234 <siprintf+0x3c>)
 800c210:	4909      	ldr	r1, [pc, #36]	@ (800c238 <siprintf+0x40>)
 800c212:	f853 2b04 	ldr.w	r2, [r3], #4
 800c216:	9105      	str	r1, [sp, #20]
 800c218:	a902      	add	r1, sp, #8
 800c21a:	6800      	ldr	r0, [r0, #0]
 800c21c:	9301      	str	r3, [sp, #4]
 800c21e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c220:	f002 fbdc 	bl	800e9dc <_svfiprintf_r>
 800c224:	9b02      	ldr	r3, [sp, #8]
 800c226:	701c      	strb	r4, [r3, #0]
 800c228:	b01d      	add	sp, #116	@ 0x74
 800c22a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c22e:	b003      	add	sp, #12
 800c230:	4770      	bx	lr
 800c232:	bf00      	nop
 800c234:	20000018 	.word	0x20000018
 800c238:	ffff0208 	.word	0xffff0208

0800c23c <__sread>:
 800c23c:	b510      	push	{r4, lr}
 800c23e:	460c      	mov	r4, r1
 800c240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c244:	f000 f86c 	bl	800c320 <_read_r>
 800c248:	2800      	cmp	r0, #0
 800c24a:	bfab      	itete	ge
 800c24c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c24e:	89a3      	ldrhlt	r3, [r4, #12]
 800c250:	181b      	addge	r3, r3, r0
 800c252:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c256:	bfac      	ite	ge
 800c258:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c25a:	81a3      	strhlt	r3, [r4, #12]
 800c25c:	bd10      	pop	{r4, pc}

0800c25e <__swrite>:
 800c25e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c262:	461f      	mov	r7, r3
 800c264:	898b      	ldrh	r3, [r1, #12]
 800c266:	4605      	mov	r5, r0
 800c268:	460c      	mov	r4, r1
 800c26a:	05db      	lsls	r3, r3, #23
 800c26c:	4616      	mov	r6, r2
 800c26e:	d505      	bpl.n	800c27c <__swrite+0x1e>
 800c270:	2302      	movs	r3, #2
 800c272:	2200      	movs	r2, #0
 800c274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c278:	f000 f840 	bl	800c2fc <_lseek_r>
 800c27c:	89a3      	ldrh	r3, [r4, #12]
 800c27e:	4632      	mov	r2, r6
 800c280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c284:	4628      	mov	r0, r5
 800c286:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c28a:	81a3      	strh	r3, [r4, #12]
 800c28c:	463b      	mov	r3, r7
 800c28e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c292:	f000 b857 	b.w	800c344 <_write_r>

0800c296 <__sseek>:
 800c296:	b510      	push	{r4, lr}
 800c298:	460c      	mov	r4, r1
 800c29a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c29e:	f000 f82d 	bl	800c2fc <_lseek_r>
 800c2a2:	1c43      	adds	r3, r0, #1
 800c2a4:	89a3      	ldrh	r3, [r4, #12]
 800c2a6:	bf15      	itete	ne
 800c2a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c2aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c2ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c2b2:	81a3      	strheq	r3, [r4, #12]
 800c2b4:	bf18      	it	ne
 800c2b6:	81a3      	strhne	r3, [r4, #12]
 800c2b8:	bd10      	pop	{r4, pc}

0800c2ba <__sclose>:
 800c2ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2be:	f000 b80d 	b.w	800c2dc <_close_r>

0800c2c2 <memset>:
 800c2c2:	4402      	add	r2, r0
 800c2c4:	4603      	mov	r3, r0
 800c2c6:	4293      	cmp	r3, r2
 800c2c8:	d100      	bne.n	800c2cc <memset+0xa>
 800c2ca:	4770      	bx	lr
 800c2cc:	f803 1b01 	strb.w	r1, [r3], #1
 800c2d0:	e7f9      	b.n	800c2c6 <memset+0x4>
	...

0800c2d4 <_localeconv_r>:
 800c2d4:	4800      	ldr	r0, [pc, #0]	@ (800c2d8 <_localeconv_r+0x4>)
 800c2d6:	4770      	bx	lr
 800c2d8:	20000158 	.word	0x20000158

0800c2dc <_close_r>:
 800c2dc:	b538      	push	{r3, r4, r5, lr}
 800c2de:	2300      	movs	r3, #0
 800c2e0:	4d05      	ldr	r5, [pc, #20]	@ (800c2f8 <_close_r+0x1c>)
 800c2e2:	4604      	mov	r4, r0
 800c2e4:	4608      	mov	r0, r1
 800c2e6:	602b      	str	r3, [r5, #0]
 800c2e8:	f7f5 fa76 	bl	80017d8 <_close>
 800c2ec:	1c43      	adds	r3, r0, #1
 800c2ee:	d102      	bne.n	800c2f6 <_close_r+0x1a>
 800c2f0:	682b      	ldr	r3, [r5, #0]
 800c2f2:	b103      	cbz	r3, 800c2f6 <_close_r+0x1a>
 800c2f4:	6023      	str	r3, [r4, #0]
 800c2f6:	bd38      	pop	{r3, r4, r5, pc}
 800c2f8:	200004bc 	.word	0x200004bc

0800c2fc <_lseek_r>:
 800c2fc:	b538      	push	{r3, r4, r5, lr}
 800c2fe:	4604      	mov	r4, r0
 800c300:	4d06      	ldr	r5, [pc, #24]	@ (800c31c <_lseek_r+0x20>)
 800c302:	4608      	mov	r0, r1
 800c304:	4611      	mov	r1, r2
 800c306:	2200      	movs	r2, #0
 800c308:	602a      	str	r2, [r5, #0]
 800c30a:	461a      	mov	r2, r3
 800c30c:	f7f5 fa8b 	bl	8001826 <_lseek>
 800c310:	1c43      	adds	r3, r0, #1
 800c312:	d102      	bne.n	800c31a <_lseek_r+0x1e>
 800c314:	682b      	ldr	r3, [r5, #0]
 800c316:	b103      	cbz	r3, 800c31a <_lseek_r+0x1e>
 800c318:	6023      	str	r3, [r4, #0]
 800c31a:	bd38      	pop	{r3, r4, r5, pc}
 800c31c:	200004bc 	.word	0x200004bc

0800c320 <_read_r>:
 800c320:	b538      	push	{r3, r4, r5, lr}
 800c322:	4604      	mov	r4, r0
 800c324:	4d06      	ldr	r5, [pc, #24]	@ (800c340 <_read_r+0x20>)
 800c326:	4608      	mov	r0, r1
 800c328:	4611      	mov	r1, r2
 800c32a:	2200      	movs	r2, #0
 800c32c:	602a      	str	r2, [r5, #0]
 800c32e:	461a      	mov	r2, r3
 800c330:	f7f5 fa19 	bl	8001766 <_read>
 800c334:	1c43      	adds	r3, r0, #1
 800c336:	d102      	bne.n	800c33e <_read_r+0x1e>
 800c338:	682b      	ldr	r3, [r5, #0]
 800c33a:	b103      	cbz	r3, 800c33e <_read_r+0x1e>
 800c33c:	6023      	str	r3, [r4, #0]
 800c33e:	bd38      	pop	{r3, r4, r5, pc}
 800c340:	200004bc 	.word	0x200004bc

0800c344 <_write_r>:
 800c344:	b538      	push	{r3, r4, r5, lr}
 800c346:	4604      	mov	r4, r0
 800c348:	4d06      	ldr	r5, [pc, #24]	@ (800c364 <_write_r+0x20>)
 800c34a:	4608      	mov	r0, r1
 800c34c:	4611      	mov	r1, r2
 800c34e:	2200      	movs	r2, #0
 800c350:	602a      	str	r2, [r5, #0]
 800c352:	461a      	mov	r2, r3
 800c354:	f7f5 fa24 	bl	80017a0 <_write>
 800c358:	1c43      	adds	r3, r0, #1
 800c35a:	d102      	bne.n	800c362 <_write_r+0x1e>
 800c35c:	682b      	ldr	r3, [r5, #0]
 800c35e:	b103      	cbz	r3, 800c362 <_write_r+0x1e>
 800c360:	6023      	str	r3, [r4, #0]
 800c362:	bd38      	pop	{r3, r4, r5, pc}
 800c364:	200004bc 	.word	0x200004bc

0800c368 <__errno>:
 800c368:	4b01      	ldr	r3, [pc, #4]	@ (800c370 <__errno+0x8>)
 800c36a:	6818      	ldr	r0, [r3, #0]
 800c36c:	4770      	bx	lr
 800c36e:	bf00      	nop
 800c370:	20000018 	.word	0x20000018

0800c374 <__libc_init_array>:
 800c374:	b570      	push	{r4, r5, r6, lr}
 800c376:	4d0d      	ldr	r5, [pc, #52]	@ (800c3ac <__libc_init_array+0x38>)
 800c378:	2600      	movs	r6, #0
 800c37a:	4c0d      	ldr	r4, [pc, #52]	@ (800c3b0 <__libc_init_array+0x3c>)
 800c37c:	1b64      	subs	r4, r4, r5
 800c37e:	10a4      	asrs	r4, r4, #2
 800c380:	42a6      	cmp	r6, r4
 800c382:	d109      	bne.n	800c398 <__libc_init_array+0x24>
 800c384:	4d0b      	ldr	r5, [pc, #44]	@ (800c3b4 <__libc_init_array+0x40>)
 800c386:	2600      	movs	r6, #0
 800c388:	4c0b      	ldr	r4, [pc, #44]	@ (800c3b8 <__libc_init_array+0x44>)
 800c38a:	f003 fb93 	bl	800fab4 <_init>
 800c38e:	1b64      	subs	r4, r4, r5
 800c390:	10a4      	asrs	r4, r4, #2
 800c392:	42a6      	cmp	r6, r4
 800c394:	d105      	bne.n	800c3a2 <__libc_init_array+0x2e>
 800c396:	bd70      	pop	{r4, r5, r6, pc}
 800c398:	f855 3b04 	ldr.w	r3, [r5], #4
 800c39c:	3601      	adds	r6, #1
 800c39e:	4798      	blx	r3
 800c3a0:	e7ee      	b.n	800c380 <__libc_init_array+0xc>
 800c3a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3a6:	3601      	adds	r6, #1
 800c3a8:	4798      	blx	r3
 800c3aa:	e7f2      	b.n	800c392 <__libc_init_array+0x1e>
 800c3ac:	0800ffa4 	.word	0x0800ffa4
 800c3b0:	0800ffa4 	.word	0x0800ffa4
 800c3b4:	0800ffa4 	.word	0x0800ffa4
 800c3b8:	0800ffa8 	.word	0x0800ffa8

0800c3bc <__retarget_lock_init_recursive>:
 800c3bc:	4770      	bx	lr

0800c3be <__retarget_lock_acquire_recursive>:
 800c3be:	4770      	bx	lr

0800c3c0 <__retarget_lock_release_recursive>:
 800c3c0:	4770      	bx	lr

0800c3c2 <memchr>:
 800c3c2:	b2c9      	uxtb	r1, r1
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	4402      	add	r2, r0
 800c3c8:	b510      	push	{r4, lr}
 800c3ca:	4293      	cmp	r3, r2
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	d101      	bne.n	800c3d4 <memchr+0x12>
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	e003      	b.n	800c3dc <memchr+0x1a>
 800c3d4:	7804      	ldrb	r4, [r0, #0]
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	428c      	cmp	r4, r1
 800c3da:	d1f6      	bne.n	800c3ca <memchr+0x8>
 800c3dc:	bd10      	pop	{r4, pc}
	...

0800c3e0 <nanf>:
 800c3e0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c3e8 <nanf+0x8>
 800c3e4:	4770      	bx	lr
 800c3e6:	bf00      	nop
 800c3e8:	7fc00000 	.word	0x7fc00000

0800c3ec <quorem>:
 800c3ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3f0:	6903      	ldr	r3, [r0, #16]
 800c3f2:	4607      	mov	r7, r0
 800c3f4:	690c      	ldr	r4, [r1, #16]
 800c3f6:	42a3      	cmp	r3, r4
 800c3f8:	f2c0 8083 	blt.w	800c502 <quorem+0x116>
 800c3fc:	3c01      	subs	r4, #1
 800c3fe:	f100 0514 	add.w	r5, r0, #20
 800c402:	f101 0814 	add.w	r8, r1, #20
 800c406:	00a3      	lsls	r3, r4, #2
 800c408:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c40c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c410:	9300      	str	r3, [sp, #0]
 800c412:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c416:	9301      	str	r3, [sp, #4]
 800c418:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c41c:	3301      	adds	r3, #1
 800c41e:	429a      	cmp	r2, r3
 800c420:	fbb2 f6f3 	udiv	r6, r2, r3
 800c424:	d331      	bcc.n	800c48a <quorem+0x9e>
 800c426:	f04f 0a00 	mov.w	sl, #0
 800c42a:	46c4      	mov	ip, r8
 800c42c:	46ae      	mov	lr, r5
 800c42e:	46d3      	mov	fp, sl
 800c430:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c434:	b298      	uxth	r0, r3
 800c436:	45e1      	cmp	r9, ip
 800c438:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800c43c:	fb06 a000 	mla	r0, r6, r0, sl
 800c440:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800c444:	b280      	uxth	r0, r0
 800c446:	fb06 2303 	mla	r3, r6, r3, r2
 800c44a:	f8de 2000 	ldr.w	r2, [lr]
 800c44e:	b292      	uxth	r2, r2
 800c450:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c454:	eba2 0200 	sub.w	r2, r2, r0
 800c458:	b29b      	uxth	r3, r3
 800c45a:	f8de 0000 	ldr.w	r0, [lr]
 800c45e:	445a      	add	r2, fp
 800c460:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c464:	b292      	uxth	r2, r2
 800c466:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c46a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c46e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c472:	f84e 2b04 	str.w	r2, [lr], #4
 800c476:	d2db      	bcs.n	800c430 <quorem+0x44>
 800c478:	9b00      	ldr	r3, [sp, #0]
 800c47a:	58eb      	ldr	r3, [r5, r3]
 800c47c:	b92b      	cbnz	r3, 800c48a <quorem+0x9e>
 800c47e:	9b01      	ldr	r3, [sp, #4]
 800c480:	3b04      	subs	r3, #4
 800c482:	429d      	cmp	r5, r3
 800c484:	461a      	mov	r2, r3
 800c486:	d330      	bcc.n	800c4ea <quorem+0xfe>
 800c488:	613c      	str	r4, [r7, #16]
 800c48a:	4638      	mov	r0, r7
 800c48c:	f001 f9ce 	bl	800d82c <__mcmp>
 800c490:	2800      	cmp	r0, #0
 800c492:	db26      	blt.n	800c4e2 <quorem+0xf6>
 800c494:	4629      	mov	r1, r5
 800c496:	2000      	movs	r0, #0
 800c498:	f858 2b04 	ldr.w	r2, [r8], #4
 800c49c:	f8d1 c000 	ldr.w	ip, [r1]
 800c4a0:	fa1f fe82 	uxth.w	lr, r2
 800c4a4:	45c1      	cmp	r9, r8
 800c4a6:	fa1f f38c 	uxth.w	r3, ip
 800c4aa:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c4ae:	eba3 030e 	sub.w	r3, r3, lr
 800c4b2:	4403      	add	r3, r0
 800c4b4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c4b8:	b29b      	uxth	r3, r3
 800c4ba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c4be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c4c6:	f841 3b04 	str.w	r3, [r1], #4
 800c4ca:	d2e5      	bcs.n	800c498 <quorem+0xac>
 800c4cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c4d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c4d4:	b922      	cbnz	r2, 800c4e0 <quorem+0xf4>
 800c4d6:	3b04      	subs	r3, #4
 800c4d8:	429d      	cmp	r5, r3
 800c4da:	461a      	mov	r2, r3
 800c4dc:	d30b      	bcc.n	800c4f6 <quorem+0x10a>
 800c4de:	613c      	str	r4, [r7, #16]
 800c4e0:	3601      	adds	r6, #1
 800c4e2:	4630      	mov	r0, r6
 800c4e4:	b003      	add	sp, #12
 800c4e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4ea:	6812      	ldr	r2, [r2, #0]
 800c4ec:	3b04      	subs	r3, #4
 800c4ee:	2a00      	cmp	r2, #0
 800c4f0:	d1ca      	bne.n	800c488 <quorem+0x9c>
 800c4f2:	3c01      	subs	r4, #1
 800c4f4:	e7c5      	b.n	800c482 <quorem+0x96>
 800c4f6:	6812      	ldr	r2, [r2, #0]
 800c4f8:	3b04      	subs	r3, #4
 800c4fa:	2a00      	cmp	r2, #0
 800c4fc:	d1ef      	bne.n	800c4de <quorem+0xf2>
 800c4fe:	3c01      	subs	r4, #1
 800c500:	e7ea      	b.n	800c4d8 <quorem+0xec>
 800c502:	2000      	movs	r0, #0
 800c504:	e7ee      	b.n	800c4e4 <quorem+0xf8>
	...

0800c508 <_dtoa_r>:
 800c508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c50c:	69c7      	ldr	r7, [r0, #28]
 800c50e:	b097      	sub	sp, #92	@ 0x5c
 800c510:	4681      	mov	r9, r0
 800c512:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c514:	9107      	str	r1, [sp, #28]
 800c516:	920c      	str	r2, [sp, #48]	@ 0x30
 800c518:	9311      	str	r3, [sp, #68]	@ 0x44
 800c51a:	ec55 4b10 	vmov	r4, r5, d0
 800c51e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c522:	b97f      	cbnz	r7, 800c544 <_dtoa_r+0x3c>
 800c524:	2010      	movs	r0, #16
 800c526:	f000 fe0b 	bl	800d140 <malloc>
 800c52a:	4602      	mov	r2, r0
 800c52c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c530:	b920      	cbnz	r0, 800c53c <_dtoa_r+0x34>
 800c532:	4ba9      	ldr	r3, [pc, #676]	@ (800c7d8 <_dtoa_r+0x2d0>)
 800c534:	21ef      	movs	r1, #239	@ 0xef
 800c536:	48a9      	ldr	r0, [pc, #676]	@ (800c7dc <_dtoa_r+0x2d4>)
 800c538:	f002 fc4a 	bl	800edd0 <__assert_func>
 800c53c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c540:	6007      	str	r7, [r0, #0]
 800c542:	60c7      	str	r7, [r0, #12]
 800c544:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c548:	6819      	ldr	r1, [r3, #0]
 800c54a:	b159      	cbz	r1, 800c564 <_dtoa_r+0x5c>
 800c54c:	685a      	ldr	r2, [r3, #4]
 800c54e:	2301      	movs	r3, #1
 800c550:	4648      	mov	r0, r9
 800c552:	4093      	lsls	r3, r2
 800c554:	604a      	str	r2, [r1, #4]
 800c556:	608b      	str	r3, [r1, #8]
 800c558:	f000 fee8 	bl	800d32c <_Bfree>
 800c55c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c560:	2200      	movs	r2, #0
 800c562:	601a      	str	r2, [r3, #0]
 800c564:	1e2b      	subs	r3, r5, #0
 800c566:	bfb7      	itett	lt
 800c568:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c56c:	2300      	movge	r3, #0
 800c56e:	2201      	movlt	r2, #1
 800c570:	9305      	strlt	r3, [sp, #20]
 800c572:	bfa8      	it	ge
 800c574:	6033      	strge	r3, [r6, #0]
 800c576:	9f05      	ldr	r7, [sp, #20]
 800c578:	4b99      	ldr	r3, [pc, #612]	@ (800c7e0 <_dtoa_r+0x2d8>)
 800c57a:	bfb8      	it	lt
 800c57c:	6032      	strlt	r2, [r6, #0]
 800c57e:	43bb      	bics	r3, r7
 800c580:	d112      	bne.n	800c5a8 <_dtoa_r+0xa0>
 800c582:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c586:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c588:	6013      	str	r3, [r2, #0]
 800c58a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c58e:	4323      	orrs	r3, r4
 800c590:	f000 855a 	beq.w	800d048 <_dtoa_r+0xb40>
 800c594:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c596:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c7f4 <_dtoa_r+0x2ec>
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	f000 855c 	beq.w	800d058 <_dtoa_r+0xb50>
 800c5a0:	f10a 0303 	add.w	r3, sl, #3
 800c5a4:	f000 bd56 	b.w	800d054 <_dtoa_r+0xb4c>
 800c5a8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	ec51 0b17 	vmov	r0, r1, d7
 800c5b4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c5b8:	f7f4 fa96 	bl	8000ae8 <__aeabi_dcmpeq>
 800c5bc:	4680      	mov	r8, r0
 800c5be:	b158      	cbz	r0, 800c5d8 <_dtoa_r+0xd0>
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5c4:	6013      	str	r3, [r2, #0]
 800c5c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5c8:	b113      	cbz	r3, 800c5d0 <_dtoa_r+0xc8>
 800c5ca:	4b86      	ldr	r3, [pc, #536]	@ (800c7e4 <_dtoa_r+0x2dc>)
 800c5cc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c5ce:	6013      	str	r3, [r2, #0]
 800c5d0:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800c7f8 <_dtoa_r+0x2f0>
 800c5d4:	f000 bd40 	b.w	800d058 <_dtoa_r+0xb50>
 800c5d8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c5dc:	aa14      	add	r2, sp, #80	@ 0x50
 800c5de:	a915      	add	r1, sp, #84	@ 0x54
 800c5e0:	4648      	mov	r0, r9
 800c5e2:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c5e6:	f001 fa49 	bl	800da7c <__d2b>
 800c5ea:	9002      	str	r0, [sp, #8]
 800c5ec:	2e00      	cmp	r6, #0
 800c5ee:	d076      	beq.n	800c6de <_dtoa_r+0x1d6>
 800c5f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c5f2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c5f6:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c5fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5fe:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c602:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c606:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c60a:	4619      	mov	r1, r3
 800c60c:	2200      	movs	r2, #0
 800c60e:	4b76      	ldr	r3, [pc, #472]	@ (800c7e8 <_dtoa_r+0x2e0>)
 800c610:	f7f3 fe4a 	bl	80002a8 <__aeabi_dsub>
 800c614:	a36a      	add	r3, pc, #424	@ (adr r3, 800c7c0 <_dtoa_r+0x2b8>)
 800c616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c61a:	f7f3 fffd 	bl	8000618 <__aeabi_dmul>
 800c61e:	a36a      	add	r3, pc, #424	@ (adr r3, 800c7c8 <_dtoa_r+0x2c0>)
 800c620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c624:	f7f3 fe42 	bl	80002ac <__adddf3>
 800c628:	4604      	mov	r4, r0
 800c62a:	460d      	mov	r5, r1
 800c62c:	4630      	mov	r0, r6
 800c62e:	f7f3 ff89 	bl	8000544 <__aeabi_i2d>
 800c632:	a367      	add	r3, pc, #412	@ (adr r3, 800c7d0 <_dtoa_r+0x2c8>)
 800c634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c638:	f7f3 ffee 	bl	8000618 <__aeabi_dmul>
 800c63c:	4602      	mov	r2, r0
 800c63e:	460b      	mov	r3, r1
 800c640:	4620      	mov	r0, r4
 800c642:	4629      	mov	r1, r5
 800c644:	f7f3 fe32 	bl	80002ac <__adddf3>
 800c648:	4604      	mov	r4, r0
 800c64a:	460d      	mov	r5, r1
 800c64c:	f7f4 fa94 	bl	8000b78 <__aeabi_d2iz>
 800c650:	2200      	movs	r2, #0
 800c652:	4607      	mov	r7, r0
 800c654:	2300      	movs	r3, #0
 800c656:	4620      	mov	r0, r4
 800c658:	4629      	mov	r1, r5
 800c65a:	f7f4 fa4f 	bl	8000afc <__aeabi_dcmplt>
 800c65e:	b140      	cbz	r0, 800c672 <_dtoa_r+0x16a>
 800c660:	4638      	mov	r0, r7
 800c662:	f7f3 ff6f 	bl	8000544 <__aeabi_i2d>
 800c666:	4622      	mov	r2, r4
 800c668:	462b      	mov	r3, r5
 800c66a:	f7f4 fa3d 	bl	8000ae8 <__aeabi_dcmpeq>
 800c66e:	b900      	cbnz	r0, 800c672 <_dtoa_r+0x16a>
 800c670:	3f01      	subs	r7, #1
 800c672:	2f16      	cmp	r7, #22
 800c674:	d852      	bhi.n	800c71c <_dtoa_r+0x214>
 800c676:	4b5d      	ldr	r3, [pc, #372]	@ (800c7ec <_dtoa_r+0x2e4>)
 800c678:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c67c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c680:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c684:	f7f4 fa3a 	bl	8000afc <__aeabi_dcmplt>
 800c688:	2800      	cmp	r0, #0
 800c68a:	d049      	beq.n	800c720 <_dtoa_r+0x218>
 800c68c:	3f01      	subs	r7, #1
 800c68e:	2300      	movs	r3, #0
 800c690:	9310      	str	r3, [sp, #64]	@ 0x40
 800c692:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c694:	1b9b      	subs	r3, r3, r6
 800c696:	1e5a      	subs	r2, r3, #1
 800c698:	bf4c      	ite	mi
 800c69a:	f1c3 0301 	rsbmi	r3, r3, #1
 800c69e:	2300      	movpl	r3, #0
 800c6a0:	9206      	str	r2, [sp, #24]
 800c6a2:	bf45      	ittet	mi
 800c6a4:	9300      	strmi	r3, [sp, #0]
 800c6a6:	2300      	movmi	r3, #0
 800c6a8:	9300      	strpl	r3, [sp, #0]
 800c6aa:	9306      	strmi	r3, [sp, #24]
 800c6ac:	2f00      	cmp	r7, #0
 800c6ae:	db39      	blt.n	800c724 <_dtoa_r+0x21c>
 800c6b0:	9b06      	ldr	r3, [sp, #24]
 800c6b2:	970d      	str	r7, [sp, #52]	@ 0x34
 800c6b4:	443b      	add	r3, r7
 800c6b6:	9306      	str	r3, [sp, #24]
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	9308      	str	r3, [sp, #32]
 800c6bc:	9b07      	ldr	r3, [sp, #28]
 800c6be:	2b09      	cmp	r3, #9
 800c6c0:	d863      	bhi.n	800c78a <_dtoa_r+0x282>
 800c6c2:	2b05      	cmp	r3, #5
 800c6c4:	bfc5      	ittet	gt
 800c6c6:	3b04      	subgt	r3, #4
 800c6c8:	2400      	movgt	r4, #0
 800c6ca:	2401      	movle	r4, #1
 800c6cc:	9307      	strgt	r3, [sp, #28]
 800c6ce:	9b07      	ldr	r3, [sp, #28]
 800c6d0:	3b02      	subs	r3, #2
 800c6d2:	2b03      	cmp	r3, #3
 800c6d4:	d865      	bhi.n	800c7a2 <_dtoa_r+0x29a>
 800c6d6:	e8df f003 	tbb	[pc, r3]
 800c6da:	5654      	.short	0x5654
 800c6dc:	2d39      	.short	0x2d39
 800c6de:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c6e2:	441e      	add	r6, r3
 800c6e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c6e8:	2b20      	cmp	r3, #32
 800c6ea:	bfc9      	itett	gt
 800c6ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c6f0:	f1c3 0320 	rsble	r3, r3, #32
 800c6f4:	409f      	lslgt	r7, r3
 800c6f6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c6fa:	bfd8      	it	le
 800c6fc:	fa04 f003 	lslle.w	r0, r4, r3
 800c700:	f106 36ff 	add.w	r6, r6, #4294967295
 800c704:	bfc4      	itt	gt
 800c706:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c70a:	ea47 0003 	orrgt.w	r0, r7, r3
 800c70e:	f7f3 ff09 	bl	8000524 <__aeabi_ui2d>
 800c712:	2201      	movs	r2, #1
 800c714:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c718:	9212      	str	r2, [sp, #72]	@ 0x48
 800c71a:	e776      	b.n	800c60a <_dtoa_r+0x102>
 800c71c:	2301      	movs	r3, #1
 800c71e:	e7b7      	b.n	800c690 <_dtoa_r+0x188>
 800c720:	9010      	str	r0, [sp, #64]	@ 0x40
 800c722:	e7b6      	b.n	800c692 <_dtoa_r+0x18a>
 800c724:	9b00      	ldr	r3, [sp, #0]
 800c726:	1bdb      	subs	r3, r3, r7
 800c728:	9300      	str	r3, [sp, #0]
 800c72a:	427b      	negs	r3, r7
 800c72c:	9308      	str	r3, [sp, #32]
 800c72e:	2300      	movs	r3, #0
 800c730:	930d      	str	r3, [sp, #52]	@ 0x34
 800c732:	e7c3      	b.n	800c6bc <_dtoa_r+0x1b4>
 800c734:	2301      	movs	r3, #1
 800c736:	9309      	str	r3, [sp, #36]	@ 0x24
 800c738:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c73a:	eb07 0b03 	add.w	fp, r7, r3
 800c73e:	f10b 0301 	add.w	r3, fp, #1
 800c742:	2b01      	cmp	r3, #1
 800c744:	9303      	str	r3, [sp, #12]
 800c746:	bfb8      	it	lt
 800c748:	2301      	movlt	r3, #1
 800c74a:	e006      	b.n	800c75a <_dtoa_r+0x252>
 800c74c:	2301      	movs	r3, #1
 800c74e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c750:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c752:	2b00      	cmp	r3, #0
 800c754:	dd28      	ble.n	800c7a8 <_dtoa_r+0x2a0>
 800c756:	469b      	mov	fp, r3
 800c758:	9303      	str	r3, [sp, #12]
 800c75a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c75e:	2100      	movs	r1, #0
 800c760:	2204      	movs	r2, #4
 800c762:	f102 0514 	add.w	r5, r2, #20
 800c766:	429d      	cmp	r5, r3
 800c768:	d926      	bls.n	800c7b8 <_dtoa_r+0x2b0>
 800c76a:	6041      	str	r1, [r0, #4]
 800c76c:	4648      	mov	r0, r9
 800c76e:	f000 fd9d 	bl	800d2ac <_Balloc>
 800c772:	4682      	mov	sl, r0
 800c774:	2800      	cmp	r0, #0
 800c776:	d141      	bne.n	800c7fc <_dtoa_r+0x2f4>
 800c778:	4b1d      	ldr	r3, [pc, #116]	@ (800c7f0 <_dtoa_r+0x2e8>)
 800c77a:	4602      	mov	r2, r0
 800c77c:	f240 11af 	movw	r1, #431	@ 0x1af
 800c780:	e6d9      	b.n	800c536 <_dtoa_r+0x2e>
 800c782:	2300      	movs	r3, #0
 800c784:	e7e3      	b.n	800c74e <_dtoa_r+0x246>
 800c786:	2300      	movs	r3, #0
 800c788:	e7d5      	b.n	800c736 <_dtoa_r+0x22e>
 800c78a:	2401      	movs	r4, #1
 800c78c:	2300      	movs	r3, #0
 800c78e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c790:	9307      	str	r3, [sp, #28]
 800c792:	f04f 3bff 	mov.w	fp, #4294967295
 800c796:	2200      	movs	r2, #0
 800c798:	2312      	movs	r3, #18
 800c79a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c79e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c7a0:	e7db      	b.n	800c75a <_dtoa_r+0x252>
 800c7a2:	2301      	movs	r3, #1
 800c7a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7a6:	e7f4      	b.n	800c792 <_dtoa_r+0x28a>
 800c7a8:	f04f 0b01 	mov.w	fp, #1
 800c7ac:	465b      	mov	r3, fp
 800c7ae:	f8cd b00c 	str.w	fp, [sp, #12]
 800c7b2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c7b6:	e7d0      	b.n	800c75a <_dtoa_r+0x252>
 800c7b8:	3101      	adds	r1, #1
 800c7ba:	0052      	lsls	r2, r2, #1
 800c7bc:	e7d1      	b.n	800c762 <_dtoa_r+0x25a>
 800c7be:	bf00      	nop
 800c7c0:	636f4361 	.word	0x636f4361
 800c7c4:	3fd287a7 	.word	0x3fd287a7
 800c7c8:	8b60c8b3 	.word	0x8b60c8b3
 800c7cc:	3fc68a28 	.word	0x3fc68a28
 800c7d0:	509f79fb 	.word	0x509f79fb
 800c7d4:	3fd34413 	.word	0x3fd34413
 800c7d8:	0800fbb6 	.word	0x0800fbb6
 800c7dc:	0800fbcd 	.word	0x0800fbcd
 800c7e0:	7ff00000 	.word	0x7ff00000
 800c7e4:	0800fb81 	.word	0x0800fb81
 800c7e8:	3ff80000 	.word	0x3ff80000
 800c7ec:	0800fd80 	.word	0x0800fd80
 800c7f0:	0800fc25 	.word	0x0800fc25
 800c7f4:	0800fbb2 	.word	0x0800fbb2
 800c7f8:	0800fb80 	.word	0x0800fb80
 800c7fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c800:	6018      	str	r0, [r3, #0]
 800c802:	9b03      	ldr	r3, [sp, #12]
 800c804:	2b0e      	cmp	r3, #14
 800c806:	f200 80a1 	bhi.w	800c94c <_dtoa_r+0x444>
 800c80a:	2c00      	cmp	r4, #0
 800c80c:	f000 809e 	beq.w	800c94c <_dtoa_r+0x444>
 800c810:	2f00      	cmp	r7, #0
 800c812:	dd33      	ble.n	800c87c <_dtoa_r+0x374>
 800c814:	f007 020f 	and.w	r2, r7, #15
 800c818:	4b9b      	ldr	r3, [pc, #620]	@ (800ca88 <_dtoa_r+0x580>)
 800c81a:	05f8      	lsls	r0, r7, #23
 800c81c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c820:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c824:	ed93 7b00 	vldr	d7, [r3]
 800c828:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c82c:	d516      	bpl.n	800c85c <_dtoa_r+0x354>
 800c82e:	4b97      	ldr	r3, [pc, #604]	@ (800ca8c <_dtoa_r+0x584>)
 800c830:	f004 040f 	and.w	r4, r4, #15
 800c834:	2603      	movs	r6, #3
 800c836:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c83a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c83e:	f7f4 f815 	bl	800086c <__aeabi_ddiv>
 800c842:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c846:	4d91      	ldr	r5, [pc, #580]	@ (800ca8c <_dtoa_r+0x584>)
 800c848:	b954      	cbnz	r4, 800c860 <_dtoa_r+0x358>
 800c84a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c84e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c852:	f7f4 f80b 	bl	800086c <__aeabi_ddiv>
 800c856:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c85a:	e028      	b.n	800c8ae <_dtoa_r+0x3a6>
 800c85c:	2602      	movs	r6, #2
 800c85e:	e7f2      	b.n	800c846 <_dtoa_r+0x33e>
 800c860:	07e1      	lsls	r1, r4, #31
 800c862:	d508      	bpl.n	800c876 <_dtoa_r+0x36e>
 800c864:	3601      	adds	r6, #1
 800c866:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c86a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c86e:	f7f3 fed3 	bl	8000618 <__aeabi_dmul>
 800c872:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c876:	1064      	asrs	r4, r4, #1
 800c878:	3508      	adds	r5, #8
 800c87a:	e7e5      	b.n	800c848 <_dtoa_r+0x340>
 800c87c:	f000 80af 	beq.w	800c9de <_dtoa_r+0x4d6>
 800c880:	427c      	negs	r4, r7
 800c882:	4b81      	ldr	r3, [pc, #516]	@ (800ca88 <_dtoa_r+0x580>)
 800c884:	4d81      	ldr	r5, [pc, #516]	@ (800ca8c <_dtoa_r+0x584>)
 800c886:	2602      	movs	r6, #2
 800c888:	f004 020f 	and.w	r2, r4, #15
 800c88c:	1124      	asrs	r4, r4, #4
 800c88e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c892:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89a:	f7f3 febd 	bl	8000618 <__aeabi_dmul>
 800c89e:	2300      	movs	r3, #0
 800c8a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8a4:	2c00      	cmp	r4, #0
 800c8a6:	f040 808f 	bne.w	800c9c8 <_dtoa_r+0x4c0>
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d1d3      	bne.n	800c856 <_dtoa_r+0x34e>
 800c8ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c8b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	f000 8094 	beq.w	800c9e2 <_dtoa_r+0x4da>
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	4b74      	ldr	r3, [pc, #464]	@ (800ca90 <_dtoa_r+0x588>)
 800c8be:	4620      	mov	r0, r4
 800c8c0:	4629      	mov	r1, r5
 800c8c2:	f7f4 f91b 	bl	8000afc <__aeabi_dcmplt>
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	f000 808b 	beq.w	800c9e2 <_dtoa_r+0x4da>
 800c8cc:	9b03      	ldr	r3, [sp, #12]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	f000 8087 	beq.w	800c9e2 <_dtoa_r+0x4da>
 800c8d4:	f1bb 0f00 	cmp.w	fp, #0
 800c8d8:	dd34      	ble.n	800c944 <_dtoa_r+0x43c>
 800c8da:	4620      	mov	r0, r4
 800c8dc:	f107 38ff 	add.w	r8, r7, #4294967295
 800c8e0:	3601      	adds	r6, #1
 800c8e2:	465c      	mov	r4, fp
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	4b6b      	ldr	r3, [pc, #428]	@ (800ca94 <_dtoa_r+0x58c>)
 800c8e8:	4629      	mov	r1, r5
 800c8ea:	f7f3 fe95 	bl	8000618 <__aeabi_dmul>
 800c8ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8f2:	4630      	mov	r0, r6
 800c8f4:	f7f3 fe26 	bl	8000544 <__aeabi_i2d>
 800c8f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8fc:	f7f3 fe8c 	bl	8000618 <__aeabi_dmul>
 800c900:	2200      	movs	r2, #0
 800c902:	4b65      	ldr	r3, [pc, #404]	@ (800ca98 <_dtoa_r+0x590>)
 800c904:	f7f3 fcd2 	bl	80002ac <__adddf3>
 800c908:	4605      	mov	r5, r0
 800c90a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c90e:	2c00      	cmp	r4, #0
 800c910:	d16a      	bne.n	800c9e8 <_dtoa_r+0x4e0>
 800c912:	2200      	movs	r2, #0
 800c914:	4b61      	ldr	r3, [pc, #388]	@ (800ca9c <_dtoa_r+0x594>)
 800c916:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c91a:	f7f3 fcc5 	bl	80002a8 <__aeabi_dsub>
 800c91e:	4602      	mov	r2, r0
 800c920:	460b      	mov	r3, r1
 800c922:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c926:	462a      	mov	r2, r5
 800c928:	4633      	mov	r3, r6
 800c92a:	f7f4 f905 	bl	8000b38 <__aeabi_dcmpgt>
 800c92e:	2800      	cmp	r0, #0
 800c930:	f040 8298 	bne.w	800ce64 <_dtoa_r+0x95c>
 800c934:	462a      	mov	r2, r5
 800c936:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c93a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c93e:	f7f4 f8dd 	bl	8000afc <__aeabi_dcmplt>
 800c942:	bb38      	cbnz	r0, 800c994 <_dtoa_r+0x48c>
 800c944:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c948:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c94c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c94e:	2b00      	cmp	r3, #0
 800c950:	f2c0 8157 	blt.w	800cc02 <_dtoa_r+0x6fa>
 800c954:	2f0e      	cmp	r7, #14
 800c956:	f300 8154 	bgt.w	800cc02 <_dtoa_r+0x6fa>
 800c95a:	4b4b      	ldr	r3, [pc, #300]	@ (800ca88 <_dtoa_r+0x580>)
 800c95c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c960:	ed93 7b00 	vldr	d7, [r3]
 800c964:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c966:	2b00      	cmp	r3, #0
 800c968:	ed8d 7b00 	vstr	d7, [sp]
 800c96c:	f280 80e5 	bge.w	800cb3a <_dtoa_r+0x632>
 800c970:	9b03      	ldr	r3, [sp, #12]
 800c972:	2b00      	cmp	r3, #0
 800c974:	f300 80e1 	bgt.w	800cb3a <_dtoa_r+0x632>
 800c978:	d10c      	bne.n	800c994 <_dtoa_r+0x48c>
 800c97a:	2200      	movs	r2, #0
 800c97c:	4b47      	ldr	r3, [pc, #284]	@ (800ca9c <_dtoa_r+0x594>)
 800c97e:	ec51 0b17 	vmov	r0, r1, d7
 800c982:	f7f3 fe49 	bl	8000618 <__aeabi_dmul>
 800c986:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c98a:	f7f4 f8cb 	bl	8000b24 <__aeabi_dcmpge>
 800c98e:	2800      	cmp	r0, #0
 800c990:	f000 8266 	beq.w	800ce60 <_dtoa_r+0x958>
 800c994:	2400      	movs	r4, #0
 800c996:	4625      	mov	r5, r4
 800c998:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c99a:	4656      	mov	r6, sl
 800c99c:	ea6f 0803 	mvn.w	r8, r3
 800c9a0:	2700      	movs	r7, #0
 800c9a2:	4621      	mov	r1, r4
 800c9a4:	4648      	mov	r0, r9
 800c9a6:	f000 fcc1 	bl	800d32c <_Bfree>
 800c9aa:	2d00      	cmp	r5, #0
 800c9ac:	f000 80bd 	beq.w	800cb2a <_dtoa_r+0x622>
 800c9b0:	b12f      	cbz	r7, 800c9be <_dtoa_r+0x4b6>
 800c9b2:	42af      	cmp	r7, r5
 800c9b4:	d003      	beq.n	800c9be <_dtoa_r+0x4b6>
 800c9b6:	4639      	mov	r1, r7
 800c9b8:	4648      	mov	r0, r9
 800c9ba:	f000 fcb7 	bl	800d32c <_Bfree>
 800c9be:	4629      	mov	r1, r5
 800c9c0:	4648      	mov	r0, r9
 800c9c2:	f000 fcb3 	bl	800d32c <_Bfree>
 800c9c6:	e0b0      	b.n	800cb2a <_dtoa_r+0x622>
 800c9c8:	07e2      	lsls	r2, r4, #31
 800c9ca:	d505      	bpl.n	800c9d8 <_dtoa_r+0x4d0>
 800c9cc:	3601      	adds	r6, #1
 800c9ce:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c9d2:	f7f3 fe21 	bl	8000618 <__aeabi_dmul>
 800c9d6:	2301      	movs	r3, #1
 800c9d8:	1064      	asrs	r4, r4, #1
 800c9da:	3508      	adds	r5, #8
 800c9dc:	e762      	b.n	800c8a4 <_dtoa_r+0x39c>
 800c9de:	2602      	movs	r6, #2
 800c9e0:	e765      	b.n	800c8ae <_dtoa_r+0x3a6>
 800c9e2:	46b8      	mov	r8, r7
 800c9e4:	9c03      	ldr	r4, [sp, #12]
 800c9e6:	e784      	b.n	800c8f2 <_dtoa_r+0x3ea>
 800c9e8:	4b27      	ldr	r3, [pc, #156]	@ (800ca88 <_dtoa_r+0x580>)
 800c9ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c9ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c9f0:	4454      	add	r4, sl
 800c9f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c9f6:	2900      	cmp	r1, #0
 800c9f8:	d054      	beq.n	800caa4 <_dtoa_r+0x59c>
 800c9fa:	2000      	movs	r0, #0
 800c9fc:	4928      	ldr	r1, [pc, #160]	@ (800caa0 <_dtoa_r+0x598>)
 800c9fe:	f7f3 ff35 	bl	800086c <__aeabi_ddiv>
 800ca02:	4633      	mov	r3, r6
 800ca04:	4656      	mov	r6, sl
 800ca06:	462a      	mov	r2, r5
 800ca08:	f7f3 fc4e 	bl	80002a8 <__aeabi_dsub>
 800ca0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca14:	f7f4 f8b0 	bl	8000b78 <__aeabi_d2iz>
 800ca18:	4605      	mov	r5, r0
 800ca1a:	f7f3 fd93 	bl	8000544 <__aeabi_i2d>
 800ca1e:	4602      	mov	r2, r0
 800ca20:	460b      	mov	r3, r1
 800ca22:	3530      	adds	r5, #48	@ 0x30
 800ca24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca28:	f7f3 fc3e 	bl	80002a8 <__aeabi_dsub>
 800ca2c:	4602      	mov	r2, r0
 800ca2e:	460b      	mov	r3, r1
 800ca30:	f806 5b01 	strb.w	r5, [r6], #1
 800ca34:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ca38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca3c:	f7f4 f85e 	bl	8000afc <__aeabi_dcmplt>
 800ca40:	2800      	cmp	r0, #0
 800ca42:	d172      	bne.n	800cb2a <_dtoa_r+0x622>
 800ca44:	2000      	movs	r0, #0
 800ca46:	4912      	ldr	r1, [pc, #72]	@ (800ca90 <_dtoa_r+0x588>)
 800ca48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca4c:	f7f3 fc2c 	bl	80002a8 <__aeabi_dsub>
 800ca50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca54:	f7f4 f852 	bl	8000afc <__aeabi_dcmplt>
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	f040 80b4 	bne.w	800cbc6 <_dtoa_r+0x6be>
 800ca5e:	42a6      	cmp	r6, r4
 800ca60:	f43f af70 	beq.w	800c944 <_dtoa_r+0x43c>
 800ca64:	2200      	movs	r2, #0
 800ca66:	4b0b      	ldr	r3, [pc, #44]	@ (800ca94 <_dtoa_r+0x58c>)
 800ca68:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ca6c:	f7f3 fdd4 	bl	8000618 <__aeabi_dmul>
 800ca70:	2200      	movs	r2, #0
 800ca72:	4b08      	ldr	r3, [pc, #32]	@ (800ca94 <_dtoa_r+0x58c>)
 800ca74:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca7c:	f7f3 fdcc 	bl	8000618 <__aeabi_dmul>
 800ca80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca84:	e7c4      	b.n	800ca10 <_dtoa_r+0x508>
 800ca86:	bf00      	nop
 800ca88:	0800fd80 	.word	0x0800fd80
 800ca8c:	0800fd58 	.word	0x0800fd58
 800ca90:	3ff00000 	.word	0x3ff00000
 800ca94:	40240000 	.word	0x40240000
 800ca98:	401c0000 	.word	0x401c0000
 800ca9c:	40140000 	.word	0x40140000
 800caa0:	3fe00000 	.word	0x3fe00000
 800caa4:	4631      	mov	r1, r6
 800caa6:	4656      	mov	r6, sl
 800caa8:	4628      	mov	r0, r5
 800caaa:	f7f3 fdb5 	bl	8000618 <__aeabi_dmul>
 800caae:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cab0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cab4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cab8:	f7f4 f85e 	bl	8000b78 <__aeabi_d2iz>
 800cabc:	4605      	mov	r5, r0
 800cabe:	f7f3 fd41 	bl	8000544 <__aeabi_i2d>
 800cac2:	4602      	mov	r2, r0
 800cac4:	3530      	adds	r5, #48	@ 0x30
 800cac6:	460b      	mov	r3, r1
 800cac8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cacc:	f7f3 fbec 	bl	80002a8 <__aeabi_dsub>
 800cad0:	f806 5b01 	strb.w	r5, [r6], #1
 800cad4:	4602      	mov	r2, r0
 800cad6:	460b      	mov	r3, r1
 800cad8:	42a6      	cmp	r6, r4
 800cada:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cade:	f04f 0200 	mov.w	r2, #0
 800cae2:	d124      	bne.n	800cb2e <_dtoa_r+0x626>
 800cae4:	4baf      	ldr	r3, [pc, #700]	@ (800cda4 <_dtoa_r+0x89c>)
 800cae6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800caea:	f7f3 fbdf 	bl	80002ac <__adddf3>
 800caee:	4602      	mov	r2, r0
 800caf0:	460b      	mov	r3, r1
 800caf2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800caf6:	f7f4 f81f 	bl	8000b38 <__aeabi_dcmpgt>
 800cafa:	2800      	cmp	r0, #0
 800cafc:	d163      	bne.n	800cbc6 <_dtoa_r+0x6be>
 800cafe:	2000      	movs	r0, #0
 800cb00:	49a8      	ldr	r1, [pc, #672]	@ (800cda4 <_dtoa_r+0x89c>)
 800cb02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb06:	f7f3 fbcf 	bl	80002a8 <__aeabi_dsub>
 800cb0a:	4602      	mov	r2, r0
 800cb0c:	460b      	mov	r3, r1
 800cb0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb12:	f7f3 fff3 	bl	8000afc <__aeabi_dcmplt>
 800cb16:	2800      	cmp	r0, #0
 800cb18:	f43f af14 	beq.w	800c944 <_dtoa_r+0x43c>
 800cb1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cb1e:	1e73      	subs	r3, r6, #1
 800cb20:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cb26:	2b30      	cmp	r3, #48	@ 0x30
 800cb28:	d0f8      	beq.n	800cb1c <_dtoa_r+0x614>
 800cb2a:	4647      	mov	r7, r8
 800cb2c:	e03b      	b.n	800cba6 <_dtoa_r+0x69e>
 800cb2e:	4b9e      	ldr	r3, [pc, #632]	@ (800cda8 <_dtoa_r+0x8a0>)
 800cb30:	f7f3 fd72 	bl	8000618 <__aeabi_dmul>
 800cb34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb38:	e7bc      	b.n	800cab4 <_dtoa_r+0x5ac>
 800cb3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cb3e:	4656      	mov	r6, sl
 800cb40:	4620      	mov	r0, r4
 800cb42:	4629      	mov	r1, r5
 800cb44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb48:	f7f3 fe90 	bl	800086c <__aeabi_ddiv>
 800cb4c:	f7f4 f814 	bl	8000b78 <__aeabi_d2iz>
 800cb50:	4680      	mov	r8, r0
 800cb52:	f7f3 fcf7 	bl	8000544 <__aeabi_i2d>
 800cb56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb5a:	f7f3 fd5d 	bl	8000618 <__aeabi_dmul>
 800cb5e:	4602      	mov	r2, r0
 800cb60:	4620      	mov	r0, r4
 800cb62:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cb66:	460b      	mov	r3, r1
 800cb68:	4629      	mov	r1, r5
 800cb6a:	f7f3 fb9d 	bl	80002a8 <__aeabi_dsub>
 800cb6e:	9d03      	ldr	r5, [sp, #12]
 800cb70:	f806 4b01 	strb.w	r4, [r6], #1
 800cb74:	eba6 040a 	sub.w	r4, r6, sl
 800cb78:	4602      	mov	r2, r0
 800cb7a:	460b      	mov	r3, r1
 800cb7c:	42a5      	cmp	r5, r4
 800cb7e:	d133      	bne.n	800cbe8 <_dtoa_r+0x6e0>
 800cb80:	f7f3 fb94 	bl	80002ac <__adddf3>
 800cb84:	4604      	mov	r4, r0
 800cb86:	460d      	mov	r5, r1
 800cb88:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb8c:	f7f3 ffd4 	bl	8000b38 <__aeabi_dcmpgt>
 800cb90:	b9c0      	cbnz	r0, 800cbc4 <_dtoa_r+0x6bc>
 800cb92:	4620      	mov	r0, r4
 800cb94:	4629      	mov	r1, r5
 800cb96:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb9a:	f7f3 ffa5 	bl	8000ae8 <__aeabi_dcmpeq>
 800cb9e:	b110      	cbz	r0, 800cba6 <_dtoa_r+0x69e>
 800cba0:	f018 0f01 	tst.w	r8, #1
 800cba4:	d10e      	bne.n	800cbc4 <_dtoa_r+0x6bc>
 800cba6:	9902      	ldr	r1, [sp, #8]
 800cba8:	4648      	mov	r0, r9
 800cbaa:	f000 fbbf 	bl	800d32c <_Bfree>
 800cbae:	2300      	movs	r3, #0
 800cbb0:	3701      	adds	r7, #1
 800cbb2:	7033      	strb	r3, [r6, #0]
 800cbb4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cbb6:	601f      	str	r7, [r3, #0]
 800cbb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	f000 824c 	beq.w	800d058 <_dtoa_r+0xb50>
 800cbc0:	601e      	str	r6, [r3, #0]
 800cbc2:	e249      	b.n	800d058 <_dtoa_r+0xb50>
 800cbc4:	46b8      	mov	r8, r7
 800cbc6:	4633      	mov	r3, r6
 800cbc8:	461e      	mov	r6, r3
 800cbca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbce:	2a39      	cmp	r2, #57	@ 0x39
 800cbd0:	d106      	bne.n	800cbe0 <_dtoa_r+0x6d8>
 800cbd2:	459a      	cmp	sl, r3
 800cbd4:	d1f8      	bne.n	800cbc8 <_dtoa_r+0x6c0>
 800cbd6:	2230      	movs	r2, #48	@ 0x30
 800cbd8:	f108 0801 	add.w	r8, r8, #1
 800cbdc:	f88a 2000 	strb.w	r2, [sl]
 800cbe0:	781a      	ldrb	r2, [r3, #0]
 800cbe2:	3201      	adds	r2, #1
 800cbe4:	701a      	strb	r2, [r3, #0]
 800cbe6:	e7a0      	b.n	800cb2a <_dtoa_r+0x622>
 800cbe8:	2200      	movs	r2, #0
 800cbea:	4b6f      	ldr	r3, [pc, #444]	@ (800cda8 <_dtoa_r+0x8a0>)
 800cbec:	f7f3 fd14 	bl	8000618 <__aeabi_dmul>
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	4604      	mov	r4, r0
 800cbf6:	460d      	mov	r5, r1
 800cbf8:	f7f3 ff76 	bl	8000ae8 <__aeabi_dcmpeq>
 800cbfc:	2800      	cmp	r0, #0
 800cbfe:	d09f      	beq.n	800cb40 <_dtoa_r+0x638>
 800cc00:	e7d1      	b.n	800cba6 <_dtoa_r+0x69e>
 800cc02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc04:	2a00      	cmp	r2, #0
 800cc06:	f000 80ea 	beq.w	800cdde <_dtoa_r+0x8d6>
 800cc0a:	9a07      	ldr	r2, [sp, #28]
 800cc0c:	2a01      	cmp	r2, #1
 800cc0e:	f300 80cd 	bgt.w	800cdac <_dtoa_r+0x8a4>
 800cc12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cc14:	2a00      	cmp	r2, #0
 800cc16:	f000 80c1 	beq.w	800cd9c <_dtoa_r+0x894>
 800cc1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cc1e:	9c08      	ldr	r4, [sp, #32]
 800cc20:	9e00      	ldr	r6, [sp, #0]
 800cc22:	9a00      	ldr	r2, [sp, #0]
 800cc24:	2101      	movs	r1, #1
 800cc26:	4648      	mov	r0, r9
 800cc28:	441a      	add	r2, r3
 800cc2a:	9200      	str	r2, [sp, #0]
 800cc2c:	9a06      	ldr	r2, [sp, #24]
 800cc2e:	441a      	add	r2, r3
 800cc30:	9206      	str	r2, [sp, #24]
 800cc32:	f000 fc7b 	bl	800d52c <__i2b>
 800cc36:	4605      	mov	r5, r0
 800cc38:	b166      	cbz	r6, 800cc54 <_dtoa_r+0x74c>
 800cc3a:	9b06      	ldr	r3, [sp, #24]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	dd09      	ble.n	800cc54 <_dtoa_r+0x74c>
 800cc40:	42b3      	cmp	r3, r6
 800cc42:	9a00      	ldr	r2, [sp, #0]
 800cc44:	bfa8      	it	ge
 800cc46:	4633      	movge	r3, r6
 800cc48:	1ad2      	subs	r2, r2, r3
 800cc4a:	1af6      	subs	r6, r6, r3
 800cc4c:	9200      	str	r2, [sp, #0]
 800cc4e:	9a06      	ldr	r2, [sp, #24]
 800cc50:	1ad3      	subs	r3, r2, r3
 800cc52:	9306      	str	r3, [sp, #24]
 800cc54:	9b08      	ldr	r3, [sp, #32]
 800cc56:	b30b      	cbz	r3, 800cc9c <_dtoa_r+0x794>
 800cc58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	f000 80c6 	beq.w	800cdec <_dtoa_r+0x8e4>
 800cc60:	2c00      	cmp	r4, #0
 800cc62:	f000 80c0 	beq.w	800cde6 <_dtoa_r+0x8de>
 800cc66:	4629      	mov	r1, r5
 800cc68:	4622      	mov	r2, r4
 800cc6a:	4648      	mov	r0, r9
 800cc6c:	f000 fd18 	bl	800d6a0 <__pow5mult>
 800cc70:	9a02      	ldr	r2, [sp, #8]
 800cc72:	4601      	mov	r1, r0
 800cc74:	4605      	mov	r5, r0
 800cc76:	4648      	mov	r0, r9
 800cc78:	f000 fc6e 	bl	800d558 <__multiply>
 800cc7c:	9902      	ldr	r1, [sp, #8]
 800cc7e:	4680      	mov	r8, r0
 800cc80:	4648      	mov	r0, r9
 800cc82:	f000 fb53 	bl	800d32c <_Bfree>
 800cc86:	9b08      	ldr	r3, [sp, #32]
 800cc88:	1b1b      	subs	r3, r3, r4
 800cc8a:	9308      	str	r3, [sp, #32]
 800cc8c:	f000 80b1 	beq.w	800cdf2 <_dtoa_r+0x8ea>
 800cc90:	9a08      	ldr	r2, [sp, #32]
 800cc92:	4641      	mov	r1, r8
 800cc94:	4648      	mov	r0, r9
 800cc96:	f000 fd03 	bl	800d6a0 <__pow5mult>
 800cc9a:	9002      	str	r0, [sp, #8]
 800cc9c:	2101      	movs	r1, #1
 800cc9e:	4648      	mov	r0, r9
 800cca0:	f000 fc44 	bl	800d52c <__i2b>
 800cca4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cca6:	4604      	mov	r4, r0
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	f000 81d9 	beq.w	800d060 <_dtoa_r+0xb58>
 800ccae:	461a      	mov	r2, r3
 800ccb0:	4601      	mov	r1, r0
 800ccb2:	4648      	mov	r0, r9
 800ccb4:	f000 fcf4 	bl	800d6a0 <__pow5mult>
 800ccb8:	9b07      	ldr	r3, [sp, #28]
 800ccba:	4604      	mov	r4, r0
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	f300 809f 	bgt.w	800ce00 <_dtoa_r+0x8f8>
 800ccc2:	9b04      	ldr	r3, [sp, #16]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	f040 8097 	bne.w	800cdf8 <_dtoa_r+0x8f0>
 800ccca:	9b05      	ldr	r3, [sp, #20]
 800cccc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	f040 8093 	bne.w	800cdfc <_dtoa_r+0x8f4>
 800ccd6:	9b05      	ldr	r3, [sp, #20]
 800ccd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ccdc:	0d1b      	lsrs	r3, r3, #20
 800ccde:	051b      	lsls	r3, r3, #20
 800cce0:	b133      	cbz	r3, 800ccf0 <_dtoa_r+0x7e8>
 800cce2:	9b00      	ldr	r3, [sp, #0]
 800cce4:	3301      	adds	r3, #1
 800cce6:	9300      	str	r3, [sp, #0]
 800cce8:	9b06      	ldr	r3, [sp, #24]
 800ccea:	3301      	adds	r3, #1
 800ccec:	9306      	str	r3, [sp, #24]
 800ccee:	2301      	movs	r3, #1
 800ccf0:	9308      	str	r3, [sp, #32]
 800ccf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	f000 81b9 	beq.w	800d06c <_dtoa_r+0xb64>
 800ccfa:	6923      	ldr	r3, [r4, #16]
 800ccfc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd00:	6918      	ldr	r0, [r3, #16]
 800cd02:	f000 fbc7 	bl	800d494 <__hi0bits>
 800cd06:	f1c0 0020 	rsb	r0, r0, #32
 800cd0a:	9b06      	ldr	r3, [sp, #24]
 800cd0c:	4418      	add	r0, r3
 800cd0e:	f010 001f 	ands.w	r0, r0, #31
 800cd12:	f000 8082 	beq.w	800ce1a <_dtoa_r+0x912>
 800cd16:	f1c0 0320 	rsb	r3, r0, #32
 800cd1a:	2b04      	cmp	r3, #4
 800cd1c:	dd73      	ble.n	800ce06 <_dtoa_r+0x8fe>
 800cd1e:	f1c0 001c 	rsb	r0, r0, #28
 800cd22:	9b00      	ldr	r3, [sp, #0]
 800cd24:	4403      	add	r3, r0
 800cd26:	4406      	add	r6, r0
 800cd28:	9300      	str	r3, [sp, #0]
 800cd2a:	9b06      	ldr	r3, [sp, #24]
 800cd2c:	4403      	add	r3, r0
 800cd2e:	9306      	str	r3, [sp, #24]
 800cd30:	9b00      	ldr	r3, [sp, #0]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	dd05      	ble.n	800cd42 <_dtoa_r+0x83a>
 800cd36:	461a      	mov	r2, r3
 800cd38:	9902      	ldr	r1, [sp, #8]
 800cd3a:	4648      	mov	r0, r9
 800cd3c:	f000 fd0a 	bl	800d754 <__lshift>
 800cd40:	9002      	str	r0, [sp, #8]
 800cd42:	9b06      	ldr	r3, [sp, #24]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	dd05      	ble.n	800cd54 <_dtoa_r+0x84c>
 800cd48:	4621      	mov	r1, r4
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	4648      	mov	r0, r9
 800cd4e:	f000 fd01 	bl	800d754 <__lshift>
 800cd52:	4604      	mov	r4, r0
 800cd54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d061      	beq.n	800ce1e <_dtoa_r+0x916>
 800cd5a:	4621      	mov	r1, r4
 800cd5c:	9802      	ldr	r0, [sp, #8]
 800cd5e:	f000 fd65 	bl	800d82c <__mcmp>
 800cd62:	2800      	cmp	r0, #0
 800cd64:	da5b      	bge.n	800ce1e <_dtoa_r+0x916>
 800cd66:	2300      	movs	r3, #0
 800cd68:	220a      	movs	r2, #10
 800cd6a:	9902      	ldr	r1, [sp, #8]
 800cd6c:	4648      	mov	r0, r9
 800cd6e:	f000 faff 	bl	800d370 <__multadd>
 800cd72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd74:	f107 38ff 	add.w	r8, r7, #4294967295
 800cd78:	9002      	str	r0, [sp, #8]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	f000 8178 	beq.w	800d070 <_dtoa_r+0xb68>
 800cd80:	4629      	mov	r1, r5
 800cd82:	2300      	movs	r3, #0
 800cd84:	220a      	movs	r2, #10
 800cd86:	4648      	mov	r0, r9
 800cd88:	f000 faf2 	bl	800d370 <__multadd>
 800cd8c:	f1bb 0f00 	cmp.w	fp, #0
 800cd90:	4605      	mov	r5, r0
 800cd92:	dc6f      	bgt.n	800ce74 <_dtoa_r+0x96c>
 800cd94:	9b07      	ldr	r3, [sp, #28]
 800cd96:	2b02      	cmp	r3, #2
 800cd98:	dc49      	bgt.n	800ce2e <_dtoa_r+0x926>
 800cd9a:	e06b      	b.n	800ce74 <_dtoa_r+0x96c>
 800cd9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cd9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cda2:	e73c      	b.n	800cc1e <_dtoa_r+0x716>
 800cda4:	3fe00000 	.word	0x3fe00000
 800cda8:	40240000 	.word	0x40240000
 800cdac:	9b03      	ldr	r3, [sp, #12]
 800cdae:	1e5c      	subs	r4, r3, #1
 800cdb0:	9b08      	ldr	r3, [sp, #32]
 800cdb2:	42a3      	cmp	r3, r4
 800cdb4:	db09      	blt.n	800cdca <_dtoa_r+0x8c2>
 800cdb6:	1b1c      	subs	r4, r3, r4
 800cdb8:	9b03      	ldr	r3, [sp, #12]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	f6bf af30 	bge.w	800cc20 <_dtoa_r+0x718>
 800cdc0:	9b00      	ldr	r3, [sp, #0]
 800cdc2:	9a03      	ldr	r2, [sp, #12]
 800cdc4:	1a9e      	subs	r6, r3, r2
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	e72b      	b.n	800cc22 <_dtoa_r+0x71a>
 800cdca:	9b08      	ldr	r3, [sp, #32]
 800cdcc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cdce:	1ae3      	subs	r3, r4, r3
 800cdd0:	9408      	str	r4, [sp, #32]
 800cdd2:	9e00      	ldr	r6, [sp, #0]
 800cdd4:	2400      	movs	r4, #0
 800cdd6:	441a      	add	r2, r3
 800cdd8:	9b03      	ldr	r3, [sp, #12]
 800cdda:	920d      	str	r2, [sp, #52]	@ 0x34
 800cddc:	e721      	b.n	800cc22 <_dtoa_r+0x71a>
 800cdde:	9c08      	ldr	r4, [sp, #32]
 800cde0:	9e00      	ldr	r6, [sp, #0]
 800cde2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cde4:	e728      	b.n	800cc38 <_dtoa_r+0x730>
 800cde6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cdea:	e751      	b.n	800cc90 <_dtoa_r+0x788>
 800cdec:	9a08      	ldr	r2, [sp, #32]
 800cdee:	9902      	ldr	r1, [sp, #8]
 800cdf0:	e750      	b.n	800cc94 <_dtoa_r+0x78c>
 800cdf2:	f8cd 8008 	str.w	r8, [sp, #8]
 800cdf6:	e751      	b.n	800cc9c <_dtoa_r+0x794>
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	e779      	b.n	800ccf0 <_dtoa_r+0x7e8>
 800cdfc:	9b04      	ldr	r3, [sp, #16]
 800cdfe:	e777      	b.n	800ccf0 <_dtoa_r+0x7e8>
 800ce00:	2300      	movs	r3, #0
 800ce02:	9308      	str	r3, [sp, #32]
 800ce04:	e779      	b.n	800ccfa <_dtoa_r+0x7f2>
 800ce06:	d093      	beq.n	800cd30 <_dtoa_r+0x828>
 800ce08:	331c      	adds	r3, #28
 800ce0a:	9a00      	ldr	r2, [sp, #0]
 800ce0c:	441a      	add	r2, r3
 800ce0e:	441e      	add	r6, r3
 800ce10:	9200      	str	r2, [sp, #0]
 800ce12:	9a06      	ldr	r2, [sp, #24]
 800ce14:	441a      	add	r2, r3
 800ce16:	9206      	str	r2, [sp, #24]
 800ce18:	e78a      	b.n	800cd30 <_dtoa_r+0x828>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	e7f4      	b.n	800ce08 <_dtoa_r+0x900>
 800ce1e:	9b03      	ldr	r3, [sp, #12]
 800ce20:	46b8      	mov	r8, r7
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	dc20      	bgt.n	800ce68 <_dtoa_r+0x960>
 800ce26:	469b      	mov	fp, r3
 800ce28:	9b07      	ldr	r3, [sp, #28]
 800ce2a:	2b02      	cmp	r3, #2
 800ce2c:	dd1e      	ble.n	800ce6c <_dtoa_r+0x964>
 800ce2e:	f1bb 0f00 	cmp.w	fp, #0
 800ce32:	f47f adb1 	bne.w	800c998 <_dtoa_r+0x490>
 800ce36:	4621      	mov	r1, r4
 800ce38:	465b      	mov	r3, fp
 800ce3a:	2205      	movs	r2, #5
 800ce3c:	4648      	mov	r0, r9
 800ce3e:	f000 fa97 	bl	800d370 <__multadd>
 800ce42:	4601      	mov	r1, r0
 800ce44:	4604      	mov	r4, r0
 800ce46:	9802      	ldr	r0, [sp, #8]
 800ce48:	f000 fcf0 	bl	800d82c <__mcmp>
 800ce4c:	2800      	cmp	r0, #0
 800ce4e:	f77f ada3 	ble.w	800c998 <_dtoa_r+0x490>
 800ce52:	4656      	mov	r6, sl
 800ce54:	2331      	movs	r3, #49	@ 0x31
 800ce56:	f108 0801 	add.w	r8, r8, #1
 800ce5a:	f806 3b01 	strb.w	r3, [r6], #1
 800ce5e:	e59f      	b.n	800c9a0 <_dtoa_r+0x498>
 800ce60:	46b8      	mov	r8, r7
 800ce62:	9c03      	ldr	r4, [sp, #12]
 800ce64:	4625      	mov	r5, r4
 800ce66:	e7f4      	b.n	800ce52 <_dtoa_r+0x94a>
 800ce68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ce6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	f000 8102 	beq.w	800d078 <_dtoa_r+0xb70>
 800ce74:	2e00      	cmp	r6, #0
 800ce76:	dd05      	ble.n	800ce84 <_dtoa_r+0x97c>
 800ce78:	4629      	mov	r1, r5
 800ce7a:	4632      	mov	r2, r6
 800ce7c:	4648      	mov	r0, r9
 800ce7e:	f000 fc69 	bl	800d754 <__lshift>
 800ce82:	4605      	mov	r5, r0
 800ce84:	9b08      	ldr	r3, [sp, #32]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d05c      	beq.n	800cf44 <_dtoa_r+0xa3c>
 800ce8a:	6869      	ldr	r1, [r5, #4]
 800ce8c:	4648      	mov	r0, r9
 800ce8e:	f000 fa0d 	bl	800d2ac <_Balloc>
 800ce92:	4606      	mov	r6, r0
 800ce94:	b928      	cbnz	r0, 800cea2 <_dtoa_r+0x99a>
 800ce96:	4b83      	ldr	r3, [pc, #524]	@ (800d0a4 <_dtoa_r+0xb9c>)
 800ce98:	4602      	mov	r2, r0
 800ce9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ce9e:	f7ff bb4a 	b.w	800c536 <_dtoa_r+0x2e>
 800cea2:	692a      	ldr	r2, [r5, #16]
 800cea4:	f105 010c 	add.w	r1, r5, #12
 800cea8:	300c      	adds	r0, #12
 800ceaa:	3202      	adds	r2, #2
 800ceac:	0092      	lsls	r2, r2, #2
 800ceae:	f001 ff79 	bl	800eda4 <memcpy>
 800ceb2:	2201      	movs	r2, #1
 800ceb4:	4631      	mov	r1, r6
 800ceb6:	4648      	mov	r0, r9
 800ceb8:	f000 fc4c 	bl	800d754 <__lshift>
 800cebc:	f10a 0301 	add.w	r3, sl, #1
 800cec0:	462f      	mov	r7, r5
 800cec2:	4605      	mov	r5, r0
 800cec4:	9300      	str	r3, [sp, #0]
 800cec6:	eb0a 030b 	add.w	r3, sl, fp
 800ceca:	9308      	str	r3, [sp, #32]
 800cecc:	9b04      	ldr	r3, [sp, #16]
 800cece:	f003 0301 	and.w	r3, r3, #1
 800ced2:	9306      	str	r3, [sp, #24]
 800ced4:	9b00      	ldr	r3, [sp, #0]
 800ced6:	4621      	mov	r1, r4
 800ced8:	9802      	ldr	r0, [sp, #8]
 800ceda:	f103 3bff 	add.w	fp, r3, #4294967295
 800cede:	f7ff fa85 	bl	800c3ec <quorem>
 800cee2:	4603      	mov	r3, r0
 800cee4:	4639      	mov	r1, r7
 800cee6:	9003      	str	r0, [sp, #12]
 800cee8:	3330      	adds	r3, #48	@ 0x30
 800ceea:	9802      	ldr	r0, [sp, #8]
 800ceec:	9309      	str	r3, [sp, #36]	@ 0x24
 800ceee:	f000 fc9d 	bl	800d82c <__mcmp>
 800cef2:	462a      	mov	r2, r5
 800cef4:	9004      	str	r0, [sp, #16]
 800cef6:	4621      	mov	r1, r4
 800cef8:	4648      	mov	r0, r9
 800cefa:	f000 fcb3 	bl	800d864 <__mdiff>
 800cefe:	68c2      	ldr	r2, [r0, #12]
 800cf00:	4606      	mov	r6, r0
 800cf02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf04:	bb02      	cbnz	r2, 800cf48 <_dtoa_r+0xa40>
 800cf06:	4601      	mov	r1, r0
 800cf08:	9802      	ldr	r0, [sp, #8]
 800cf0a:	f000 fc8f 	bl	800d82c <__mcmp>
 800cf0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf10:	4602      	mov	r2, r0
 800cf12:	4631      	mov	r1, r6
 800cf14:	4648      	mov	r0, r9
 800cf16:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf18:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf1a:	f000 fa07 	bl	800d32c <_Bfree>
 800cf1e:	9b07      	ldr	r3, [sp, #28]
 800cf20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cf22:	9e00      	ldr	r6, [sp, #0]
 800cf24:	ea42 0103 	orr.w	r1, r2, r3
 800cf28:	9b06      	ldr	r3, [sp, #24]
 800cf2a:	4319      	orrs	r1, r3
 800cf2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf2e:	d10d      	bne.n	800cf4c <_dtoa_r+0xa44>
 800cf30:	2b39      	cmp	r3, #57	@ 0x39
 800cf32:	d027      	beq.n	800cf84 <_dtoa_r+0xa7c>
 800cf34:	9a04      	ldr	r2, [sp, #16]
 800cf36:	2a00      	cmp	r2, #0
 800cf38:	dd01      	ble.n	800cf3e <_dtoa_r+0xa36>
 800cf3a:	9b03      	ldr	r3, [sp, #12]
 800cf3c:	3331      	adds	r3, #49	@ 0x31
 800cf3e:	f88b 3000 	strb.w	r3, [fp]
 800cf42:	e52e      	b.n	800c9a2 <_dtoa_r+0x49a>
 800cf44:	4628      	mov	r0, r5
 800cf46:	e7b9      	b.n	800cebc <_dtoa_r+0x9b4>
 800cf48:	2201      	movs	r2, #1
 800cf4a:	e7e2      	b.n	800cf12 <_dtoa_r+0xa0a>
 800cf4c:	9904      	ldr	r1, [sp, #16]
 800cf4e:	2900      	cmp	r1, #0
 800cf50:	db04      	blt.n	800cf5c <_dtoa_r+0xa54>
 800cf52:	9807      	ldr	r0, [sp, #28]
 800cf54:	4301      	orrs	r1, r0
 800cf56:	9806      	ldr	r0, [sp, #24]
 800cf58:	4301      	orrs	r1, r0
 800cf5a:	d120      	bne.n	800cf9e <_dtoa_r+0xa96>
 800cf5c:	2a00      	cmp	r2, #0
 800cf5e:	ddee      	ble.n	800cf3e <_dtoa_r+0xa36>
 800cf60:	2201      	movs	r2, #1
 800cf62:	9902      	ldr	r1, [sp, #8]
 800cf64:	4648      	mov	r0, r9
 800cf66:	9300      	str	r3, [sp, #0]
 800cf68:	f000 fbf4 	bl	800d754 <__lshift>
 800cf6c:	4621      	mov	r1, r4
 800cf6e:	9002      	str	r0, [sp, #8]
 800cf70:	f000 fc5c 	bl	800d82c <__mcmp>
 800cf74:	2800      	cmp	r0, #0
 800cf76:	9b00      	ldr	r3, [sp, #0]
 800cf78:	dc02      	bgt.n	800cf80 <_dtoa_r+0xa78>
 800cf7a:	d1e0      	bne.n	800cf3e <_dtoa_r+0xa36>
 800cf7c:	07da      	lsls	r2, r3, #31
 800cf7e:	d5de      	bpl.n	800cf3e <_dtoa_r+0xa36>
 800cf80:	2b39      	cmp	r3, #57	@ 0x39
 800cf82:	d1da      	bne.n	800cf3a <_dtoa_r+0xa32>
 800cf84:	2339      	movs	r3, #57	@ 0x39
 800cf86:	f88b 3000 	strb.w	r3, [fp]
 800cf8a:	4633      	mov	r3, r6
 800cf8c:	461e      	mov	r6, r3
 800cf8e:	3b01      	subs	r3, #1
 800cf90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cf94:	2a39      	cmp	r2, #57	@ 0x39
 800cf96:	d04f      	beq.n	800d038 <_dtoa_r+0xb30>
 800cf98:	3201      	adds	r2, #1
 800cf9a:	701a      	strb	r2, [r3, #0]
 800cf9c:	e501      	b.n	800c9a2 <_dtoa_r+0x49a>
 800cf9e:	2a00      	cmp	r2, #0
 800cfa0:	dd03      	ble.n	800cfaa <_dtoa_r+0xaa2>
 800cfa2:	2b39      	cmp	r3, #57	@ 0x39
 800cfa4:	d0ee      	beq.n	800cf84 <_dtoa_r+0xa7c>
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	e7c9      	b.n	800cf3e <_dtoa_r+0xa36>
 800cfaa:	9a00      	ldr	r2, [sp, #0]
 800cfac:	9908      	ldr	r1, [sp, #32]
 800cfae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cfb2:	428a      	cmp	r2, r1
 800cfb4:	d029      	beq.n	800d00a <_dtoa_r+0xb02>
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	220a      	movs	r2, #10
 800cfba:	9902      	ldr	r1, [sp, #8]
 800cfbc:	4648      	mov	r0, r9
 800cfbe:	f000 f9d7 	bl	800d370 <__multadd>
 800cfc2:	42af      	cmp	r7, r5
 800cfc4:	9002      	str	r0, [sp, #8]
 800cfc6:	f04f 0300 	mov.w	r3, #0
 800cfca:	f04f 020a 	mov.w	r2, #10
 800cfce:	4639      	mov	r1, r7
 800cfd0:	4648      	mov	r0, r9
 800cfd2:	d107      	bne.n	800cfe4 <_dtoa_r+0xadc>
 800cfd4:	f000 f9cc 	bl	800d370 <__multadd>
 800cfd8:	4607      	mov	r7, r0
 800cfda:	4605      	mov	r5, r0
 800cfdc:	9b00      	ldr	r3, [sp, #0]
 800cfde:	3301      	adds	r3, #1
 800cfe0:	9300      	str	r3, [sp, #0]
 800cfe2:	e777      	b.n	800ced4 <_dtoa_r+0x9cc>
 800cfe4:	f000 f9c4 	bl	800d370 <__multadd>
 800cfe8:	4629      	mov	r1, r5
 800cfea:	4607      	mov	r7, r0
 800cfec:	2300      	movs	r3, #0
 800cfee:	220a      	movs	r2, #10
 800cff0:	4648      	mov	r0, r9
 800cff2:	f000 f9bd 	bl	800d370 <__multadd>
 800cff6:	4605      	mov	r5, r0
 800cff8:	e7f0      	b.n	800cfdc <_dtoa_r+0xad4>
 800cffa:	f1bb 0f00 	cmp.w	fp, #0
 800cffe:	f04f 0700 	mov.w	r7, #0
 800d002:	bfcc      	ite	gt
 800d004:	465e      	movgt	r6, fp
 800d006:	2601      	movle	r6, #1
 800d008:	4456      	add	r6, sl
 800d00a:	2201      	movs	r2, #1
 800d00c:	9902      	ldr	r1, [sp, #8]
 800d00e:	4648      	mov	r0, r9
 800d010:	9300      	str	r3, [sp, #0]
 800d012:	f000 fb9f 	bl	800d754 <__lshift>
 800d016:	4621      	mov	r1, r4
 800d018:	9002      	str	r0, [sp, #8]
 800d01a:	f000 fc07 	bl	800d82c <__mcmp>
 800d01e:	2800      	cmp	r0, #0
 800d020:	dcb3      	bgt.n	800cf8a <_dtoa_r+0xa82>
 800d022:	d102      	bne.n	800d02a <_dtoa_r+0xb22>
 800d024:	9b00      	ldr	r3, [sp, #0]
 800d026:	07db      	lsls	r3, r3, #31
 800d028:	d4af      	bmi.n	800cf8a <_dtoa_r+0xa82>
 800d02a:	4633      	mov	r3, r6
 800d02c:	461e      	mov	r6, r3
 800d02e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d032:	2a30      	cmp	r2, #48	@ 0x30
 800d034:	d0fa      	beq.n	800d02c <_dtoa_r+0xb24>
 800d036:	e4b4      	b.n	800c9a2 <_dtoa_r+0x49a>
 800d038:	459a      	cmp	sl, r3
 800d03a:	d1a7      	bne.n	800cf8c <_dtoa_r+0xa84>
 800d03c:	2331      	movs	r3, #49	@ 0x31
 800d03e:	f108 0801 	add.w	r8, r8, #1
 800d042:	f88a 3000 	strb.w	r3, [sl]
 800d046:	e4ac      	b.n	800c9a2 <_dtoa_r+0x49a>
 800d048:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d04a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d0a8 <_dtoa_r+0xba0>
 800d04e:	b11b      	cbz	r3, 800d058 <_dtoa_r+0xb50>
 800d050:	f10a 0308 	add.w	r3, sl, #8
 800d054:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d056:	6013      	str	r3, [r2, #0]
 800d058:	4650      	mov	r0, sl
 800d05a:	b017      	add	sp, #92	@ 0x5c
 800d05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d060:	9b07      	ldr	r3, [sp, #28]
 800d062:	2b01      	cmp	r3, #1
 800d064:	f77f ae2d 	ble.w	800ccc2 <_dtoa_r+0x7ba>
 800d068:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d06a:	9308      	str	r3, [sp, #32]
 800d06c:	2001      	movs	r0, #1
 800d06e:	e64c      	b.n	800cd0a <_dtoa_r+0x802>
 800d070:	f1bb 0f00 	cmp.w	fp, #0
 800d074:	f77f aed8 	ble.w	800ce28 <_dtoa_r+0x920>
 800d078:	4656      	mov	r6, sl
 800d07a:	4621      	mov	r1, r4
 800d07c:	9802      	ldr	r0, [sp, #8]
 800d07e:	f7ff f9b5 	bl	800c3ec <quorem>
 800d082:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d086:	f806 3b01 	strb.w	r3, [r6], #1
 800d08a:	eba6 020a 	sub.w	r2, r6, sl
 800d08e:	4593      	cmp	fp, r2
 800d090:	ddb3      	ble.n	800cffa <_dtoa_r+0xaf2>
 800d092:	2300      	movs	r3, #0
 800d094:	220a      	movs	r2, #10
 800d096:	9902      	ldr	r1, [sp, #8]
 800d098:	4648      	mov	r0, r9
 800d09a:	f000 f969 	bl	800d370 <__multadd>
 800d09e:	9002      	str	r0, [sp, #8]
 800d0a0:	e7eb      	b.n	800d07a <_dtoa_r+0xb72>
 800d0a2:	bf00      	nop
 800d0a4:	0800fc25 	.word	0x0800fc25
 800d0a8:	0800fba9 	.word	0x0800fba9

0800d0ac <_free_r>:
 800d0ac:	b538      	push	{r3, r4, r5, lr}
 800d0ae:	4605      	mov	r5, r0
 800d0b0:	2900      	cmp	r1, #0
 800d0b2:	d041      	beq.n	800d138 <_free_r+0x8c>
 800d0b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d0b8:	1f0c      	subs	r4, r1, #4
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	bfb8      	it	lt
 800d0be:	18e4      	addlt	r4, r4, r3
 800d0c0:	f000 f8e8 	bl	800d294 <__malloc_lock>
 800d0c4:	4a1d      	ldr	r2, [pc, #116]	@ (800d13c <_free_r+0x90>)
 800d0c6:	6813      	ldr	r3, [r2, #0]
 800d0c8:	b933      	cbnz	r3, 800d0d8 <_free_r+0x2c>
 800d0ca:	6063      	str	r3, [r4, #4]
 800d0cc:	6014      	str	r4, [r2, #0]
 800d0ce:	4628      	mov	r0, r5
 800d0d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0d4:	f000 b8e4 	b.w	800d2a0 <__malloc_unlock>
 800d0d8:	42a3      	cmp	r3, r4
 800d0da:	d908      	bls.n	800d0ee <_free_r+0x42>
 800d0dc:	6820      	ldr	r0, [r4, #0]
 800d0de:	1821      	adds	r1, r4, r0
 800d0e0:	428b      	cmp	r3, r1
 800d0e2:	bf01      	itttt	eq
 800d0e4:	6819      	ldreq	r1, [r3, #0]
 800d0e6:	685b      	ldreq	r3, [r3, #4]
 800d0e8:	1809      	addeq	r1, r1, r0
 800d0ea:	6021      	streq	r1, [r4, #0]
 800d0ec:	e7ed      	b.n	800d0ca <_free_r+0x1e>
 800d0ee:	461a      	mov	r2, r3
 800d0f0:	685b      	ldr	r3, [r3, #4]
 800d0f2:	b10b      	cbz	r3, 800d0f8 <_free_r+0x4c>
 800d0f4:	42a3      	cmp	r3, r4
 800d0f6:	d9fa      	bls.n	800d0ee <_free_r+0x42>
 800d0f8:	6811      	ldr	r1, [r2, #0]
 800d0fa:	1850      	adds	r0, r2, r1
 800d0fc:	42a0      	cmp	r0, r4
 800d0fe:	d10b      	bne.n	800d118 <_free_r+0x6c>
 800d100:	6820      	ldr	r0, [r4, #0]
 800d102:	4401      	add	r1, r0
 800d104:	1850      	adds	r0, r2, r1
 800d106:	6011      	str	r1, [r2, #0]
 800d108:	4283      	cmp	r3, r0
 800d10a:	d1e0      	bne.n	800d0ce <_free_r+0x22>
 800d10c:	6818      	ldr	r0, [r3, #0]
 800d10e:	685b      	ldr	r3, [r3, #4]
 800d110:	4408      	add	r0, r1
 800d112:	6053      	str	r3, [r2, #4]
 800d114:	6010      	str	r0, [r2, #0]
 800d116:	e7da      	b.n	800d0ce <_free_r+0x22>
 800d118:	d902      	bls.n	800d120 <_free_r+0x74>
 800d11a:	230c      	movs	r3, #12
 800d11c:	602b      	str	r3, [r5, #0]
 800d11e:	e7d6      	b.n	800d0ce <_free_r+0x22>
 800d120:	6820      	ldr	r0, [r4, #0]
 800d122:	1821      	adds	r1, r4, r0
 800d124:	428b      	cmp	r3, r1
 800d126:	bf02      	ittt	eq
 800d128:	6819      	ldreq	r1, [r3, #0]
 800d12a:	685b      	ldreq	r3, [r3, #4]
 800d12c:	1809      	addeq	r1, r1, r0
 800d12e:	6063      	str	r3, [r4, #4]
 800d130:	bf08      	it	eq
 800d132:	6021      	streq	r1, [r4, #0]
 800d134:	6054      	str	r4, [r2, #4]
 800d136:	e7ca      	b.n	800d0ce <_free_r+0x22>
 800d138:	bd38      	pop	{r3, r4, r5, pc}
 800d13a:	bf00      	nop
 800d13c:	200004c8 	.word	0x200004c8

0800d140 <malloc>:
 800d140:	4b02      	ldr	r3, [pc, #8]	@ (800d14c <malloc+0xc>)
 800d142:	4601      	mov	r1, r0
 800d144:	6818      	ldr	r0, [r3, #0]
 800d146:	f000 b825 	b.w	800d194 <_malloc_r>
 800d14a:	bf00      	nop
 800d14c:	20000018 	.word	0x20000018

0800d150 <sbrk_aligned>:
 800d150:	b570      	push	{r4, r5, r6, lr}
 800d152:	4e0f      	ldr	r6, [pc, #60]	@ (800d190 <sbrk_aligned+0x40>)
 800d154:	460c      	mov	r4, r1
 800d156:	4605      	mov	r5, r0
 800d158:	6831      	ldr	r1, [r6, #0]
 800d15a:	b911      	cbnz	r1, 800d162 <sbrk_aligned+0x12>
 800d15c:	f001 fe12 	bl	800ed84 <_sbrk_r>
 800d160:	6030      	str	r0, [r6, #0]
 800d162:	4621      	mov	r1, r4
 800d164:	4628      	mov	r0, r5
 800d166:	f001 fe0d 	bl	800ed84 <_sbrk_r>
 800d16a:	1c43      	adds	r3, r0, #1
 800d16c:	d103      	bne.n	800d176 <sbrk_aligned+0x26>
 800d16e:	f04f 34ff 	mov.w	r4, #4294967295
 800d172:	4620      	mov	r0, r4
 800d174:	bd70      	pop	{r4, r5, r6, pc}
 800d176:	1cc4      	adds	r4, r0, #3
 800d178:	f024 0403 	bic.w	r4, r4, #3
 800d17c:	42a0      	cmp	r0, r4
 800d17e:	d0f8      	beq.n	800d172 <sbrk_aligned+0x22>
 800d180:	1a21      	subs	r1, r4, r0
 800d182:	4628      	mov	r0, r5
 800d184:	f001 fdfe 	bl	800ed84 <_sbrk_r>
 800d188:	3001      	adds	r0, #1
 800d18a:	d1f2      	bne.n	800d172 <sbrk_aligned+0x22>
 800d18c:	e7ef      	b.n	800d16e <sbrk_aligned+0x1e>
 800d18e:	bf00      	nop
 800d190:	200004c4 	.word	0x200004c4

0800d194 <_malloc_r>:
 800d194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d198:	1ccd      	adds	r5, r1, #3
 800d19a:	4606      	mov	r6, r0
 800d19c:	f025 0503 	bic.w	r5, r5, #3
 800d1a0:	3508      	adds	r5, #8
 800d1a2:	2d0c      	cmp	r5, #12
 800d1a4:	bf38      	it	cc
 800d1a6:	250c      	movcc	r5, #12
 800d1a8:	2d00      	cmp	r5, #0
 800d1aa:	db01      	blt.n	800d1b0 <_malloc_r+0x1c>
 800d1ac:	42a9      	cmp	r1, r5
 800d1ae:	d904      	bls.n	800d1ba <_malloc_r+0x26>
 800d1b0:	230c      	movs	r3, #12
 800d1b2:	6033      	str	r3, [r6, #0]
 800d1b4:	2000      	movs	r0, #0
 800d1b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d290 <_malloc_r+0xfc>
 800d1be:	f000 f869 	bl	800d294 <__malloc_lock>
 800d1c2:	f8d8 3000 	ldr.w	r3, [r8]
 800d1c6:	461c      	mov	r4, r3
 800d1c8:	bb44      	cbnz	r4, 800d21c <_malloc_r+0x88>
 800d1ca:	4629      	mov	r1, r5
 800d1cc:	4630      	mov	r0, r6
 800d1ce:	f7ff ffbf 	bl	800d150 <sbrk_aligned>
 800d1d2:	1c43      	adds	r3, r0, #1
 800d1d4:	4604      	mov	r4, r0
 800d1d6:	d158      	bne.n	800d28a <_malloc_r+0xf6>
 800d1d8:	f8d8 4000 	ldr.w	r4, [r8]
 800d1dc:	4627      	mov	r7, r4
 800d1de:	2f00      	cmp	r7, #0
 800d1e0:	d143      	bne.n	800d26a <_malloc_r+0xd6>
 800d1e2:	2c00      	cmp	r4, #0
 800d1e4:	d04b      	beq.n	800d27e <_malloc_r+0xea>
 800d1e6:	6823      	ldr	r3, [r4, #0]
 800d1e8:	4639      	mov	r1, r7
 800d1ea:	4630      	mov	r0, r6
 800d1ec:	eb04 0903 	add.w	r9, r4, r3
 800d1f0:	f001 fdc8 	bl	800ed84 <_sbrk_r>
 800d1f4:	4581      	cmp	r9, r0
 800d1f6:	d142      	bne.n	800d27e <_malloc_r+0xea>
 800d1f8:	6821      	ldr	r1, [r4, #0]
 800d1fa:	4630      	mov	r0, r6
 800d1fc:	1a6d      	subs	r5, r5, r1
 800d1fe:	4629      	mov	r1, r5
 800d200:	f7ff ffa6 	bl	800d150 <sbrk_aligned>
 800d204:	3001      	adds	r0, #1
 800d206:	d03a      	beq.n	800d27e <_malloc_r+0xea>
 800d208:	6823      	ldr	r3, [r4, #0]
 800d20a:	442b      	add	r3, r5
 800d20c:	6023      	str	r3, [r4, #0]
 800d20e:	f8d8 3000 	ldr.w	r3, [r8]
 800d212:	685a      	ldr	r2, [r3, #4]
 800d214:	bb62      	cbnz	r2, 800d270 <_malloc_r+0xdc>
 800d216:	f8c8 7000 	str.w	r7, [r8]
 800d21a:	e00f      	b.n	800d23c <_malloc_r+0xa8>
 800d21c:	6822      	ldr	r2, [r4, #0]
 800d21e:	1b52      	subs	r2, r2, r5
 800d220:	d420      	bmi.n	800d264 <_malloc_r+0xd0>
 800d222:	2a0b      	cmp	r2, #11
 800d224:	d917      	bls.n	800d256 <_malloc_r+0xc2>
 800d226:	1961      	adds	r1, r4, r5
 800d228:	42a3      	cmp	r3, r4
 800d22a:	6025      	str	r5, [r4, #0]
 800d22c:	bf18      	it	ne
 800d22e:	6059      	strne	r1, [r3, #4]
 800d230:	6863      	ldr	r3, [r4, #4]
 800d232:	bf08      	it	eq
 800d234:	f8c8 1000 	streq.w	r1, [r8]
 800d238:	5162      	str	r2, [r4, r5]
 800d23a:	604b      	str	r3, [r1, #4]
 800d23c:	4630      	mov	r0, r6
 800d23e:	f000 f82f 	bl	800d2a0 <__malloc_unlock>
 800d242:	f104 000b 	add.w	r0, r4, #11
 800d246:	1d23      	adds	r3, r4, #4
 800d248:	f020 0007 	bic.w	r0, r0, #7
 800d24c:	1ac2      	subs	r2, r0, r3
 800d24e:	bf1c      	itt	ne
 800d250:	1a1b      	subne	r3, r3, r0
 800d252:	50a3      	strne	r3, [r4, r2]
 800d254:	e7af      	b.n	800d1b6 <_malloc_r+0x22>
 800d256:	6862      	ldr	r2, [r4, #4]
 800d258:	42a3      	cmp	r3, r4
 800d25a:	bf0c      	ite	eq
 800d25c:	f8c8 2000 	streq.w	r2, [r8]
 800d260:	605a      	strne	r2, [r3, #4]
 800d262:	e7eb      	b.n	800d23c <_malloc_r+0xa8>
 800d264:	4623      	mov	r3, r4
 800d266:	6864      	ldr	r4, [r4, #4]
 800d268:	e7ae      	b.n	800d1c8 <_malloc_r+0x34>
 800d26a:	463c      	mov	r4, r7
 800d26c:	687f      	ldr	r7, [r7, #4]
 800d26e:	e7b6      	b.n	800d1de <_malloc_r+0x4a>
 800d270:	461a      	mov	r2, r3
 800d272:	685b      	ldr	r3, [r3, #4]
 800d274:	42a3      	cmp	r3, r4
 800d276:	d1fb      	bne.n	800d270 <_malloc_r+0xdc>
 800d278:	2300      	movs	r3, #0
 800d27a:	6053      	str	r3, [r2, #4]
 800d27c:	e7de      	b.n	800d23c <_malloc_r+0xa8>
 800d27e:	230c      	movs	r3, #12
 800d280:	4630      	mov	r0, r6
 800d282:	6033      	str	r3, [r6, #0]
 800d284:	f000 f80c 	bl	800d2a0 <__malloc_unlock>
 800d288:	e794      	b.n	800d1b4 <_malloc_r+0x20>
 800d28a:	6005      	str	r5, [r0, #0]
 800d28c:	e7d6      	b.n	800d23c <_malloc_r+0xa8>
 800d28e:	bf00      	nop
 800d290:	200004c8 	.word	0x200004c8

0800d294 <__malloc_lock>:
 800d294:	4801      	ldr	r0, [pc, #4]	@ (800d29c <__malloc_lock+0x8>)
 800d296:	f7ff b892 	b.w	800c3be <__retarget_lock_acquire_recursive>
 800d29a:	bf00      	nop
 800d29c:	200004c0 	.word	0x200004c0

0800d2a0 <__malloc_unlock>:
 800d2a0:	4801      	ldr	r0, [pc, #4]	@ (800d2a8 <__malloc_unlock+0x8>)
 800d2a2:	f7ff b88d 	b.w	800c3c0 <__retarget_lock_release_recursive>
 800d2a6:	bf00      	nop
 800d2a8:	200004c0 	.word	0x200004c0

0800d2ac <_Balloc>:
 800d2ac:	b570      	push	{r4, r5, r6, lr}
 800d2ae:	69c6      	ldr	r6, [r0, #28]
 800d2b0:	4604      	mov	r4, r0
 800d2b2:	460d      	mov	r5, r1
 800d2b4:	b976      	cbnz	r6, 800d2d4 <_Balloc+0x28>
 800d2b6:	2010      	movs	r0, #16
 800d2b8:	f7ff ff42 	bl	800d140 <malloc>
 800d2bc:	4602      	mov	r2, r0
 800d2be:	61e0      	str	r0, [r4, #28]
 800d2c0:	b920      	cbnz	r0, 800d2cc <_Balloc+0x20>
 800d2c2:	4b18      	ldr	r3, [pc, #96]	@ (800d324 <_Balloc+0x78>)
 800d2c4:	216b      	movs	r1, #107	@ 0x6b
 800d2c6:	4818      	ldr	r0, [pc, #96]	@ (800d328 <_Balloc+0x7c>)
 800d2c8:	f001 fd82 	bl	800edd0 <__assert_func>
 800d2cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2d0:	6006      	str	r6, [r0, #0]
 800d2d2:	60c6      	str	r6, [r0, #12]
 800d2d4:	69e6      	ldr	r6, [r4, #28]
 800d2d6:	68f3      	ldr	r3, [r6, #12]
 800d2d8:	b183      	cbz	r3, 800d2fc <_Balloc+0x50>
 800d2da:	69e3      	ldr	r3, [r4, #28]
 800d2dc:	68db      	ldr	r3, [r3, #12]
 800d2de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d2e2:	b9b8      	cbnz	r0, 800d314 <_Balloc+0x68>
 800d2e4:	2101      	movs	r1, #1
 800d2e6:	4620      	mov	r0, r4
 800d2e8:	fa01 f605 	lsl.w	r6, r1, r5
 800d2ec:	1d72      	adds	r2, r6, #5
 800d2ee:	0092      	lsls	r2, r2, #2
 800d2f0:	f001 fd8c 	bl	800ee0c <_calloc_r>
 800d2f4:	b160      	cbz	r0, 800d310 <_Balloc+0x64>
 800d2f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d2fa:	e00e      	b.n	800d31a <_Balloc+0x6e>
 800d2fc:	2221      	movs	r2, #33	@ 0x21
 800d2fe:	2104      	movs	r1, #4
 800d300:	4620      	mov	r0, r4
 800d302:	f001 fd83 	bl	800ee0c <_calloc_r>
 800d306:	69e3      	ldr	r3, [r4, #28]
 800d308:	60f0      	str	r0, [r6, #12]
 800d30a:	68db      	ldr	r3, [r3, #12]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d1e4      	bne.n	800d2da <_Balloc+0x2e>
 800d310:	2000      	movs	r0, #0
 800d312:	bd70      	pop	{r4, r5, r6, pc}
 800d314:	6802      	ldr	r2, [r0, #0]
 800d316:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d31a:	2300      	movs	r3, #0
 800d31c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d320:	e7f7      	b.n	800d312 <_Balloc+0x66>
 800d322:	bf00      	nop
 800d324:	0800fbb6 	.word	0x0800fbb6
 800d328:	0800fc36 	.word	0x0800fc36

0800d32c <_Bfree>:
 800d32c:	b570      	push	{r4, r5, r6, lr}
 800d32e:	69c6      	ldr	r6, [r0, #28]
 800d330:	4605      	mov	r5, r0
 800d332:	460c      	mov	r4, r1
 800d334:	b976      	cbnz	r6, 800d354 <_Bfree+0x28>
 800d336:	2010      	movs	r0, #16
 800d338:	f7ff ff02 	bl	800d140 <malloc>
 800d33c:	4602      	mov	r2, r0
 800d33e:	61e8      	str	r0, [r5, #28]
 800d340:	b920      	cbnz	r0, 800d34c <_Bfree+0x20>
 800d342:	4b09      	ldr	r3, [pc, #36]	@ (800d368 <_Bfree+0x3c>)
 800d344:	218f      	movs	r1, #143	@ 0x8f
 800d346:	4809      	ldr	r0, [pc, #36]	@ (800d36c <_Bfree+0x40>)
 800d348:	f001 fd42 	bl	800edd0 <__assert_func>
 800d34c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d350:	6006      	str	r6, [r0, #0]
 800d352:	60c6      	str	r6, [r0, #12]
 800d354:	b13c      	cbz	r4, 800d366 <_Bfree+0x3a>
 800d356:	69eb      	ldr	r3, [r5, #28]
 800d358:	6862      	ldr	r2, [r4, #4]
 800d35a:	68db      	ldr	r3, [r3, #12]
 800d35c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d360:	6021      	str	r1, [r4, #0]
 800d362:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d366:	bd70      	pop	{r4, r5, r6, pc}
 800d368:	0800fbb6 	.word	0x0800fbb6
 800d36c:	0800fc36 	.word	0x0800fc36

0800d370 <__multadd>:
 800d370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d374:	f101 0c14 	add.w	ip, r1, #20
 800d378:	4607      	mov	r7, r0
 800d37a:	460c      	mov	r4, r1
 800d37c:	461e      	mov	r6, r3
 800d37e:	690d      	ldr	r5, [r1, #16]
 800d380:	2000      	movs	r0, #0
 800d382:	f8dc 3000 	ldr.w	r3, [ip]
 800d386:	3001      	adds	r0, #1
 800d388:	b299      	uxth	r1, r3
 800d38a:	4285      	cmp	r5, r0
 800d38c:	fb02 6101 	mla	r1, r2, r1, r6
 800d390:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d394:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800d398:	b289      	uxth	r1, r1
 800d39a:	fb02 3306 	mla	r3, r2, r6, r3
 800d39e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d3a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d3a6:	f84c 1b04 	str.w	r1, [ip], #4
 800d3aa:	dcea      	bgt.n	800d382 <__multadd+0x12>
 800d3ac:	b30e      	cbz	r6, 800d3f2 <__multadd+0x82>
 800d3ae:	68a3      	ldr	r3, [r4, #8]
 800d3b0:	42ab      	cmp	r3, r5
 800d3b2:	dc19      	bgt.n	800d3e8 <__multadd+0x78>
 800d3b4:	6861      	ldr	r1, [r4, #4]
 800d3b6:	4638      	mov	r0, r7
 800d3b8:	3101      	adds	r1, #1
 800d3ba:	f7ff ff77 	bl	800d2ac <_Balloc>
 800d3be:	4680      	mov	r8, r0
 800d3c0:	b928      	cbnz	r0, 800d3ce <__multadd+0x5e>
 800d3c2:	4602      	mov	r2, r0
 800d3c4:	4b0c      	ldr	r3, [pc, #48]	@ (800d3f8 <__multadd+0x88>)
 800d3c6:	21ba      	movs	r1, #186	@ 0xba
 800d3c8:	480c      	ldr	r0, [pc, #48]	@ (800d3fc <__multadd+0x8c>)
 800d3ca:	f001 fd01 	bl	800edd0 <__assert_func>
 800d3ce:	6922      	ldr	r2, [r4, #16]
 800d3d0:	f104 010c 	add.w	r1, r4, #12
 800d3d4:	300c      	adds	r0, #12
 800d3d6:	3202      	adds	r2, #2
 800d3d8:	0092      	lsls	r2, r2, #2
 800d3da:	f001 fce3 	bl	800eda4 <memcpy>
 800d3de:	4621      	mov	r1, r4
 800d3e0:	4644      	mov	r4, r8
 800d3e2:	4638      	mov	r0, r7
 800d3e4:	f7ff ffa2 	bl	800d32c <_Bfree>
 800d3e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d3ec:	3501      	adds	r5, #1
 800d3ee:	615e      	str	r6, [r3, #20]
 800d3f0:	6125      	str	r5, [r4, #16]
 800d3f2:	4620      	mov	r0, r4
 800d3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3f8:	0800fc25 	.word	0x0800fc25
 800d3fc:	0800fc36 	.word	0x0800fc36

0800d400 <__s2b>:
 800d400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d404:	4615      	mov	r5, r2
 800d406:	461f      	mov	r7, r3
 800d408:	2209      	movs	r2, #9
 800d40a:	3308      	adds	r3, #8
 800d40c:	460c      	mov	r4, r1
 800d40e:	4606      	mov	r6, r0
 800d410:	2100      	movs	r1, #0
 800d412:	fb93 f3f2 	sdiv	r3, r3, r2
 800d416:	2201      	movs	r2, #1
 800d418:	429a      	cmp	r2, r3
 800d41a:	db09      	blt.n	800d430 <__s2b+0x30>
 800d41c:	4630      	mov	r0, r6
 800d41e:	f7ff ff45 	bl	800d2ac <_Balloc>
 800d422:	b940      	cbnz	r0, 800d436 <__s2b+0x36>
 800d424:	4602      	mov	r2, r0
 800d426:	4b19      	ldr	r3, [pc, #100]	@ (800d48c <__s2b+0x8c>)
 800d428:	21d3      	movs	r1, #211	@ 0xd3
 800d42a:	4819      	ldr	r0, [pc, #100]	@ (800d490 <__s2b+0x90>)
 800d42c:	f001 fcd0 	bl	800edd0 <__assert_func>
 800d430:	0052      	lsls	r2, r2, #1
 800d432:	3101      	adds	r1, #1
 800d434:	e7f0      	b.n	800d418 <__s2b+0x18>
 800d436:	9b08      	ldr	r3, [sp, #32]
 800d438:	2d09      	cmp	r5, #9
 800d43a:	6143      	str	r3, [r0, #20]
 800d43c:	f04f 0301 	mov.w	r3, #1
 800d440:	6103      	str	r3, [r0, #16]
 800d442:	dd16      	ble.n	800d472 <__s2b+0x72>
 800d444:	f104 0909 	add.w	r9, r4, #9
 800d448:	442c      	add	r4, r5
 800d44a:	46c8      	mov	r8, r9
 800d44c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d450:	4601      	mov	r1, r0
 800d452:	220a      	movs	r2, #10
 800d454:	4630      	mov	r0, r6
 800d456:	3b30      	subs	r3, #48	@ 0x30
 800d458:	f7ff ff8a 	bl	800d370 <__multadd>
 800d45c:	45a0      	cmp	r8, r4
 800d45e:	d1f5      	bne.n	800d44c <__s2b+0x4c>
 800d460:	f1a5 0408 	sub.w	r4, r5, #8
 800d464:	444c      	add	r4, r9
 800d466:	1b2d      	subs	r5, r5, r4
 800d468:	1963      	adds	r3, r4, r5
 800d46a:	42bb      	cmp	r3, r7
 800d46c:	db04      	blt.n	800d478 <__s2b+0x78>
 800d46e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d472:	340a      	adds	r4, #10
 800d474:	2509      	movs	r5, #9
 800d476:	e7f6      	b.n	800d466 <__s2b+0x66>
 800d478:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d47c:	4601      	mov	r1, r0
 800d47e:	220a      	movs	r2, #10
 800d480:	4630      	mov	r0, r6
 800d482:	3b30      	subs	r3, #48	@ 0x30
 800d484:	f7ff ff74 	bl	800d370 <__multadd>
 800d488:	e7ee      	b.n	800d468 <__s2b+0x68>
 800d48a:	bf00      	nop
 800d48c:	0800fc25 	.word	0x0800fc25
 800d490:	0800fc36 	.word	0x0800fc36

0800d494 <__hi0bits>:
 800d494:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d498:	4603      	mov	r3, r0
 800d49a:	bf36      	itet	cc
 800d49c:	0403      	lslcc	r3, r0, #16
 800d49e:	2000      	movcs	r0, #0
 800d4a0:	2010      	movcc	r0, #16
 800d4a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d4a6:	bf3c      	itt	cc
 800d4a8:	021b      	lslcc	r3, r3, #8
 800d4aa:	3008      	addcc	r0, #8
 800d4ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4b0:	bf3c      	itt	cc
 800d4b2:	011b      	lslcc	r3, r3, #4
 800d4b4:	3004      	addcc	r0, #4
 800d4b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4ba:	bf3c      	itt	cc
 800d4bc:	009b      	lslcc	r3, r3, #2
 800d4be:	3002      	addcc	r0, #2
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	db05      	blt.n	800d4d0 <__hi0bits+0x3c>
 800d4c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d4c8:	f100 0001 	add.w	r0, r0, #1
 800d4cc:	bf08      	it	eq
 800d4ce:	2020      	moveq	r0, #32
 800d4d0:	4770      	bx	lr

0800d4d2 <__lo0bits>:
 800d4d2:	6803      	ldr	r3, [r0, #0]
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	f013 0007 	ands.w	r0, r3, #7
 800d4da:	d00b      	beq.n	800d4f4 <__lo0bits+0x22>
 800d4dc:	07d9      	lsls	r1, r3, #31
 800d4de:	d421      	bmi.n	800d524 <__lo0bits+0x52>
 800d4e0:	0798      	lsls	r0, r3, #30
 800d4e2:	bf47      	ittee	mi
 800d4e4:	085b      	lsrmi	r3, r3, #1
 800d4e6:	2001      	movmi	r0, #1
 800d4e8:	089b      	lsrpl	r3, r3, #2
 800d4ea:	2002      	movpl	r0, #2
 800d4ec:	bf4c      	ite	mi
 800d4ee:	6013      	strmi	r3, [r2, #0]
 800d4f0:	6013      	strpl	r3, [r2, #0]
 800d4f2:	4770      	bx	lr
 800d4f4:	b299      	uxth	r1, r3
 800d4f6:	b909      	cbnz	r1, 800d4fc <__lo0bits+0x2a>
 800d4f8:	0c1b      	lsrs	r3, r3, #16
 800d4fa:	2010      	movs	r0, #16
 800d4fc:	b2d9      	uxtb	r1, r3
 800d4fe:	b909      	cbnz	r1, 800d504 <__lo0bits+0x32>
 800d500:	3008      	adds	r0, #8
 800d502:	0a1b      	lsrs	r3, r3, #8
 800d504:	0719      	lsls	r1, r3, #28
 800d506:	bf04      	itt	eq
 800d508:	091b      	lsreq	r3, r3, #4
 800d50a:	3004      	addeq	r0, #4
 800d50c:	0799      	lsls	r1, r3, #30
 800d50e:	bf04      	itt	eq
 800d510:	089b      	lsreq	r3, r3, #2
 800d512:	3002      	addeq	r0, #2
 800d514:	07d9      	lsls	r1, r3, #31
 800d516:	d403      	bmi.n	800d520 <__lo0bits+0x4e>
 800d518:	085b      	lsrs	r3, r3, #1
 800d51a:	f100 0001 	add.w	r0, r0, #1
 800d51e:	d003      	beq.n	800d528 <__lo0bits+0x56>
 800d520:	6013      	str	r3, [r2, #0]
 800d522:	4770      	bx	lr
 800d524:	2000      	movs	r0, #0
 800d526:	4770      	bx	lr
 800d528:	2020      	movs	r0, #32
 800d52a:	4770      	bx	lr

0800d52c <__i2b>:
 800d52c:	b510      	push	{r4, lr}
 800d52e:	460c      	mov	r4, r1
 800d530:	2101      	movs	r1, #1
 800d532:	f7ff febb 	bl	800d2ac <_Balloc>
 800d536:	4602      	mov	r2, r0
 800d538:	b928      	cbnz	r0, 800d546 <__i2b+0x1a>
 800d53a:	4b05      	ldr	r3, [pc, #20]	@ (800d550 <__i2b+0x24>)
 800d53c:	f240 1145 	movw	r1, #325	@ 0x145
 800d540:	4804      	ldr	r0, [pc, #16]	@ (800d554 <__i2b+0x28>)
 800d542:	f001 fc45 	bl	800edd0 <__assert_func>
 800d546:	2301      	movs	r3, #1
 800d548:	6144      	str	r4, [r0, #20]
 800d54a:	6103      	str	r3, [r0, #16]
 800d54c:	bd10      	pop	{r4, pc}
 800d54e:	bf00      	nop
 800d550:	0800fc25 	.word	0x0800fc25
 800d554:	0800fc36 	.word	0x0800fc36

0800d558 <__multiply>:
 800d558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d55c:	4617      	mov	r7, r2
 800d55e:	690a      	ldr	r2, [r1, #16]
 800d560:	4689      	mov	r9, r1
 800d562:	b085      	sub	sp, #20
 800d564:	693b      	ldr	r3, [r7, #16]
 800d566:	429a      	cmp	r2, r3
 800d568:	bfa2      	ittt	ge
 800d56a:	463b      	movge	r3, r7
 800d56c:	460f      	movge	r7, r1
 800d56e:	4699      	movge	r9, r3
 800d570:	693d      	ldr	r5, [r7, #16]
 800d572:	68bb      	ldr	r3, [r7, #8]
 800d574:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d578:	6879      	ldr	r1, [r7, #4]
 800d57a:	eb05 060a 	add.w	r6, r5, sl
 800d57e:	42b3      	cmp	r3, r6
 800d580:	bfb8      	it	lt
 800d582:	3101      	addlt	r1, #1
 800d584:	f7ff fe92 	bl	800d2ac <_Balloc>
 800d588:	b930      	cbnz	r0, 800d598 <__multiply+0x40>
 800d58a:	4602      	mov	r2, r0
 800d58c:	4b42      	ldr	r3, [pc, #264]	@ (800d698 <__multiply+0x140>)
 800d58e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d592:	4842      	ldr	r0, [pc, #264]	@ (800d69c <__multiply+0x144>)
 800d594:	f001 fc1c 	bl	800edd0 <__assert_func>
 800d598:	f100 0414 	add.w	r4, r0, #20
 800d59c:	2200      	movs	r2, #0
 800d59e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d5a2:	4623      	mov	r3, r4
 800d5a4:	4573      	cmp	r3, lr
 800d5a6:	d320      	bcc.n	800d5ea <__multiply+0x92>
 800d5a8:	f107 0814 	add.w	r8, r7, #20
 800d5ac:	f109 0114 	add.w	r1, r9, #20
 800d5b0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d5b4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d5b8:	9302      	str	r3, [sp, #8]
 800d5ba:	1beb      	subs	r3, r5, r7
 800d5bc:	3715      	adds	r7, #21
 800d5be:	3b15      	subs	r3, #21
 800d5c0:	f023 0303 	bic.w	r3, r3, #3
 800d5c4:	3304      	adds	r3, #4
 800d5c6:	42bd      	cmp	r5, r7
 800d5c8:	bf38      	it	cc
 800d5ca:	2304      	movcc	r3, #4
 800d5cc:	9301      	str	r3, [sp, #4]
 800d5ce:	9b02      	ldr	r3, [sp, #8]
 800d5d0:	9103      	str	r1, [sp, #12]
 800d5d2:	428b      	cmp	r3, r1
 800d5d4:	d80c      	bhi.n	800d5f0 <__multiply+0x98>
 800d5d6:	2e00      	cmp	r6, #0
 800d5d8:	dd03      	ble.n	800d5e2 <__multiply+0x8a>
 800d5da:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d057      	beq.n	800d692 <__multiply+0x13a>
 800d5e2:	6106      	str	r6, [r0, #16]
 800d5e4:	b005      	add	sp, #20
 800d5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5ea:	f843 2b04 	str.w	r2, [r3], #4
 800d5ee:	e7d9      	b.n	800d5a4 <__multiply+0x4c>
 800d5f0:	f8b1 a000 	ldrh.w	sl, [r1]
 800d5f4:	f1ba 0f00 	cmp.w	sl, #0
 800d5f8:	d021      	beq.n	800d63e <__multiply+0xe6>
 800d5fa:	46c4      	mov	ip, r8
 800d5fc:	46a1      	mov	r9, r4
 800d5fe:	2700      	movs	r7, #0
 800d600:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d604:	f8d9 3000 	ldr.w	r3, [r9]
 800d608:	fa1f fb82 	uxth.w	fp, r2
 800d60c:	4565      	cmp	r5, ip
 800d60e:	b29b      	uxth	r3, r3
 800d610:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d614:	fb0a 330b 	mla	r3, sl, fp, r3
 800d618:	443b      	add	r3, r7
 800d61a:	f8d9 7000 	ldr.w	r7, [r9]
 800d61e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800d622:	fb0a 7202 	mla	r2, sl, r2, r7
 800d626:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d62a:	b29b      	uxth	r3, r3
 800d62c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d630:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d634:	f849 3b04 	str.w	r3, [r9], #4
 800d638:	d8e2      	bhi.n	800d600 <__multiply+0xa8>
 800d63a:	9b01      	ldr	r3, [sp, #4]
 800d63c:	50e7      	str	r7, [r4, r3]
 800d63e:	9b03      	ldr	r3, [sp, #12]
 800d640:	3104      	adds	r1, #4
 800d642:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d646:	f1b9 0f00 	cmp.w	r9, #0
 800d64a:	d020      	beq.n	800d68e <__multiply+0x136>
 800d64c:	6823      	ldr	r3, [r4, #0]
 800d64e:	4647      	mov	r7, r8
 800d650:	46a4      	mov	ip, r4
 800d652:	f04f 0a00 	mov.w	sl, #0
 800d656:	f8b7 b000 	ldrh.w	fp, [r7]
 800d65a:	b29b      	uxth	r3, r3
 800d65c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d660:	fb09 220b 	mla	r2, r9, fp, r2
 800d664:	4452      	add	r2, sl
 800d666:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d66a:	f84c 3b04 	str.w	r3, [ip], #4
 800d66e:	f857 3b04 	ldr.w	r3, [r7], #4
 800d672:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d676:	f8bc 3000 	ldrh.w	r3, [ip]
 800d67a:	42bd      	cmp	r5, r7
 800d67c:	fb09 330a 	mla	r3, r9, sl, r3
 800d680:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d684:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d688:	d8e5      	bhi.n	800d656 <__multiply+0xfe>
 800d68a:	9a01      	ldr	r2, [sp, #4]
 800d68c:	50a3      	str	r3, [r4, r2]
 800d68e:	3404      	adds	r4, #4
 800d690:	e79d      	b.n	800d5ce <__multiply+0x76>
 800d692:	3e01      	subs	r6, #1
 800d694:	e79f      	b.n	800d5d6 <__multiply+0x7e>
 800d696:	bf00      	nop
 800d698:	0800fc25 	.word	0x0800fc25
 800d69c:	0800fc36 	.word	0x0800fc36

0800d6a0 <__pow5mult>:
 800d6a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6a4:	4615      	mov	r5, r2
 800d6a6:	f012 0203 	ands.w	r2, r2, #3
 800d6aa:	4607      	mov	r7, r0
 800d6ac:	460e      	mov	r6, r1
 800d6ae:	d007      	beq.n	800d6c0 <__pow5mult+0x20>
 800d6b0:	3a01      	subs	r2, #1
 800d6b2:	4c25      	ldr	r4, [pc, #148]	@ (800d748 <__pow5mult+0xa8>)
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d6ba:	f7ff fe59 	bl	800d370 <__multadd>
 800d6be:	4606      	mov	r6, r0
 800d6c0:	10ad      	asrs	r5, r5, #2
 800d6c2:	d03d      	beq.n	800d740 <__pow5mult+0xa0>
 800d6c4:	69fc      	ldr	r4, [r7, #28]
 800d6c6:	b97c      	cbnz	r4, 800d6e8 <__pow5mult+0x48>
 800d6c8:	2010      	movs	r0, #16
 800d6ca:	f7ff fd39 	bl	800d140 <malloc>
 800d6ce:	4602      	mov	r2, r0
 800d6d0:	61f8      	str	r0, [r7, #28]
 800d6d2:	b928      	cbnz	r0, 800d6e0 <__pow5mult+0x40>
 800d6d4:	4b1d      	ldr	r3, [pc, #116]	@ (800d74c <__pow5mult+0xac>)
 800d6d6:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d6da:	481d      	ldr	r0, [pc, #116]	@ (800d750 <__pow5mult+0xb0>)
 800d6dc:	f001 fb78 	bl	800edd0 <__assert_func>
 800d6e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d6e4:	6004      	str	r4, [r0, #0]
 800d6e6:	60c4      	str	r4, [r0, #12]
 800d6e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d6ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d6f0:	b94c      	cbnz	r4, 800d706 <__pow5mult+0x66>
 800d6f2:	f240 2171 	movw	r1, #625	@ 0x271
 800d6f6:	4638      	mov	r0, r7
 800d6f8:	f7ff ff18 	bl	800d52c <__i2b>
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	4604      	mov	r4, r0
 800d700:	f8c8 0008 	str.w	r0, [r8, #8]
 800d704:	6003      	str	r3, [r0, #0]
 800d706:	f04f 0900 	mov.w	r9, #0
 800d70a:	07eb      	lsls	r3, r5, #31
 800d70c:	d50a      	bpl.n	800d724 <__pow5mult+0x84>
 800d70e:	4631      	mov	r1, r6
 800d710:	4622      	mov	r2, r4
 800d712:	4638      	mov	r0, r7
 800d714:	f7ff ff20 	bl	800d558 <__multiply>
 800d718:	4680      	mov	r8, r0
 800d71a:	4631      	mov	r1, r6
 800d71c:	4638      	mov	r0, r7
 800d71e:	4646      	mov	r6, r8
 800d720:	f7ff fe04 	bl	800d32c <_Bfree>
 800d724:	106d      	asrs	r5, r5, #1
 800d726:	d00b      	beq.n	800d740 <__pow5mult+0xa0>
 800d728:	6820      	ldr	r0, [r4, #0]
 800d72a:	b938      	cbnz	r0, 800d73c <__pow5mult+0x9c>
 800d72c:	4622      	mov	r2, r4
 800d72e:	4621      	mov	r1, r4
 800d730:	4638      	mov	r0, r7
 800d732:	f7ff ff11 	bl	800d558 <__multiply>
 800d736:	6020      	str	r0, [r4, #0]
 800d738:	f8c0 9000 	str.w	r9, [r0]
 800d73c:	4604      	mov	r4, r0
 800d73e:	e7e4      	b.n	800d70a <__pow5mult+0x6a>
 800d740:	4630      	mov	r0, r6
 800d742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d746:	bf00      	nop
 800d748:	0800fd48 	.word	0x0800fd48
 800d74c:	0800fbb6 	.word	0x0800fbb6
 800d750:	0800fc36 	.word	0x0800fc36

0800d754 <__lshift>:
 800d754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d758:	460c      	mov	r4, r1
 800d75a:	4607      	mov	r7, r0
 800d75c:	4691      	mov	r9, r2
 800d75e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d762:	6923      	ldr	r3, [r4, #16]
 800d764:	6849      	ldr	r1, [r1, #4]
 800d766:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d76a:	68a3      	ldr	r3, [r4, #8]
 800d76c:	f108 0601 	add.w	r6, r8, #1
 800d770:	42b3      	cmp	r3, r6
 800d772:	db0b      	blt.n	800d78c <__lshift+0x38>
 800d774:	4638      	mov	r0, r7
 800d776:	f7ff fd99 	bl	800d2ac <_Balloc>
 800d77a:	4605      	mov	r5, r0
 800d77c:	b948      	cbnz	r0, 800d792 <__lshift+0x3e>
 800d77e:	4602      	mov	r2, r0
 800d780:	4b28      	ldr	r3, [pc, #160]	@ (800d824 <__lshift+0xd0>)
 800d782:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d786:	4828      	ldr	r0, [pc, #160]	@ (800d828 <__lshift+0xd4>)
 800d788:	f001 fb22 	bl	800edd0 <__assert_func>
 800d78c:	3101      	adds	r1, #1
 800d78e:	005b      	lsls	r3, r3, #1
 800d790:	e7ee      	b.n	800d770 <__lshift+0x1c>
 800d792:	2300      	movs	r3, #0
 800d794:	f100 0114 	add.w	r1, r0, #20
 800d798:	f100 0210 	add.w	r2, r0, #16
 800d79c:	4618      	mov	r0, r3
 800d79e:	4553      	cmp	r3, sl
 800d7a0:	db33      	blt.n	800d80a <__lshift+0xb6>
 800d7a2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d7a6:	f104 0314 	add.w	r3, r4, #20
 800d7aa:	6920      	ldr	r0, [r4, #16]
 800d7ac:	f019 091f 	ands.w	r9, r9, #31
 800d7b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d7b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d7b8:	d02b      	beq.n	800d812 <__lshift+0xbe>
 800d7ba:	f1c9 0e20 	rsb	lr, r9, #32
 800d7be:	468a      	mov	sl, r1
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	6818      	ldr	r0, [r3, #0]
 800d7c4:	fa00 f009 	lsl.w	r0, r0, r9
 800d7c8:	4310      	orrs	r0, r2
 800d7ca:	f84a 0b04 	str.w	r0, [sl], #4
 800d7ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7d2:	459c      	cmp	ip, r3
 800d7d4:	fa22 f20e 	lsr.w	r2, r2, lr
 800d7d8:	d8f3      	bhi.n	800d7c2 <__lshift+0x6e>
 800d7da:	ebac 0304 	sub.w	r3, ip, r4
 800d7de:	f104 0015 	add.w	r0, r4, #21
 800d7e2:	3b15      	subs	r3, #21
 800d7e4:	f023 0303 	bic.w	r3, r3, #3
 800d7e8:	3304      	adds	r3, #4
 800d7ea:	4560      	cmp	r0, ip
 800d7ec:	bf88      	it	hi
 800d7ee:	2304      	movhi	r3, #4
 800d7f0:	50ca      	str	r2, [r1, r3]
 800d7f2:	b10a      	cbz	r2, 800d7f8 <__lshift+0xa4>
 800d7f4:	f108 0602 	add.w	r6, r8, #2
 800d7f8:	3e01      	subs	r6, #1
 800d7fa:	4638      	mov	r0, r7
 800d7fc:	4621      	mov	r1, r4
 800d7fe:	612e      	str	r6, [r5, #16]
 800d800:	f7ff fd94 	bl	800d32c <_Bfree>
 800d804:	4628      	mov	r0, r5
 800d806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d80a:	3301      	adds	r3, #1
 800d80c:	f842 0f04 	str.w	r0, [r2, #4]!
 800d810:	e7c5      	b.n	800d79e <__lshift+0x4a>
 800d812:	3904      	subs	r1, #4
 800d814:	f853 2b04 	ldr.w	r2, [r3], #4
 800d818:	459c      	cmp	ip, r3
 800d81a:	f841 2f04 	str.w	r2, [r1, #4]!
 800d81e:	d8f9      	bhi.n	800d814 <__lshift+0xc0>
 800d820:	e7ea      	b.n	800d7f8 <__lshift+0xa4>
 800d822:	bf00      	nop
 800d824:	0800fc25 	.word	0x0800fc25
 800d828:	0800fc36 	.word	0x0800fc36

0800d82c <__mcmp>:
 800d82c:	4603      	mov	r3, r0
 800d82e:	690a      	ldr	r2, [r1, #16]
 800d830:	6900      	ldr	r0, [r0, #16]
 800d832:	1a80      	subs	r0, r0, r2
 800d834:	b530      	push	{r4, r5, lr}
 800d836:	d10e      	bne.n	800d856 <__mcmp+0x2a>
 800d838:	3314      	adds	r3, #20
 800d83a:	3114      	adds	r1, #20
 800d83c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d840:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d844:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d848:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d84c:	4295      	cmp	r5, r2
 800d84e:	d003      	beq.n	800d858 <__mcmp+0x2c>
 800d850:	d205      	bcs.n	800d85e <__mcmp+0x32>
 800d852:	f04f 30ff 	mov.w	r0, #4294967295
 800d856:	bd30      	pop	{r4, r5, pc}
 800d858:	42a3      	cmp	r3, r4
 800d85a:	d3f3      	bcc.n	800d844 <__mcmp+0x18>
 800d85c:	e7fb      	b.n	800d856 <__mcmp+0x2a>
 800d85e:	2001      	movs	r0, #1
 800d860:	e7f9      	b.n	800d856 <__mcmp+0x2a>
	...

0800d864 <__mdiff>:
 800d864:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d868:	4689      	mov	r9, r1
 800d86a:	4606      	mov	r6, r0
 800d86c:	4611      	mov	r1, r2
 800d86e:	4614      	mov	r4, r2
 800d870:	4648      	mov	r0, r9
 800d872:	f7ff ffdb 	bl	800d82c <__mcmp>
 800d876:	1e05      	subs	r5, r0, #0
 800d878:	d112      	bne.n	800d8a0 <__mdiff+0x3c>
 800d87a:	4629      	mov	r1, r5
 800d87c:	4630      	mov	r0, r6
 800d87e:	f7ff fd15 	bl	800d2ac <_Balloc>
 800d882:	4602      	mov	r2, r0
 800d884:	b928      	cbnz	r0, 800d892 <__mdiff+0x2e>
 800d886:	4b41      	ldr	r3, [pc, #260]	@ (800d98c <__mdiff+0x128>)
 800d888:	f240 2137 	movw	r1, #567	@ 0x237
 800d88c:	4840      	ldr	r0, [pc, #256]	@ (800d990 <__mdiff+0x12c>)
 800d88e:	f001 fa9f 	bl	800edd0 <__assert_func>
 800d892:	2301      	movs	r3, #1
 800d894:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d898:	4610      	mov	r0, r2
 800d89a:	b003      	add	sp, #12
 800d89c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8a0:	bfbc      	itt	lt
 800d8a2:	464b      	movlt	r3, r9
 800d8a4:	46a1      	movlt	r9, r4
 800d8a6:	4630      	mov	r0, r6
 800d8a8:	bfb8      	it	lt
 800d8aa:	2501      	movlt	r5, #1
 800d8ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d8b0:	bfb4      	ite	lt
 800d8b2:	461c      	movlt	r4, r3
 800d8b4:	2500      	movge	r5, #0
 800d8b6:	f7ff fcf9 	bl	800d2ac <_Balloc>
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	b918      	cbnz	r0, 800d8c6 <__mdiff+0x62>
 800d8be:	4b33      	ldr	r3, [pc, #204]	@ (800d98c <__mdiff+0x128>)
 800d8c0:	f240 2145 	movw	r1, #581	@ 0x245
 800d8c4:	e7e2      	b.n	800d88c <__mdiff+0x28>
 800d8c6:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d8ca:	f104 0e14 	add.w	lr, r4, #20
 800d8ce:	6926      	ldr	r6, [r4, #16]
 800d8d0:	f100 0b14 	add.w	fp, r0, #20
 800d8d4:	60c5      	str	r5, [r0, #12]
 800d8d6:	f109 0514 	add.w	r5, r9, #20
 800d8da:	f109 0310 	add.w	r3, r9, #16
 800d8de:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d8e2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d8e6:	46d9      	mov	r9, fp
 800d8e8:	f04f 0c00 	mov.w	ip, #0
 800d8ec:	9301      	str	r3, [sp, #4]
 800d8ee:	9b01      	ldr	r3, [sp, #4]
 800d8f0:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d8f4:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d8f8:	4576      	cmp	r6, lr
 800d8fa:	9301      	str	r3, [sp, #4]
 800d8fc:	fa1f f38a 	uxth.w	r3, sl
 800d900:	4619      	mov	r1, r3
 800d902:	b283      	uxth	r3, r0
 800d904:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800d908:	eba1 0303 	sub.w	r3, r1, r3
 800d90c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d910:	4463      	add	r3, ip
 800d912:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d916:	b29b      	uxth	r3, r3
 800d918:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d91c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d920:	f849 3b04 	str.w	r3, [r9], #4
 800d924:	d8e3      	bhi.n	800d8ee <__mdiff+0x8a>
 800d926:	1b33      	subs	r3, r6, r4
 800d928:	3415      	adds	r4, #21
 800d92a:	3b15      	subs	r3, #21
 800d92c:	f023 0303 	bic.w	r3, r3, #3
 800d930:	3304      	adds	r3, #4
 800d932:	42a6      	cmp	r6, r4
 800d934:	bf38      	it	cc
 800d936:	2304      	movcc	r3, #4
 800d938:	441d      	add	r5, r3
 800d93a:	445b      	add	r3, fp
 800d93c:	462c      	mov	r4, r5
 800d93e:	461e      	mov	r6, r3
 800d940:	4544      	cmp	r4, r8
 800d942:	d30e      	bcc.n	800d962 <__mdiff+0xfe>
 800d944:	f108 0103 	add.w	r1, r8, #3
 800d948:	1b49      	subs	r1, r1, r5
 800d94a:	3d03      	subs	r5, #3
 800d94c:	f021 0103 	bic.w	r1, r1, #3
 800d950:	45a8      	cmp	r8, r5
 800d952:	bf38      	it	cc
 800d954:	2100      	movcc	r1, #0
 800d956:	440b      	add	r3, r1
 800d958:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d95c:	b199      	cbz	r1, 800d986 <__mdiff+0x122>
 800d95e:	6117      	str	r7, [r2, #16]
 800d960:	e79a      	b.n	800d898 <__mdiff+0x34>
 800d962:	f854 1b04 	ldr.w	r1, [r4], #4
 800d966:	46e6      	mov	lr, ip
 800d968:	fa1f fc81 	uxth.w	ip, r1
 800d96c:	0c08      	lsrs	r0, r1, #16
 800d96e:	4471      	add	r1, lr
 800d970:	44f4      	add	ip, lr
 800d972:	b289      	uxth	r1, r1
 800d974:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d978:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d97c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d980:	f846 1b04 	str.w	r1, [r6], #4
 800d984:	e7dc      	b.n	800d940 <__mdiff+0xdc>
 800d986:	3f01      	subs	r7, #1
 800d988:	e7e6      	b.n	800d958 <__mdiff+0xf4>
 800d98a:	bf00      	nop
 800d98c:	0800fc25 	.word	0x0800fc25
 800d990:	0800fc36 	.word	0x0800fc36

0800d994 <__ulp>:
 800d994:	b082      	sub	sp, #8
 800d996:	4b11      	ldr	r3, [pc, #68]	@ (800d9dc <__ulp+0x48>)
 800d998:	ed8d 0b00 	vstr	d0, [sp]
 800d99c:	9a01      	ldr	r2, [sp, #4]
 800d99e:	4013      	ands	r3, r2
 800d9a0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	dc08      	bgt.n	800d9ba <__ulp+0x26>
 800d9a8:	425b      	negs	r3, r3
 800d9aa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d9ae:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d9b2:	da04      	bge.n	800d9be <__ulp+0x2a>
 800d9b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d9b8:	4113      	asrs	r3, r2
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	e008      	b.n	800d9d0 <__ulp+0x3c>
 800d9be:	f1a2 0314 	sub.w	r3, r2, #20
 800d9c2:	2b1e      	cmp	r3, #30
 800d9c4:	bfd6      	itet	le
 800d9c6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d9ca:	2201      	movgt	r2, #1
 800d9cc:	40da      	lsrle	r2, r3
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	4619      	mov	r1, r3
 800d9d2:	4610      	mov	r0, r2
 800d9d4:	ec41 0b10 	vmov	d0, r0, r1
 800d9d8:	b002      	add	sp, #8
 800d9da:	4770      	bx	lr
 800d9dc:	7ff00000 	.word	0x7ff00000

0800d9e0 <__b2d>:
 800d9e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9e4:	6906      	ldr	r6, [r0, #16]
 800d9e6:	f100 0814 	add.w	r8, r0, #20
 800d9ea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d9ee:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d9f2:	1f37      	subs	r7, r6, #4
 800d9f4:	4610      	mov	r0, r2
 800d9f6:	f7ff fd4d 	bl	800d494 <__hi0bits>
 800d9fa:	f1c0 0320 	rsb	r3, r0, #32
 800d9fe:	280a      	cmp	r0, #10
 800da00:	600b      	str	r3, [r1, #0]
 800da02:	491d      	ldr	r1, [pc, #116]	@ (800da78 <__b2d+0x98>)
 800da04:	dc16      	bgt.n	800da34 <__b2d+0x54>
 800da06:	f1c0 0c0b 	rsb	ip, r0, #11
 800da0a:	45b8      	cmp	r8, r7
 800da0c:	f100 0015 	add.w	r0, r0, #21
 800da10:	fa22 f30c 	lsr.w	r3, r2, ip
 800da14:	fa02 f000 	lsl.w	r0, r2, r0
 800da18:	ea43 0501 	orr.w	r5, r3, r1
 800da1c:	bf34      	ite	cc
 800da1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800da22:	2300      	movcs	r3, #0
 800da24:	fa23 f30c 	lsr.w	r3, r3, ip
 800da28:	4303      	orrs	r3, r0
 800da2a:	461c      	mov	r4, r3
 800da2c:	ec45 4b10 	vmov	d0, r4, r5
 800da30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da34:	45b8      	cmp	r8, r7
 800da36:	bf3a      	itte	cc
 800da38:	f1a6 0708 	subcc.w	r7, r6, #8
 800da3c:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800da40:	2300      	movcs	r3, #0
 800da42:	380b      	subs	r0, #11
 800da44:	d014      	beq.n	800da70 <__b2d+0x90>
 800da46:	f1c0 0120 	rsb	r1, r0, #32
 800da4a:	4082      	lsls	r2, r0
 800da4c:	4547      	cmp	r7, r8
 800da4e:	fa23 f401 	lsr.w	r4, r3, r1
 800da52:	fa03 f300 	lsl.w	r3, r3, r0
 800da56:	ea42 0204 	orr.w	r2, r2, r4
 800da5a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800da5e:	bf8c      	ite	hi
 800da60:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800da64:	2200      	movls	r2, #0
 800da66:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800da6a:	40ca      	lsrs	r2, r1
 800da6c:	4313      	orrs	r3, r2
 800da6e:	e7dc      	b.n	800da2a <__b2d+0x4a>
 800da70:	ea42 0501 	orr.w	r5, r2, r1
 800da74:	e7d9      	b.n	800da2a <__b2d+0x4a>
 800da76:	bf00      	nop
 800da78:	3ff00000 	.word	0x3ff00000

0800da7c <__d2b>:
 800da7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800da80:	460f      	mov	r7, r1
 800da82:	2101      	movs	r1, #1
 800da84:	4616      	mov	r6, r2
 800da86:	ec59 8b10 	vmov	r8, r9, d0
 800da8a:	f7ff fc0f 	bl	800d2ac <_Balloc>
 800da8e:	4604      	mov	r4, r0
 800da90:	b930      	cbnz	r0, 800daa0 <__d2b+0x24>
 800da92:	4602      	mov	r2, r0
 800da94:	4b23      	ldr	r3, [pc, #140]	@ (800db24 <__d2b+0xa8>)
 800da96:	f240 310f 	movw	r1, #783	@ 0x30f
 800da9a:	4823      	ldr	r0, [pc, #140]	@ (800db28 <__d2b+0xac>)
 800da9c:	f001 f998 	bl	800edd0 <__assert_func>
 800daa0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800daa4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800daa8:	b10d      	cbz	r5, 800daae <__d2b+0x32>
 800daaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800daae:	9301      	str	r3, [sp, #4]
 800dab0:	f1b8 0300 	subs.w	r3, r8, #0
 800dab4:	d023      	beq.n	800dafe <__d2b+0x82>
 800dab6:	4668      	mov	r0, sp
 800dab8:	9300      	str	r3, [sp, #0]
 800daba:	f7ff fd0a 	bl	800d4d2 <__lo0bits>
 800dabe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dac2:	b1d0      	cbz	r0, 800dafa <__d2b+0x7e>
 800dac4:	f1c0 0320 	rsb	r3, r0, #32
 800dac8:	fa02 f303 	lsl.w	r3, r2, r3
 800dacc:	40c2      	lsrs	r2, r0
 800dace:	430b      	orrs	r3, r1
 800dad0:	9201      	str	r2, [sp, #4]
 800dad2:	6163      	str	r3, [r4, #20]
 800dad4:	9b01      	ldr	r3, [sp, #4]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	61a3      	str	r3, [r4, #24]
 800dada:	bf0c      	ite	eq
 800dadc:	2201      	moveq	r2, #1
 800dade:	2202      	movne	r2, #2
 800dae0:	6122      	str	r2, [r4, #16]
 800dae2:	b1a5      	cbz	r5, 800db0e <__d2b+0x92>
 800dae4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dae8:	4405      	add	r5, r0
 800daea:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800daee:	603d      	str	r5, [r7, #0]
 800daf0:	6030      	str	r0, [r6, #0]
 800daf2:	4620      	mov	r0, r4
 800daf4:	b003      	add	sp, #12
 800daf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dafa:	6161      	str	r1, [r4, #20]
 800dafc:	e7ea      	b.n	800dad4 <__d2b+0x58>
 800dafe:	a801      	add	r0, sp, #4
 800db00:	f7ff fce7 	bl	800d4d2 <__lo0bits>
 800db04:	9b01      	ldr	r3, [sp, #4]
 800db06:	3020      	adds	r0, #32
 800db08:	2201      	movs	r2, #1
 800db0a:	6163      	str	r3, [r4, #20]
 800db0c:	e7e8      	b.n	800dae0 <__d2b+0x64>
 800db0e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800db12:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800db16:	6038      	str	r0, [r7, #0]
 800db18:	6918      	ldr	r0, [r3, #16]
 800db1a:	f7ff fcbb 	bl	800d494 <__hi0bits>
 800db1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800db22:	e7e5      	b.n	800daf0 <__d2b+0x74>
 800db24:	0800fc25 	.word	0x0800fc25
 800db28:	0800fc36 	.word	0x0800fc36

0800db2c <__ratio>:
 800db2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db30:	b085      	sub	sp, #20
 800db32:	e9cd 1000 	strd	r1, r0, [sp]
 800db36:	a902      	add	r1, sp, #8
 800db38:	f7ff ff52 	bl	800d9e0 <__b2d>
 800db3c:	a903      	add	r1, sp, #12
 800db3e:	9800      	ldr	r0, [sp, #0]
 800db40:	ec55 4b10 	vmov	r4, r5, d0
 800db44:	f7ff ff4c 	bl	800d9e0 <__b2d>
 800db48:	9b01      	ldr	r3, [sp, #4]
 800db4a:	462f      	mov	r7, r5
 800db4c:	4620      	mov	r0, r4
 800db4e:	6919      	ldr	r1, [r3, #16]
 800db50:	9b00      	ldr	r3, [sp, #0]
 800db52:	691b      	ldr	r3, [r3, #16]
 800db54:	1ac9      	subs	r1, r1, r3
 800db56:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800db5a:	ec5b ab10 	vmov	sl, fp, d0
 800db5e:	1a9b      	subs	r3, r3, r2
 800db60:	46d9      	mov	r9, fp
 800db62:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800db66:	2b00      	cmp	r3, #0
 800db68:	bfcd      	iteet	gt
 800db6a:	462a      	movgt	r2, r5
 800db6c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800db70:	465a      	movle	r2, fp
 800db72:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800db76:	bfd8      	it	le
 800db78:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800db7c:	4652      	mov	r2, sl
 800db7e:	4639      	mov	r1, r7
 800db80:	464b      	mov	r3, r9
 800db82:	f7f2 fe73 	bl	800086c <__aeabi_ddiv>
 800db86:	ec41 0b10 	vmov	d0, r0, r1
 800db8a:	b005      	add	sp, #20
 800db8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800db90 <__copybits>:
 800db90:	3901      	subs	r1, #1
 800db92:	f102 0314 	add.w	r3, r2, #20
 800db96:	1149      	asrs	r1, r1, #5
 800db98:	b570      	push	{r4, r5, r6, lr}
 800db9a:	3101      	adds	r1, #1
 800db9c:	6914      	ldr	r4, [r2, #16]
 800db9e:	1f05      	subs	r5, r0, #4
 800dba0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dba4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dba8:	42a3      	cmp	r3, r4
 800dbaa:	d30c      	bcc.n	800dbc6 <__copybits+0x36>
 800dbac:	1aa3      	subs	r3, r4, r2
 800dbae:	3211      	adds	r2, #17
 800dbb0:	3b11      	subs	r3, #17
 800dbb2:	f023 0303 	bic.w	r3, r3, #3
 800dbb6:	42a2      	cmp	r2, r4
 800dbb8:	bf88      	it	hi
 800dbba:	2300      	movhi	r3, #0
 800dbbc:	4418      	add	r0, r3
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	4288      	cmp	r0, r1
 800dbc2:	d305      	bcc.n	800dbd0 <__copybits+0x40>
 800dbc4:	bd70      	pop	{r4, r5, r6, pc}
 800dbc6:	f853 6b04 	ldr.w	r6, [r3], #4
 800dbca:	f845 6f04 	str.w	r6, [r5, #4]!
 800dbce:	e7eb      	b.n	800dba8 <__copybits+0x18>
 800dbd0:	f840 3b04 	str.w	r3, [r0], #4
 800dbd4:	e7f4      	b.n	800dbc0 <__copybits+0x30>

0800dbd6 <__any_on>:
 800dbd6:	f100 0214 	add.w	r2, r0, #20
 800dbda:	114b      	asrs	r3, r1, #5
 800dbdc:	6900      	ldr	r0, [r0, #16]
 800dbde:	4298      	cmp	r0, r3
 800dbe0:	b510      	push	{r4, lr}
 800dbe2:	db11      	blt.n	800dc08 <__any_on+0x32>
 800dbe4:	dd0a      	ble.n	800dbfc <__any_on+0x26>
 800dbe6:	f011 011f 	ands.w	r1, r1, #31
 800dbea:	d007      	beq.n	800dbfc <__any_on+0x26>
 800dbec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dbf0:	fa24 f001 	lsr.w	r0, r4, r1
 800dbf4:	fa00 f101 	lsl.w	r1, r0, r1
 800dbf8:	428c      	cmp	r4, r1
 800dbfa:	d10b      	bne.n	800dc14 <__any_on+0x3e>
 800dbfc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dc00:	4293      	cmp	r3, r2
 800dc02:	d803      	bhi.n	800dc0c <__any_on+0x36>
 800dc04:	2000      	movs	r0, #0
 800dc06:	bd10      	pop	{r4, pc}
 800dc08:	4603      	mov	r3, r0
 800dc0a:	e7f7      	b.n	800dbfc <__any_on+0x26>
 800dc0c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc10:	2900      	cmp	r1, #0
 800dc12:	d0f5      	beq.n	800dc00 <__any_on+0x2a>
 800dc14:	2001      	movs	r0, #1
 800dc16:	e7f6      	b.n	800dc06 <__any_on+0x30>

0800dc18 <sulp>:
 800dc18:	b570      	push	{r4, r5, r6, lr}
 800dc1a:	4604      	mov	r4, r0
 800dc1c:	460d      	mov	r5, r1
 800dc1e:	4616      	mov	r6, r2
 800dc20:	ec45 4b10 	vmov	d0, r4, r5
 800dc24:	f7ff feb6 	bl	800d994 <__ulp>
 800dc28:	ec51 0b10 	vmov	r0, r1, d0
 800dc2c:	b17e      	cbz	r6, 800dc4e <sulp+0x36>
 800dc2e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dc32:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	dd09      	ble.n	800dc4e <sulp+0x36>
 800dc3a:	051b      	lsls	r3, r3, #20
 800dc3c:	2400      	movs	r4, #0
 800dc3e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dc42:	4622      	mov	r2, r4
 800dc44:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dc48:	462b      	mov	r3, r5
 800dc4a:	f7f2 fce5 	bl	8000618 <__aeabi_dmul>
 800dc4e:	ec41 0b10 	vmov	d0, r0, r1
 800dc52:	bd70      	pop	{r4, r5, r6, pc}
 800dc54:	0000      	movs	r0, r0
	...

0800dc58 <_strtod_l>:
 800dc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc5c:	b09f      	sub	sp, #124	@ 0x7c
 800dc5e:	460c      	mov	r4, r1
 800dc60:	f04f 0a00 	mov.w	sl, #0
 800dc64:	f04f 0b00 	mov.w	fp, #0
 800dc68:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dc6a:	2200      	movs	r2, #0
 800dc6c:	9005      	str	r0, [sp, #20]
 800dc6e:	921a      	str	r2, [sp, #104]	@ 0x68
 800dc70:	460a      	mov	r2, r1
 800dc72:	9219      	str	r2, [sp, #100]	@ 0x64
 800dc74:	7811      	ldrb	r1, [r2, #0]
 800dc76:	292b      	cmp	r1, #43	@ 0x2b
 800dc78:	d04a      	beq.n	800dd10 <_strtod_l+0xb8>
 800dc7a:	d838      	bhi.n	800dcee <_strtod_l+0x96>
 800dc7c:	290d      	cmp	r1, #13
 800dc7e:	d832      	bhi.n	800dce6 <_strtod_l+0x8e>
 800dc80:	2908      	cmp	r1, #8
 800dc82:	d832      	bhi.n	800dcea <_strtod_l+0x92>
 800dc84:	2900      	cmp	r1, #0
 800dc86:	d03b      	beq.n	800dd00 <_strtod_l+0xa8>
 800dc88:	2200      	movs	r2, #0
 800dc8a:	920e      	str	r2, [sp, #56]	@ 0x38
 800dc8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800dc8e:	782a      	ldrb	r2, [r5, #0]
 800dc90:	2a30      	cmp	r2, #48	@ 0x30
 800dc92:	f040 80b2 	bne.w	800ddfa <_strtod_l+0x1a2>
 800dc96:	786a      	ldrb	r2, [r5, #1]
 800dc98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dc9c:	2a58      	cmp	r2, #88	@ 0x58
 800dc9e:	d16e      	bne.n	800dd7e <_strtod_l+0x126>
 800dca0:	9302      	str	r3, [sp, #8]
 800dca2:	a919      	add	r1, sp, #100	@ 0x64
 800dca4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dca6:	4a90      	ldr	r2, [pc, #576]	@ (800dee8 <_strtod_l+0x290>)
 800dca8:	9301      	str	r3, [sp, #4]
 800dcaa:	ab1a      	add	r3, sp, #104	@ 0x68
 800dcac:	9805      	ldr	r0, [sp, #20]
 800dcae:	9300      	str	r3, [sp, #0]
 800dcb0:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dcb2:	f001 f925 	bl	800ef00 <__gethex>
 800dcb6:	f010 060f 	ands.w	r6, r0, #15
 800dcba:	4604      	mov	r4, r0
 800dcbc:	d005      	beq.n	800dcca <_strtod_l+0x72>
 800dcbe:	2e06      	cmp	r6, #6
 800dcc0:	d128      	bne.n	800dd14 <_strtod_l+0xbc>
 800dcc2:	3501      	adds	r5, #1
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	9519      	str	r5, [sp, #100]	@ 0x64
 800dcc8:	930e      	str	r3, [sp, #56]	@ 0x38
 800dcca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	f040 858e 	bne.w	800e7ee <_strtod_l+0xb96>
 800dcd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dcd4:	b1cb      	cbz	r3, 800dd0a <_strtod_l+0xb2>
 800dcd6:	4652      	mov	r2, sl
 800dcd8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800dcdc:	ec43 2b10 	vmov	d0, r2, r3
 800dce0:	b01f      	add	sp, #124	@ 0x7c
 800dce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dce6:	2920      	cmp	r1, #32
 800dce8:	d1ce      	bne.n	800dc88 <_strtod_l+0x30>
 800dcea:	3201      	adds	r2, #1
 800dcec:	e7c1      	b.n	800dc72 <_strtod_l+0x1a>
 800dcee:	292d      	cmp	r1, #45	@ 0x2d
 800dcf0:	d1ca      	bne.n	800dc88 <_strtod_l+0x30>
 800dcf2:	2101      	movs	r1, #1
 800dcf4:	910e      	str	r1, [sp, #56]	@ 0x38
 800dcf6:	1c51      	adds	r1, r2, #1
 800dcf8:	9119      	str	r1, [sp, #100]	@ 0x64
 800dcfa:	7852      	ldrb	r2, [r2, #1]
 800dcfc:	2a00      	cmp	r2, #0
 800dcfe:	d1c5      	bne.n	800dc8c <_strtod_l+0x34>
 800dd00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd02:	9419      	str	r4, [sp, #100]	@ 0x64
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	f040 8570 	bne.w	800e7ea <_strtod_l+0xb92>
 800dd0a:	4652      	mov	r2, sl
 800dd0c:	465b      	mov	r3, fp
 800dd0e:	e7e5      	b.n	800dcdc <_strtod_l+0x84>
 800dd10:	2100      	movs	r1, #0
 800dd12:	e7ef      	b.n	800dcf4 <_strtod_l+0x9c>
 800dd14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dd16:	b13a      	cbz	r2, 800dd28 <_strtod_l+0xd0>
 800dd18:	2135      	movs	r1, #53	@ 0x35
 800dd1a:	a81c      	add	r0, sp, #112	@ 0x70
 800dd1c:	f7ff ff38 	bl	800db90 <__copybits>
 800dd20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd22:	9805      	ldr	r0, [sp, #20]
 800dd24:	f7ff fb02 	bl	800d32c <_Bfree>
 800dd28:	3e01      	subs	r6, #1
 800dd2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800dd2c:	2e04      	cmp	r6, #4
 800dd2e:	d806      	bhi.n	800dd3e <_strtod_l+0xe6>
 800dd30:	e8df f006 	tbb	[pc, r6]
 800dd34:	201d0314 	.word	0x201d0314
 800dd38:	14          	.byte	0x14
 800dd39:	00          	.byte	0x00
 800dd3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800dd3e:	05e1      	lsls	r1, r4, #23
 800dd40:	bf48      	it	mi
 800dd42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800dd46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dd4a:	0d1b      	lsrs	r3, r3, #20
 800dd4c:	051b      	lsls	r3, r3, #20
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d1bb      	bne.n	800dcca <_strtod_l+0x72>
 800dd52:	f7fe fb09 	bl	800c368 <__errno>
 800dd56:	2322      	movs	r3, #34	@ 0x22
 800dd58:	6003      	str	r3, [r0, #0]
 800dd5a:	e7b6      	b.n	800dcca <_strtod_l+0x72>
 800dd5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800dd60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800dd64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800dd68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800dd6c:	e7e7      	b.n	800dd3e <_strtod_l+0xe6>
 800dd6e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800def0 <_strtod_l+0x298>
 800dd72:	e7e4      	b.n	800dd3e <_strtod_l+0xe6>
 800dd74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800dd78:	f04f 3aff 	mov.w	sl, #4294967295
 800dd7c:	e7df      	b.n	800dd3e <_strtod_l+0xe6>
 800dd7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dd80:	1c5a      	adds	r2, r3, #1
 800dd82:	9219      	str	r2, [sp, #100]	@ 0x64
 800dd84:	785b      	ldrb	r3, [r3, #1]
 800dd86:	2b30      	cmp	r3, #48	@ 0x30
 800dd88:	d0f9      	beq.n	800dd7e <_strtod_l+0x126>
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d09d      	beq.n	800dcca <_strtod_l+0x72>
 800dd8e:	2301      	movs	r3, #1
 800dd90:	2700      	movs	r7, #0
 800dd92:	9308      	str	r3, [sp, #32]
 800dd94:	220a      	movs	r2, #10
 800dd96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dd98:	46b9      	mov	r9, r7
 800dd9a:	970b      	str	r7, [sp, #44]	@ 0x2c
 800dd9c:	930c      	str	r3, [sp, #48]	@ 0x30
 800dd9e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800dda0:	7805      	ldrb	r5, [r0, #0]
 800dda2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800dda6:	b2d9      	uxtb	r1, r3
 800dda8:	2909      	cmp	r1, #9
 800ddaa:	d928      	bls.n	800ddfe <_strtod_l+0x1a6>
 800ddac:	2201      	movs	r2, #1
 800ddae:	494f      	ldr	r1, [pc, #316]	@ (800deec <_strtod_l+0x294>)
 800ddb0:	f000 ffd6 	bl	800ed60 <strncmp>
 800ddb4:	2800      	cmp	r0, #0
 800ddb6:	d032      	beq.n	800de1e <_strtod_l+0x1c6>
 800ddb8:	2000      	movs	r0, #0
 800ddba:	462a      	mov	r2, r5
 800ddbc:	464d      	mov	r5, r9
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	900a      	str	r0, [sp, #40]	@ 0x28
 800ddc2:	2a65      	cmp	r2, #101	@ 0x65
 800ddc4:	d001      	beq.n	800ddca <_strtod_l+0x172>
 800ddc6:	2a45      	cmp	r2, #69	@ 0x45
 800ddc8:	d114      	bne.n	800ddf4 <_strtod_l+0x19c>
 800ddca:	b91d      	cbnz	r5, 800ddd4 <_strtod_l+0x17c>
 800ddcc:	9a08      	ldr	r2, [sp, #32]
 800ddce:	4302      	orrs	r2, r0
 800ddd0:	d096      	beq.n	800dd00 <_strtod_l+0xa8>
 800ddd2:	2500      	movs	r5, #0
 800ddd4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ddd6:	1c62      	adds	r2, r4, #1
 800ddd8:	9219      	str	r2, [sp, #100]	@ 0x64
 800ddda:	7862      	ldrb	r2, [r4, #1]
 800dddc:	2a2b      	cmp	r2, #43	@ 0x2b
 800ddde:	d079      	beq.n	800ded4 <_strtod_l+0x27c>
 800dde0:	2a2d      	cmp	r2, #45	@ 0x2d
 800dde2:	d07d      	beq.n	800dee0 <_strtod_l+0x288>
 800dde4:	f04f 0c00 	mov.w	ip, #0
 800dde8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ddec:	2909      	cmp	r1, #9
 800ddee:	f240 8085 	bls.w	800defc <_strtod_l+0x2a4>
 800ddf2:	9419      	str	r4, [sp, #100]	@ 0x64
 800ddf4:	f04f 0800 	mov.w	r8, #0
 800ddf8:	e0a5      	b.n	800df46 <_strtod_l+0x2ee>
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	e7c8      	b.n	800dd90 <_strtod_l+0x138>
 800ddfe:	f1b9 0f08 	cmp.w	r9, #8
 800de02:	f100 0001 	add.w	r0, r0, #1
 800de06:	f109 0901 	add.w	r9, r9, #1
 800de0a:	bfd4      	ite	le
 800de0c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800de0e:	fb02 3707 	mlagt	r7, r2, r7, r3
 800de12:	9019      	str	r0, [sp, #100]	@ 0x64
 800de14:	bfdc      	itt	le
 800de16:	fb02 3301 	mlale	r3, r2, r1, r3
 800de1a:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800de1c:	e7bf      	b.n	800dd9e <_strtod_l+0x146>
 800de1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de20:	1c5a      	adds	r2, r3, #1
 800de22:	9219      	str	r2, [sp, #100]	@ 0x64
 800de24:	785a      	ldrb	r2, [r3, #1]
 800de26:	f1b9 0f00 	cmp.w	r9, #0
 800de2a:	d03a      	beq.n	800dea2 <_strtod_l+0x24a>
 800de2c:	464d      	mov	r5, r9
 800de2e:	900a      	str	r0, [sp, #40]	@ 0x28
 800de30:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800de34:	2b09      	cmp	r3, #9
 800de36:	d912      	bls.n	800de5e <_strtod_l+0x206>
 800de38:	2301      	movs	r3, #1
 800de3a:	e7c2      	b.n	800ddc2 <_strtod_l+0x16a>
 800de3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de3e:	3001      	adds	r0, #1
 800de40:	1c5a      	adds	r2, r3, #1
 800de42:	9219      	str	r2, [sp, #100]	@ 0x64
 800de44:	785a      	ldrb	r2, [r3, #1]
 800de46:	2a30      	cmp	r2, #48	@ 0x30
 800de48:	d0f8      	beq.n	800de3c <_strtod_l+0x1e4>
 800de4a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800de4e:	2b08      	cmp	r3, #8
 800de50:	f200 84d2 	bhi.w	800e7f8 <_strtod_l+0xba0>
 800de54:	900a      	str	r0, [sp, #40]	@ 0x28
 800de56:	2000      	movs	r0, #0
 800de58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de5a:	4605      	mov	r5, r0
 800de5c:	930c      	str	r3, [sp, #48]	@ 0x30
 800de5e:	3a30      	subs	r2, #48	@ 0x30
 800de60:	f100 0301 	add.w	r3, r0, #1
 800de64:	d017      	beq.n	800de96 <_strtod_l+0x23e>
 800de66:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800de68:	462e      	mov	r6, r5
 800de6a:	f04f 0e0a 	mov.w	lr, #10
 800de6e:	4419      	add	r1, r3
 800de70:	910a      	str	r1, [sp, #40]	@ 0x28
 800de72:	1c71      	adds	r1, r6, #1
 800de74:	eba1 0c05 	sub.w	ip, r1, r5
 800de78:	4563      	cmp	r3, ip
 800de7a:	dc14      	bgt.n	800dea6 <_strtod_l+0x24e>
 800de7c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800de80:	182b      	adds	r3, r5, r0
 800de82:	3501      	adds	r5, #1
 800de84:	2b08      	cmp	r3, #8
 800de86:	4405      	add	r5, r0
 800de88:	dc1a      	bgt.n	800dec0 <_strtod_l+0x268>
 800de8a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800de8c:	230a      	movs	r3, #10
 800de8e:	fb03 2301 	mla	r3, r3, r1, r2
 800de92:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de94:	2300      	movs	r3, #0
 800de96:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800de98:	4618      	mov	r0, r3
 800de9a:	1c51      	adds	r1, r2, #1
 800de9c:	9119      	str	r1, [sp, #100]	@ 0x64
 800de9e:	7852      	ldrb	r2, [r2, #1]
 800dea0:	e7c6      	b.n	800de30 <_strtod_l+0x1d8>
 800dea2:	4648      	mov	r0, r9
 800dea4:	e7cf      	b.n	800de46 <_strtod_l+0x1ee>
 800dea6:	2e08      	cmp	r6, #8
 800dea8:	dc05      	bgt.n	800deb6 <_strtod_l+0x25e>
 800deaa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800deac:	fb0e f606 	mul.w	r6, lr, r6
 800deb0:	960b      	str	r6, [sp, #44]	@ 0x2c
 800deb2:	460e      	mov	r6, r1
 800deb4:	e7dd      	b.n	800de72 <_strtod_l+0x21a>
 800deb6:	2910      	cmp	r1, #16
 800deb8:	bfd8      	it	le
 800deba:	fb0e f707 	mulle.w	r7, lr, r7
 800debe:	e7f8      	b.n	800deb2 <_strtod_l+0x25a>
 800dec0:	2b0f      	cmp	r3, #15
 800dec2:	bfdc      	itt	le
 800dec4:	230a      	movle	r3, #10
 800dec6:	fb03 2707 	mlale	r7, r3, r7, r2
 800deca:	e7e3      	b.n	800de94 <_strtod_l+0x23c>
 800decc:	2300      	movs	r3, #0
 800dece:	930a      	str	r3, [sp, #40]	@ 0x28
 800ded0:	2301      	movs	r3, #1
 800ded2:	e77b      	b.n	800ddcc <_strtod_l+0x174>
 800ded4:	f04f 0c00 	mov.w	ip, #0
 800ded8:	1ca2      	adds	r2, r4, #2
 800deda:	9219      	str	r2, [sp, #100]	@ 0x64
 800dedc:	78a2      	ldrb	r2, [r4, #2]
 800dede:	e783      	b.n	800dde8 <_strtod_l+0x190>
 800dee0:	f04f 0c01 	mov.w	ip, #1
 800dee4:	e7f8      	b.n	800ded8 <_strtod_l+0x280>
 800dee6:	bf00      	nop
 800dee8:	0800fe5c 	.word	0x0800fe5c
 800deec:	0800fc8f 	.word	0x0800fc8f
 800def0:	7ff00000 	.word	0x7ff00000
 800def4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800def6:	1c51      	adds	r1, r2, #1
 800def8:	9119      	str	r1, [sp, #100]	@ 0x64
 800defa:	7852      	ldrb	r2, [r2, #1]
 800defc:	2a30      	cmp	r2, #48	@ 0x30
 800defe:	d0f9      	beq.n	800def4 <_strtod_l+0x29c>
 800df00:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800df04:	2908      	cmp	r1, #8
 800df06:	f63f af75 	bhi.w	800ddf4 <_strtod_l+0x19c>
 800df0a:	3a30      	subs	r2, #48	@ 0x30
 800df0c:	f04f 080a 	mov.w	r8, #10
 800df10:	9209      	str	r2, [sp, #36]	@ 0x24
 800df12:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df14:	920f      	str	r2, [sp, #60]	@ 0x3c
 800df16:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df18:	1c56      	adds	r6, r2, #1
 800df1a:	9619      	str	r6, [sp, #100]	@ 0x64
 800df1c:	7852      	ldrb	r2, [r2, #1]
 800df1e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800df22:	f1be 0f09 	cmp.w	lr, #9
 800df26:	d939      	bls.n	800df9c <_strtod_l+0x344>
 800df28:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800df2a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800df2e:	1a76      	subs	r6, r6, r1
 800df30:	2e08      	cmp	r6, #8
 800df32:	dc03      	bgt.n	800df3c <_strtod_l+0x2e4>
 800df34:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df36:	4588      	cmp	r8, r1
 800df38:	bfa8      	it	ge
 800df3a:	4688      	movge	r8, r1
 800df3c:	f1bc 0f00 	cmp.w	ip, #0
 800df40:	d001      	beq.n	800df46 <_strtod_l+0x2ee>
 800df42:	f1c8 0800 	rsb	r8, r8, #0
 800df46:	2d00      	cmp	r5, #0
 800df48:	d14e      	bne.n	800dfe8 <_strtod_l+0x390>
 800df4a:	9908      	ldr	r1, [sp, #32]
 800df4c:	4308      	orrs	r0, r1
 800df4e:	f47f aebc 	bne.w	800dcca <_strtod_l+0x72>
 800df52:	2b00      	cmp	r3, #0
 800df54:	f47f aed4 	bne.w	800dd00 <_strtod_l+0xa8>
 800df58:	2a69      	cmp	r2, #105	@ 0x69
 800df5a:	d028      	beq.n	800dfae <_strtod_l+0x356>
 800df5c:	dc25      	bgt.n	800dfaa <_strtod_l+0x352>
 800df5e:	2a49      	cmp	r2, #73	@ 0x49
 800df60:	d025      	beq.n	800dfae <_strtod_l+0x356>
 800df62:	2a4e      	cmp	r2, #78	@ 0x4e
 800df64:	f47f aecc 	bne.w	800dd00 <_strtod_l+0xa8>
 800df68:	499a      	ldr	r1, [pc, #616]	@ (800e1d4 <_strtod_l+0x57c>)
 800df6a:	a819      	add	r0, sp, #100	@ 0x64
 800df6c:	f001 f9e8 	bl	800f340 <__match>
 800df70:	2800      	cmp	r0, #0
 800df72:	f43f aec5 	beq.w	800dd00 <_strtod_l+0xa8>
 800df76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800df78:	781b      	ldrb	r3, [r3, #0]
 800df7a:	2b28      	cmp	r3, #40	@ 0x28
 800df7c:	d12e      	bne.n	800dfdc <_strtod_l+0x384>
 800df7e:	aa1c      	add	r2, sp, #112	@ 0x70
 800df80:	4995      	ldr	r1, [pc, #596]	@ (800e1d8 <_strtod_l+0x580>)
 800df82:	a819      	add	r0, sp, #100	@ 0x64
 800df84:	f001 f9f0 	bl	800f368 <__hexnan>
 800df88:	2805      	cmp	r0, #5
 800df8a:	d127      	bne.n	800dfdc <_strtod_l+0x384>
 800df8c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800df8e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800df92:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800df96:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800df9a:	e696      	b.n	800dcca <_strtod_l+0x72>
 800df9c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df9e:	fb08 2101 	mla	r1, r8, r1, r2
 800dfa2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800dfa6:	9209      	str	r2, [sp, #36]	@ 0x24
 800dfa8:	e7b5      	b.n	800df16 <_strtod_l+0x2be>
 800dfaa:	2a6e      	cmp	r2, #110	@ 0x6e
 800dfac:	e7da      	b.n	800df64 <_strtod_l+0x30c>
 800dfae:	498b      	ldr	r1, [pc, #556]	@ (800e1dc <_strtod_l+0x584>)
 800dfb0:	a819      	add	r0, sp, #100	@ 0x64
 800dfb2:	f001 f9c5 	bl	800f340 <__match>
 800dfb6:	2800      	cmp	r0, #0
 800dfb8:	f43f aea2 	beq.w	800dd00 <_strtod_l+0xa8>
 800dfbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfbe:	a819      	add	r0, sp, #100	@ 0x64
 800dfc0:	4987      	ldr	r1, [pc, #540]	@ (800e1e0 <_strtod_l+0x588>)
 800dfc2:	3b01      	subs	r3, #1
 800dfc4:	9319      	str	r3, [sp, #100]	@ 0x64
 800dfc6:	f001 f9bb 	bl	800f340 <__match>
 800dfca:	b910      	cbnz	r0, 800dfd2 <_strtod_l+0x37a>
 800dfcc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfce:	3301      	adds	r3, #1
 800dfd0:	9319      	str	r3, [sp, #100]	@ 0x64
 800dfd2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e1f0 <_strtod_l+0x598>
 800dfd6:	f04f 0a00 	mov.w	sl, #0
 800dfda:	e676      	b.n	800dcca <_strtod_l+0x72>
 800dfdc:	4881      	ldr	r0, [pc, #516]	@ (800e1e4 <_strtod_l+0x58c>)
 800dfde:	f000 feef 	bl	800edc0 <nan>
 800dfe2:	ec5b ab10 	vmov	sl, fp, d0
 800dfe6:	e670      	b.n	800dcca <_strtod_l+0x72>
 800dfe8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dfea:	f1b9 0f00 	cmp.w	r9, #0
 800dfee:	bf08      	it	eq
 800dff0:	46a9      	moveq	r9, r5
 800dff2:	2d10      	cmp	r5, #16
 800dff4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800dff6:	eba8 0303 	sub.w	r3, r8, r3
 800dffa:	462c      	mov	r4, r5
 800dffc:	bfa8      	it	ge
 800dffe:	2410      	movge	r4, #16
 800e000:	9309      	str	r3, [sp, #36]	@ 0x24
 800e002:	f7f2 fa8f 	bl	8000524 <__aeabi_ui2d>
 800e006:	2d09      	cmp	r5, #9
 800e008:	4682      	mov	sl, r0
 800e00a:	468b      	mov	fp, r1
 800e00c:	dc13      	bgt.n	800e036 <_strtod_l+0x3de>
 800e00e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e010:	2b00      	cmp	r3, #0
 800e012:	f43f ae5a 	beq.w	800dcca <_strtod_l+0x72>
 800e016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e018:	dd78      	ble.n	800e10c <_strtod_l+0x4b4>
 800e01a:	2b16      	cmp	r3, #22
 800e01c:	dc5f      	bgt.n	800e0de <_strtod_l+0x486>
 800e01e:	4972      	ldr	r1, [pc, #456]	@ (800e1e8 <_strtod_l+0x590>)
 800e020:	4652      	mov	r2, sl
 800e022:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e026:	465b      	mov	r3, fp
 800e028:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e02c:	f7f2 faf4 	bl	8000618 <__aeabi_dmul>
 800e030:	4682      	mov	sl, r0
 800e032:	468b      	mov	fp, r1
 800e034:	e649      	b.n	800dcca <_strtod_l+0x72>
 800e036:	4b6c      	ldr	r3, [pc, #432]	@ (800e1e8 <_strtod_l+0x590>)
 800e038:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e03c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e040:	f7f2 faea 	bl	8000618 <__aeabi_dmul>
 800e044:	4682      	mov	sl, r0
 800e046:	468b      	mov	fp, r1
 800e048:	4638      	mov	r0, r7
 800e04a:	f7f2 fa6b 	bl	8000524 <__aeabi_ui2d>
 800e04e:	4602      	mov	r2, r0
 800e050:	460b      	mov	r3, r1
 800e052:	4650      	mov	r0, sl
 800e054:	4659      	mov	r1, fp
 800e056:	f7f2 f929 	bl	80002ac <__adddf3>
 800e05a:	2d0f      	cmp	r5, #15
 800e05c:	4682      	mov	sl, r0
 800e05e:	468b      	mov	fp, r1
 800e060:	ddd5      	ble.n	800e00e <_strtod_l+0x3b6>
 800e062:	1b2c      	subs	r4, r5, r4
 800e064:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e066:	441c      	add	r4, r3
 800e068:	2c00      	cmp	r4, #0
 800e06a:	f340 8093 	ble.w	800e194 <_strtod_l+0x53c>
 800e06e:	f014 030f 	ands.w	r3, r4, #15
 800e072:	d00a      	beq.n	800e08a <_strtod_l+0x432>
 800e074:	495c      	ldr	r1, [pc, #368]	@ (800e1e8 <_strtod_l+0x590>)
 800e076:	4652      	mov	r2, sl
 800e078:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e07c:	465b      	mov	r3, fp
 800e07e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e082:	f7f2 fac9 	bl	8000618 <__aeabi_dmul>
 800e086:	4682      	mov	sl, r0
 800e088:	468b      	mov	fp, r1
 800e08a:	f034 040f 	bics.w	r4, r4, #15
 800e08e:	d073      	beq.n	800e178 <_strtod_l+0x520>
 800e090:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e094:	dd49      	ble.n	800e12a <_strtod_l+0x4d2>
 800e096:	2400      	movs	r4, #0
 800e098:	46a0      	mov	r8, r4
 800e09a:	46a1      	mov	r9, r4
 800e09c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e09e:	2322      	movs	r3, #34	@ 0x22
 800e0a0:	9a05      	ldr	r2, [sp, #20]
 800e0a2:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e1f0 <_strtod_l+0x598>
 800e0a6:	f04f 0a00 	mov.w	sl, #0
 800e0aa:	6013      	str	r3, [r2, #0]
 800e0ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	f43f ae0b 	beq.w	800dcca <_strtod_l+0x72>
 800e0b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e0b6:	9805      	ldr	r0, [sp, #20]
 800e0b8:	f7ff f938 	bl	800d32c <_Bfree>
 800e0bc:	4649      	mov	r1, r9
 800e0be:	9805      	ldr	r0, [sp, #20]
 800e0c0:	f7ff f934 	bl	800d32c <_Bfree>
 800e0c4:	4641      	mov	r1, r8
 800e0c6:	9805      	ldr	r0, [sp, #20]
 800e0c8:	f7ff f930 	bl	800d32c <_Bfree>
 800e0cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e0ce:	9805      	ldr	r0, [sp, #20]
 800e0d0:	f7ff f92c 	bl	800d32c <_Bfree>
 800e0d4:	4621      	mov	r1, r4
 800e0d6:	9805      	ldr	r0, [sp, #20]
 800e0d8:	f7ff f928 	bl	800d32c <_Bfree>
 800e0dc:	e5f5      	b.n	800dcca <_strtod_l+0x72>
 800e0de:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e0e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	dbbc      	blt.n	800e062 <_strtod_l+0x40a>
 800e0e8:	f1c5 050f 	rsb	r5, r5, #15
 800e0ec:	4c3e      	ldr	r4, [pc, #248]	@ (800e1e8 <_strtod_l+0x590>)
 800e0ee:	4652      	mov	r2, sl
 800e0f0:	465b      	mov	r3, fp
 800e0f2:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e0f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0fa:	f7f2 fa8d 	bl	8000618 <__aeabi_dmul>
 800e0fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e100:	1b5d      	subs	r5, r3, r5
 800e102:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e106:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e10a:	e78f      	b.n	800e02c <_strtod_l+0x3d4>
 800e10c:	3316      	adds	r3, #22
 800e10e:	dba8      	blt.n	800e062 <_strtod_l+0x40a>
 800e110:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e112:	4650      	mov	r0, sl
 800e114:	4659      	mov	r1, fp
 800e116:	eba3 0808 	sub.w	r8, r3, r8
 800e11a:	4b33      	ldr	r3, [pc, #204]	@ (800e1e8 <_strtod_l+0x590>)
 800e11c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e120:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e124:	f7f2 fba2 	bl	800086c <__aeabi_ddiv>
 800e128:	e782      	b.n	800e030 <_strtod_l+0x3d8>
 800e12a:	2300      	movs	r3, #0
 800e12c:	1124      	asrs	r4, r4, #4
 800e12e:	4650      	mov	r0, sl
 800e130:	4659      	mov	r1, fp
 800e132:	4f2e      	ldr	r7, [pc, #184]	@ (800e1ec <_strtod_l+0x594>)
 800e134:	461e      	mov	r6, r3
 800e136:	2c01      	cmp	r4, #1
 800e138:	dc21      	bgt.n	800e17e <_strtod_l+0x526>
 800e13a:	b10b      	cbz	r3, 800e140 <_strtod_l+0x4e8>
 800e13c:	4682      	mov	sl, r0
 800e13e:	468b      	mov	fp, r1
 800e140:	492a      	ldr	r1, [pc, #168]	@ (800e1ec <_strtod_l+0x594>)
 800e142:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e146:	4652      	mov	r2, sl
 800e148:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e14c:	465b      	mov	r3, fp
 800e14e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e152:	f7f2 fa61 	bl	8000618 <__aeabi_dmul>
 800e156:	4b26      	ldr	r3, [pc, #152]	@ (800e1f0 <_strtod_l+0x598>)
 800e158:	460a      	mov	r2, r1
 800e15a:	4682      	mov	sl, r0
 800e15c:	400b      	ands	r3, r1
 800e15e:	4925      	ldr	r1, [pc, #148]	@ (800e1f4 <_strtod_l+0x59c>)
 800e160:	428b      	cmp	r3, r1
 800e162:	d898      	bhi.n	800e096 <_strtod_l+0x43e>
 800e164:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e168:	428b      	cmp	r3, r1
 800e16a:	bf86      	itte	hi
 800e16c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e1f8 <_strtod_l+0x5a0>
 800e170:	f04f 3aff 	movhi.w	sl, #4294967295
 800e174:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e178:	2300      	movs	r3, #0
 800e17a:	9308      	str	r3, [sp, #32]
 800e17c:	e076      	b.n	800e26c <_strtod_l+0x614>
 800e17e:	07e2      	lsls	r2, r4, #31
 800e180:	d504      	bpl.n	800e18c <_strtod_l+0x534>
 800e182:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e186:	f7f2 fa47 	bl	8000618 <__aeabi_dmul>
 800e18a:	2301      	movs	r3, #1
 800e18c:	3601      	adds	r6, #1
 800e18e:	1064      	asrs	r4, r4, #1
 800e190:	3708      	adds	r7, #8
 800e192:	e7d0      	b.n	800e136 <_strtod_l+0x4de>
 800e194:	d0f0      	beq.n	800e178 <_strtod_l+0x520>
 800e196:	4264      	negs	r4, r4
 800e198:	f014 020f 	ands.w	r2, r4, #15
 800e19c:	d00a      	beq.n	800e1b4 <_strtod_l+0x55c>
 800e19e:	4b12      	ldr	r3, [pc, #72]	@ (800e1e8 <_strtod_l+0x590>)
 800e1a0:	4650      	mov	r0, sl
 800e1a2:	4659      	mov	r1, fp
 800e1a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ac:	f7f2 fb5e 	bl	800086c <__aeabi_ddiv>
 800e1b0:	4682      	mov	sl, r0
 800e1b2:	468b      	mov	fp, r1
 800e1b4:	1124      	asrs	r4, r4, #4
 800e1b6:	d0df      	beq.n	800e178 <_strtod_l+0x520>
 800e1b8:	2c1f      	cmp	r4, #31
 800e1ba:	dd1f      	ble.n	800e1fc <_strtod_l+0x5a4>
 800e1bc:	2400      	movs	r4, #0
 800e1be:	46a0      	mov	r8, r4
 800e1c0:	46a1      	mov	r9, r4
 800e1c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e1c4:	2322      	movs	r3, #34	@ 0x22
 800e1c6:	9a05      	ldr	r2, [sp, #20]
 800e1c8:	f04f 0a00 	mov.w	sl, #0
 800e1cc:	f04f 0b00 	mov.w	fp, #0
 800e1d0:	6013      	str	r3, [r2, #0]
 800e1d2:	e76b      	b.n	800e0ac <_strtod_l+0x454>
 800e1d4:	0800fb7d 	.word	0x0800fb7d
 800e1d8:	0800fe48 	.word	0x0800fe48
 800e1dc:	0800fb75 	.word	0x0800fb75
 800e1e0:	0800fbac 	.word	0x0800fbac
 800e1e4:	0800fce5 	.word	0x0800fce5
 800e1e8:	0800fd80 	.word	0x0800fd80
 800e1ec:	0800fd58 	.word	0x0800fd58
 800e1f0:	7ff00000 	.word	0x7ff00000
 800e1f4:	7ca00000 	.word	0x7ca00000
 800e1f8:	7fefffff 	.word	0x7fefffff
 800e1fc:	f014 0310 	ands.w	r3, r4, #16
 800e200:	4650      	mov	r0, sl
 800e202:	4659      	mov	r1, fp
 800e204:	4ea9      	ldr	r6, [pc, #676]	@ (800e4ac <_strtod_l+0x854>)
 800e206:	bf18      	it	ne
 800e208:	236a      	movne	r3, #106	@ 0x6a
 800e20a:	9308      	str	r3, [sp, #32]
 800e20c:	2300      	movs	r3, #0
 800e20e:	07e7      	lsls	r7, r4, #31
 800e210:	d504      	bpl.n	800e21c <_strtod_l+0x5c4>
 800e212:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e216:	f7f2 f9ff 	bl	8000618 <__aeabi_dmul>
 800e21a:	2301      	movs	r3, #1
 800e21c:	1064      	asrs	r4, r4, #1
 800e21e:	f106 0608 	add.w	r6, r6, #8
 800e222:	d1f4      	bne.n	800e20e <_strtod_l+0x5b6>
 800e224:	b10b      	cbz	r3, 800e22a <_strtod_l+0x5d2>
 800e226:	4682      	mov	sl, r0
 800e228:	468b      	mov	fp, r1
 800e22a:	9b08      	ldr	r3, [sp, #32]
 800e22c:	b1b3      	cbz	r3, 800e25c <_strtod_l+0x604>
 800e22e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e232:	4659      	mov	r1, fp
 800e234:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e238:	2b00      	cmp	r3, #0
 800e23a:	dd0f      	ble.n	800e25c <_strtod_l+0x604>
 800e23c:	2b1f      	cmp	r3, #31
 800e23e:	dd56      	ble.n	800e2ee <_strtod_l+0x696>
 800e240:	2b34      	cmp	r3, #52	@ 0x34
 800e242:	f04f 0a00 	mov.w	sl, #0
 800e246:	bfdb      	ittet	le
 800e248:	f04f 33ff 	movle.w	r3, #4294967295
 800e24c:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e250:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e254:	4093      	lslle	r3, r2
 800e256:	bfd8      	it	le
 800e258:	ea03 0b01 	andle.w	fp, r3, r1
 800e25c:	2200      	movs	r2, #0
 800e25e:	2300      	movs	r3, #0
 800e260:	4650      	mov	r0, sl
 800e262:	4659      	mov	r1, fp
 800e264:	f7f2 fc40 	bl	8000ae8 <__aeabi_dcmpeq>
 800e268:	2800      	cmp	r0, #0
 800e26a:	d1a7      	bne.n	800e1bc <_strtod_l+0x564>
 800e26c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e26e:	464a      	mov	r2, r9
 800e270:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e272:	9300      	str	r3, [sp, #0]
 800e274:	462b      	mov	r3, r5
 800e276:	9805      	ldr	r0, [sp, #20]
 800e278:	f7ff f8c2 	bl	800d400 <__s2b>
 800e27c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e27e:	2800      	cmp	r0, #0
 800e280:	f43f af09 	beq.w	800e096 <_strtod_l+0x43e>
 800e284:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e286:	2400      	movs	r4, #0
 800e288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e28a:	2a00      	cmp	r2, #0
 800e28c:	eba3 0308 	sub.w	r3, r3, r8
 800e290:	46a0      	mov	r8, r4
 800e292:	bfa8      	it	ge
 800e294:	2300      	movge	r3, #0
 800e296:	9312      	str	r3, [sp, #72]	@ 0x48
 800e298:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e29c:	9316      	str	r3, [sp, #88]	@ 0x58
 800e29e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2a0:	9805      	ldr	r0, [sp, #20]
 800e2a2:	6859      	ldr	r1, [r3, #4]
 800e2a4:	f7ff f802 	bl	800d2ac <_Balloc>
 800e2a8:	4681      	mov	r9, r0
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	f43f aef7 	beq.w	800e09e <_strtod_l+0x446>
 800e2b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2b2:	300c      	adds	r0, #12
 800e2b4:	691a      	ldr	r2, [r3, #16]
 800e2b6:	f103 010c 	add.w	r1, r3, #12
 800e2ba:	3202      	adds	r2, #2
 800e2bc:	0092      	lsls	r2, r2, #2
 800e2be:	f000 fd71 	bl	800eda4 <memcpy>
 800e2c2:	aa1c      	add	r2, sp, #112	@ 0x70
 800e2c4:	a91b      	add	r1, sp, #108	@ 0x6c
 800e2c6:	9805      	ldr	r0, [sp, #20]
 800e2c8:	ec4b ab10 	vmov	d0, sl, fp
 800e2cc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e2d0:	f7ff fbd4 	bl	800da7c <__d2b>
 800e2d4:	901a      	str	r0, [sp, #104]	@ 0x68
 800e2d6:	2800      	cmp	r0, #0
 800e2d8:	f43f aee1 	beq.w	800e09e <_strtod_l+0x446>
 800e2dc:	2101      	movs	r1, #1
 800e2de:	9805      	ldr	r0, [sp, #20]
 800e2e0:	f7ff f924 	bl	800d52c <__i2b>
 800e2e4:	4680      	mov	r8, r0
 800e2e6:	b948      	cbnz	r0, 800e2fc <_strtod_l+0x6a4>
 800e2e8:	f04f 0800 	mov.w	r8, #0
 800e2ec:	e6d7      	b.n	800e09e <_strtod_l+0x446>
 800e2ee:	f04f 32ff 	mov.w	r2, #4294967295
 800e2f2:	fa02 f303 	lsl.w	r3, r2, r3
 800e2f6:	ea03 0a0a 	and.w	sl, r3, sl
 800e2fa:	e7af      	b.n	800e25c <_strtod_l+0x604>
 800e2fc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e2fe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e300:	2d00      	cmp	r5, #0
 800e302:	bfa9      	itett	ge
 800e304:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e306:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e308:	18ef      	addge	r7, r5, r3
 800e30a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e30c:	bfb8      	it	lt
 800e30e:	1b5e      	sublt	r6, r3, r5
 800e310:	9b08      	ldr	r3, [sp, #32]
 800e312:	bfb8      	it	lt
 800e314:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e316:	1aed      	subs	r5, r5, r3
 800e318:	4b65      	ldr	r3, [pc, #404]	@ (800e4b0 <_strtod_l+0x858>)
 800e31a:	4415      	add	r5, r2
 800e31c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e320:	3d01      	subs	r5, #1
 800e322:	429d      	cmp	r5, r3
 800e324:	da4f      	bge.n	800e3c6 <_strtod_l+0x76e>
 800e326:	1b5b      	subs	r3, r3, r5
 800e328:	2101      	movs	r1, #1
 800e32a:	2b1f      	cmp	r3, #31
 800e32c:	eba2 0203 	sub.w	r2, r2, r3
 800e330:	dc3d      	bgt.n	800e3ae <_strtod_l+0x756>
 800e332:	fa01 f303 	lsl.w	r3, r1, r3
 800e336:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e338:	2300      	movs	r3, #0
 800e33a:	9310      	str	r3, [sp, #64]	@ 0x40
 800e33c:	18bd      	adds	r5, r7, r2
 800e33e:	9b08      	ldr	r3, [sp, #32]
 800e340:	4416      	add	r6, r2
 800e342:	42af      	cmp	r7, r5
 800e344:	441e      	add	r6, r3
 800e346:	463b      	mov	r3, r7
 800e348:	bfa8      	it	ge
 800e34a:	462b      	movge	r3, r5
 800e34c:	42b3      	cmp	r3, r6
 800e34e:	bfa8      	it	ge
 800e350:	4633      	movge	r3, r6
 800e352:	2b00      	cmp	r3, #0
 800e354:	bfc2      	ittt	gt
 800e356:	1aed      	subgt	r5, r5, r3
 800e358:	1af6      	subgt	r6, r6, r3
 800e35a:	1aff      	subgt	r7, r7, r3
 800e35c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e35e:	2b00      	cmp	r3, #0
 800e360:	dd16      	ble.n	800e390 <_strtod_l+0x738>
 800e362:	4641      	mov	r1, r8
 800e364:	461a      	mov	r2, r3
 800e366:	9805      	ldr	r0, [sp, #20]
 800e368:	f7ff f99a 	bl	800d6a0 <__pow5mult>
 800e36c:	4680      	mov	r8, r0
 800e36e:	2800      	cmp	r0, #0
 800e370:	d0ba      	beq.n	800e2e8 <_strtod_l+0x690>
 800e372:	4601      	mov	r1, r0
 800e374:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e376:	9805      	ldr	r0, [sp, #20]
 800e378:	f7ff f8ee 	bl	800d558 <__multiply>
 800e37c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e37e:	2800      	cmp	r0, #0
 800e380:	f43f ae8d 	beq.w	800e09e <_strtod_l+0x446>
 800e384:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e386:	9805      	ldr	r0, [sp, #20]
 800e388:	f7fe ffd0 	bl	800d32c <_Bfree>
 800e38c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e38e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e390:	2d00      	cmp	r5, #0
 800e392:	dc1d      	bgt.n	800e3d0 <_strtod_l+0x778>
 800e394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e396:	2b00      	cmp	r3, #0
 800e398:	dd23      	ble.n	800e3e2 <_strtod_l+0x78a>
 800e39a:	4649      	mov	r1, r9
 800e39c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e39e:	9805      	ldr	r0, [sp, #20]
 800e3a0:	f7ff f97e 	bl	800d6a0 <__pow5mult>
 800e3a4:	4681      	mov	r9, r0
 800e3a6:	b9e0      	cbnz	r0, 800e3e2 <_strtod_l+0x78a>
 800e3a8:	f04f 0900 	mov.w	r9, #0
 800e3ac:	e677      	b.n	800e09e <_strtod_l+0x446>
 800e3ae:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e3b2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e3b4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e3b8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e3bc:	35e2      	adds	r5, #226	@ 0xe2
 800e3be:	fa01 f305 	lsl.w	r3, r1, r5
 800e3c2:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3c4:	e7ba      	b.n	800e33c <_strtod_l+0x6e4>
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3ca:	2301      	movs	r3, #1
 800e3cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e3ce:	e7b5      	b.n	800e33c <_strtod_l+0x6e4>
 800e3d0:	462a      	mov	r2, r5
 800e3d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e3d4:	9805      	ldr	r0, [sp, #20]
 800e3d6:	f7ff f9bd 	bl	800d754 <__lshift>
 800e3da:	901a      	str	r0, [sp, #104]	@ 0x68
 800e3dc:	2800      	cmp	r0, #0
 800e3de:	d1d9      	bne.n	800e394 <_strtod_l+0x73c>
 800e3e0:	e65d      	b.n	800e09e <_strtod_l+0x446>
 800e3e2:	2e00      	cmp	r6, #0
 800e3e4:	dd07      	ble.n	800e3f6 <_strtod_l+0x79e>
 800e3e6:	4649      	mov	r1, r9
 800e3e8:	4632      	mov	r2, r6
 800e3ea:	9805      	ldr	r0, [sp, #20]
 800e3ec:	f7ff f9b2 	bl	800d754 <__lshift>
 800e3f0:	4681      	mov	r9, r0
 800e3f2:	2800      	cmp	r0, #0
 800e3f4:	d0d8      	beq.n	800e3a8 <_strtod_l+0x750>
 800e3f6:	2f00      	cmp	r7, #0
 800e3f8:	dd08      	ble.n	800e40c <_strtod_l+0x7b4>
 800e3fa:	4641      	mov	r1, r8
 800e3fc:	463a      	mov	r2, r7
 800e3fe:	9805      	ldr	r0, [sp, #20]
 800e400:	f7ff f9a8 	bl	800d754 <__lshift>
 800e404:	4680      	mov	r8, r0
 800e406:	2800      	cmp	r0, #0
 800e408:	f43f ae49 	beq.w	800e09e <_strtod_l+0x446>
 800e40c:	464a      	mov	r2, r9
 800e40e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e410:	9805      	ldr	r0, [sp, #20]
 800e412:	f7ff fa27 	bl	800d864 <__mdiff>
 800e416:	4604      	mov	r4, r0
 800e418:	2800      	cmp	r0, #0
 800e41a:	f43f ae40 	beq.w	800e09e <_strtod_l+0x446>
 800e41e:	68c3      	ldr	r3, [r0, #12]
 800e420:	4641      	mov	r1, r8
 800e422:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e424:	2300      	movs	r3, #0
 800e426:	60c3      	str	r3, [r0, #12]
 800e428:	f7ff fa00 	bl	800d82c <__mcmp>
 800e42c:	2800      	cmp	r0, #0
 800e42e:	da45      	bge.n	800e4bc <_strtod_l+0x864>
 800e430:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e432:	ea53 030a 	orrs.w	r3, r3, sl
 800e436:	d16b      	bne.n	800e510 <_strtod_l+0x8b8>
 800e438:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d167      	bne.n	800e510 <_strtod_l+0x8b8>
 800e440:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e444:	0d1b      	lsrs	r3, r3, #20
 800e446:	051b      	lsls	r3, r3, #20
 800e448:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e44c:	d960      	bls.n	800e510 <_strtod_l+0x8b8>
 800e44e:	6963      	ldr	r3, [r4, #20]
 800e450:	b913      	cbnz	r3, 800e458 <_strtod_l+0x800>
 800e452:	6923      	ldr	r3, [r4, #16]
 800e454:	2b01      	cmp	r3, #1
 800e456:	dd5b      	ble.n	800e510 <_strtod_l+0x8b8>
 800e458:	4621      	mov	r1, r4
 800e45a:	2201      	movs	r2, #1
 800e45c:	9805      	ldr	r0, [sp, #20]
 800e45e:	f7ff f979 	bl	800d754 <__lshift>
 800e462:	4641      	mov	r1, r8
 800e464:	4604      	mov	r4, r0
 800e466:	f7ff f9e1 	bl	800d82c <__mcmp>
 800e46a:	2800      	cmp	r0, #0
 800e46c:	dd50      	ble.n	800e510 <_strtod_l+0x8b8>
 800e46e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e472:	9a08      	ldr	r2, [sp, #32]
 800e474:	0d1b      	lsrs	r3, r3, #20
 800e476:	051b      	lsls	r3, r3, #20
 800e478:	2a00      	cmp	r2, #0
 800e47a:	d06a      	beq.n	800e552 <_strtod_l+0x8fa>
 800e47c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e480:	d867      	bhi.n	800e552 <_strtod_l+0x8fa>
 800e482:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e486:	f67f ae9d 	bls.w	800e1c4 <_strtod_l+0x56c>
 800e48a:	4b0a      	ldr	r3, [pc, #40]	@ (800e4b4 <_strtod_l+0x85c>)
 800e48c:	4650      	mov	r0, sl
 800e48e:	4659      	mov	r1, fp
 800e490:	2200      	movs	r2, #0
 800e492:	f7f2 f8c1 	bl	8000618 <__aeabi_dmul>
 800e496:	4b08      	ldr	r3, [pc, #32]	@ (800e4b8 <_strtod_l+0x860>)
 800e498:	4682      	mov	sl, r0
 800e49a:	468b      	mov	fp, r1
 800e49c:	400b      	ands	r3, r1
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	f47f ae08 	bne.w	800e0b4 <_strtod_l+0x45c>
 800e4a4:	2322      	movs	r3, #34	@ 0x22
 800e4a6:	9a05      	ldr	r2, [sp, #20]
 800e4a8:	6013      	str	r3, [r2, #0]
 800e4aa:	e603      	b.n	800e0b4 <_strtod_l+0x45c>
 800e4ac:	0800fe70 	.word	0x0800fe70
 800e4b0:	fffffc02 	.word	0xfffffc02
 800e4b4:	39500000 	.word	0x39500000
 800e4b8:	7ff00000 	.word	0x7ff00000
 800e4bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e4c0:	d165      	bne.n	800e58e <_strtod_l+0x936>
 800e4c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e4c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e4c8:	b35a      	cbz	r2, 800e522 <_strtod_l+0x8ca>
 800e4ca:	4a9f      	ldr	r2, [pc, #636]	@ (800e748 <_strtod_l+0xaf0>)
 800e4cc:	4293      	cmp	r3, r2
 800e4ce:	d12b      	bne.n	800e528 <_strtod_l+0x8d0>
 800e4d0:	9b08      	ldr	r3, [sp, #32]
 800e4d2:	4651      	mov	r1, sl
 800e4d4:	b303      	cbz	r3, 800e518 <_strtod_l+0x8c0>
 800e4d6:	465a      	mov	r2, fp
 800e4d8:	4b9c      	ldr	r3, [pc, #624]	@ (800e74c <_strtod_l+0xaf4>)
 800e4da:	4013      	ands	r3, r2
 800e4dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e4e0:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e4e4:	d81b      	bhi.n	800e51e <_strtod_l+0x8c6>
 800e4e6:	0d1b      	lsrs	r3, r3, #20
 800e4e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e4ec:	fa02 f303 	lsl.w	r3, r2, r3
 800e4f0:	4299      	cmp	r1, r3
 800e4f2:	d119      	bne.n	800e528 <_strtod_l+0x8d0>
 800e4f4:	4b96      	ldr	r3, [pc, #600]	@ (800e750 <_strtod_l+0xaf8>)
 800e4f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e4f8:	429a      	cmp	r2, r3
 800e4fa:	d102      	bne.n	800e502 <_strtod_l+0x8aa>
 800e4fc:	3101      	adds	r1, #1
 800e4fe:	f43f adce 	beq.w	800e09e <_strtod_l+0x446>
 800e502:	4b92      	ldr	r3, [pc, #584]	@ (800e74c <_strtod_l+0xaf4>)
 800e504:	f04f 0a00 	mov.w	sl, #0
 800e508:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e50a:	401a      	ands	r2, r3
 800e50c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e510:	9b08      	ldr	r3, [sp, #32]
 800e512:	2b00      	cmp	r3, #0
 800e514:	d1b9      	bne.n	800e48a <_strtod_l+0x832>
 800e516:	e5cd      	b.n	800e0b4 <_strtod_l+0x45c>
 800e518:	f04f 33ff 	mov.w	r3, #4294967295
 800e51c:	e7e8      	b.n	800e4f0 <_strtod_l+0x898>
 800e51e:	4613      	mov	r3, r2
 800e520:	e7e6      	b.n	800e4f0 <_strtod_l+0x898>
 800e522:	ea53 030a 	orrs.w	r3, r3, sl
 800e526:	d0a2      	beq.n	800e46e <_strtod_l+0x816>
 800e528:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e52a:	b1db      	cbz	r3, 800e564 <_strtod_l+0x90c>
 800e52c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e52e:	4213      	tst	r3, r2
 800e530:	d0ee      	beq.n	800e510 <_strtod_l+0x8b8>
 800e532:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e534:	4650      	mov	r0, sl
 800e536:	9a08      	ldr	r2, [sp, #32]
 800e538:	4659      	mov	r1, fp
 800e53a:	b1bb      	cbz	r3, 800e56c <_strtod_l+0x914>
 800e53c:	f7ff fb6c 	bl	800dc18 <sulp>
 800e540:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e544:	ec53 2b10 	vmov	r2, r3, d0
 800e548:	f7f1 feb0 	bl	80002ac <__adddf3>
 800e54c:	4682      	mov	sl, r0
 800e54e:	468b      	mov	fp, r1
 800e550:	e7de      	b.n	800e510 <_strtod_l+0x8b8>
 800e552:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e556:	f04f 3aff 	mov.w	sl, #4294967295
 800e55a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e55e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e562:	e7d5      	b.n	800e510 <_strtod_l+0x8b8>
 800e564:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e566:	ea13 0f0a 	tst.w	r3, sl
 800e56a:	e7e1      	b.n	800e530 <_strtod_l+0x8d8>
 800e56c:	f7ff fb54 	bl	800dc18 <sulp>
 800e570:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e574:	ec53 2b10 	vmov	r2, r3, d0
 800e578:	f7f1 fe96 	bl	80002a8 <__aeabi_dsub>
 800e57c:	2200      	movs	r2, #0
 800e57e:	2300      	movs	r3, #0
 800e580:	4682      	mov	sl, r0
 800e582:	468b      	mov	fp, r1
 800e584:	f7f2 fab0 	bl	8000ae8 <__aeabi_dcmpeq>
 800e588:	2800      	cmp	r0, #0
 800e58a:	d0c1      	beq.n	800e510 <_strtod_l+0x8b8>
 800e58c:	e61a      	b.n	800e1c4 <_strtod_l+0x56c>
 800e58e:	4641      	mov	r1, r8
 800e590:	4620      	mov	r0, r4
 800e592:	f7ff facb 	bl	800db2c <__ratio>
 800e596:	2200      	movs	r2, #0
 800e598:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e59c:	ec57 6b10 	vmov	r6, r7, d0
 800e5a0:	4630      	mov	r0, r6
 800e5a2:	4639      	mov	r1, r7
 800e5a4:	f7f2 fab4 	bl	8000b10 <__aeabi_dcmple>
 800e5a8:	2800      	cmp	r0, #0
 800e5aa:	d06f      	beq.n	800e68c <_strtod_l+0xa34>
 800e5ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d17a      	bne.n	800e6a8 <_strtod_l+0xa50>
 800e5b2:	f1ba 0f00 	cmp.w	sl, #0
 800e5b6:	d158      	bne.n	800e66a <_strtod_l+0xa12>
 800e5b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d15a      	bne.n	800e678 <_strtod_l+0xa20>
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	4b63      	ldr	r3, [pc, #396]	@ (800e754 <_strtod_l+0xafc>)
 800e5c6:	4630      	mov	r0, r6
 800e5c8:	4639      	mov	r1, r7
 800e5ca:	f7f2 fa97 	bl	8000afc <__aeabi_dcmplt>
 800e5ce:	2800      	cmp	r0, #0
 800e5d0:	d159      	bne.n	800e686 <_strtod_l+0xa2e>
 800e5d2:	4630      	mov	r0, r6
 800e5d4:	4639      	mov	r1, r7
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	4b5f      	ldr	r3, [pc, #380]	@ (800e758 <_strtod_l+0xb00>)
 800e5da:	f7f2 f81d 	bl	8000618 <__aeabi_dmul>
 800e5de:	4606      	mov	r6, r0
 800e5e0:	460f      	mov	r7, r1
 800e5e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e5e6:	9606      	str	r6, [sp, #24]
 800e5e8:	9307      	str	r3, [sp, #28]
 800e5ea:	4d58      	ldr	r5, [pc, #352]	@ (800e74c <_strtod_l+0xaf4>)
 800e5ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e5f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e5f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5f6:	401d      	ands	r5, r3
 800e5f8:	4b58      	ldr	r3, [pc, #352]	@ (800e75c <_strtod_l+0xb04>)
 800e5fa:	429d      	cmp	r5, r3
 800e5fc:	f040 80b2 	bne.w	800e764 <_strtod_l+0xb0c>
 800e600:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e602:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e606:	ec4b ab10 	vmov	d0, sl, fp
 800e60a:	f7ff f9c3 	bl	800d994 <__ulp>
 800e60e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e612:	ec51 0b10 	vmov	r0, r1, d0
 800e616:	f7f1 ffff 	bl	8000618 <__aeabi_dmul>
 800e61a:	4652      	mov	r2, sl
 800e61c:	465b      	mov	r3, fp
 800e61e:	f7f1 fe45 	bl	80002ac <__adddf3>
 800e622:	460b      	mov	r3, r1
 800e624:	4949      	ldr	r1, [pc, #292]	@ (800e74c <_strtod_l+0xaf4>)
 800e626:	4682      	mov	sl, r0
 800e628:	4a4d      	ldr	r2, [pc, #308]	@ (800e760 <_strtod_l+0xb08>)
 800e62a:	4019      	ands	r1, r3
 800e62c:	4291      	cmp	r1, r2
 800e62e:	d942      	bls.n	800e6b6 <_strtod_l+0xa5e>
 800e630:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e632:	4b47      	ldr	r3, [pc, #284]	@ (800e750 <_strtod_l+0xaf8>)
 800e634:	429a      	cmp	r2, r3
 800e636:	d103      	bne.n	800e640 <_strtod_l+0x9e8>
 800e638:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e63a:	3301      	adds	r3, #1
 800e63c:	f43f ad2f 	beq.w	800e09e <_strtod_l+0x446>
 800e640:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e750 <_strtod_l+0xaf8>
 800e644:	f04f 3aff 	mov.w	sl, #4294967295
 800e648:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e64a:	9805      	ldr	r0, [sp, #20]
 800e64c:	f7fe fe6e 	bl	800d32c <_Bfree>
 800e650:	4649      	mov	r1, r9
 800e652:	9805      	ldr	r0, [sp, #20]
 800e654:	f7fe fe6a 	bl	800d32c <_Bfree>
 800e658:	4641      	mov	r1, r8
 800e65a:	9805      	ldr	r0, [sp, #20]
 800e65c:	f7fe fe66 	bl	800d32c <_Bfree>
 800e660:	4621      	mov	r1, r4
 800e662:	9805      	ldr	r0, [sp, #20]
 800e664:	f7fe fe62 	bl	800d32c <_Bfree>
 800e668:	e619      	b.n	800e29e <_strtod_l+0x646>
 800e66a:	f1ba 0f01 	cmp.w	sl, #1
 800e66e:	d103      	bne.n	800e678 <_strtod_l+0xa20>
 800e670:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e672:	2b00      	cmp	r3, #0
 800e674:	f43f ada6 	beq.w	800e1c4 <_strtod_l+0x56c>
 800e678:	2600      	movs	r6, #0
 800e67a:	4f36      	ldr	r7, [pc, #216]	@ (800e754 <_strtod_l+0xafc>)
 800e67c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800e728 <_strtod_l+0xad0>
 800e680:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e684:	e7b1      	b.n	800e5ea <_strtod_l+0x992>
 800e686:	2600      	movs	r6, #0
 800e688:	4f33      	ldr	r7, [pc, #204]	@ (800e758 <_strtod_l+0xb00>)
 800e68a:	e7aa      	b.n	800e5e2 <_strtod_l+0x98a>
 800e68c:	4b32      	ldr	r3, [pc, #200]	@ (800e758 <_strtod_l+0xb00>)
 800e68e:	4630      	mov	r0, r6
 800e690:	4639      	mov	r1, r7
 800e692:	2200      	movs	r2, #0
 800e694:	f7f1 ffc0 	bl	8000618 <__aeabi_dmul>
 800e698:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e69a:	4606      	mov	r6, r0
 800e69c:	460f      	mov	r7, r1
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d09f      	beq.n	800e5e2 <_strtod_l+0x98a>
 800e6a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e6a6:	e7a0      	b.n	800e5ea <_strtod_l+0x992>
 800e6a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e730 <_strtod_l+0xad8>
 800e6ac:	ec57 6b17 	vmov	r6, r7, d7
 800e6b0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e6b4:	e799      	b.n	800e5ea <_strtod_l+0x992>
 800e6b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e6ba:	9b08      	ldr	r3, [sp, #32]
 800e6bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d1c1      	bne.n	800e648 <_strtod_l+0x9f0>
 800e6c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e6c8:	0d1b      	lsrs	r3, r3, #20
 800e6ca:	051b      	lsls	r3, r3, #20
 800e6cc:	429d      	cmp	r5, r3
 800e6ce:	d1bb      	bne.n	800e648 <_strtod_l+0x9f0>
 800e6d0:	4630      	mov	r0, r6
 800e6d2:	4639      	mov	r1, r7
 800e6d4:	f7f2 fb00 	bl	8000cd8 <__aeabi_d2lz>
 800e6d8:	f7f1 ff70 	bl	80005bc <__aeabi_l2d>
 800e6dc:	4602      	mov	r2, r0
 800e6de:	460b      	mov	r3, r1
 800e6e0:	4630      	mov	r0, r6
 800e6e2:	4639      	mov	r1, r7
 800e6e4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e6e8:	f7f1 fdde 	bl	80002a8 <__aeabi_dsub>
 800e6ec:	460b      	mov	r3, r1
 800e6ee:	4602      	mov	r2, r0
 800e6f0:	ea46 060a 	orr.w	r6, r6, sl
 800e6f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e6f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6fa:	431e      	orrs	r6, r3
 800e6fc:	d06f      	beq.n	800e7de <_strtod_l+0xb86>
 800e6fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800e738 <_strtod_l+0xae0>)
 800e700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e704:	f7f2 f9fa 	bl	8000afc <__aeabi_dcmplt>
 800e708:	2800      	cmp	r0, #0
 800e70a:	f47f acd3 	bne.w	800e0b4 <_strtod_l+0x45c>
 800e70e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e740 <_strtod_l+0xae8>)
 800e710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e714:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e718:	f7f2 fa0e 	bl	8000b38 <__aeabi_dcmpgt>
 800e71c:	2800      	cmp	r0, #0
 800e71e:	d093      	beq.n	800e648 <_strtod_l+0x9f0>
 800e720:	e4c8      	b.n	800e0b4 <_strtod_l+0x45c>
 800e722:	bf00      	nop
 800e724:	f3af 8000 	nop.w
 800e728:	00000000 	.word	0x00000000
 800e72c:	bff00000 	.word	0xbff00000
 800e730:	00000000 	.word	0x00000000
 800e734:	3ff00000 	.word	0x3ff00000
 800e738:	94a03595 	.word	0x94a03595
 800e73c:	3fdfffff 	.word	0x3fdfffff
 800e740:	35afe535 	.word	0x35afe535
 800e744:	3fe00000 	.word	0x3fe00000
 800e748:	000fffff 	.word	0x000fffff
 800e74c:	7ff00000 	.word	0x7ff00000
 800e750:	7fefffff 	.word	0x7fefffff
 800e754:	3ff00000 	.word	0x3ff00000
 800e758:	3fe00000 	.word	0x3fe00000
 800e75c:	7fe00000 	.word	0x7fe00000
 800e760:	7c9fffff 	.word	0x7c9fffff
 800e764:	9b08      	ldr	r3, [sp, #32]
 800e766:	b323      	cbz	r3, 800e7b2 <_strtod_l+0xb5a>
 800e768:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e76c:	d821      	bhi.n	800e7b2 <_strtod_l+0xb5a>
 800e76e:	4630      	mov	r0, r6
 800e770:	4639      	mov	r1, r7
 800e772:	a327      	add	r3, pc, #156	@ (adr r3, 800e810 <_strtod_l+0xbb8>)
 800e774:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e778:	f7f2 f9ca 	bl	8000b10 <__aeabi_dcmple>
 800e77c:	b1a0      	cbz	r0, 800e7a8 <_strtod_l+0xb50>
 800e77e:	4639      	mov	r1, r7
 800e780:	4630      	mov	r0, r6
 800e782:	f7f2 fa21 	bl	8000bc8 <__aeabi_d2uiz>
 800e786:	2801      	cmp	r0, #1
 800e788:	bf38      	it	cc
 800e78a:	2001      	movcc	r0, #1
 800e78c:	f7f1 feca 	bl	8000524 <__aeabi_ui2d>
 800e790:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e792:	4606      	mov	r6, r0
 800e794:	460f      	mov	r7, r1
 800e796:	b9fb      	cbnz	r3, 800e7d8 <_strtod_l+0xb80>
 800e798:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e79c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e79e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e7a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e7a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e7a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e7aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e7ae:	1b5b      	subs	r3, r3, r5
 800e7b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e7b2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e7b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e7ba:	f7ff f8eb 	bl	800d994 <__ulp>
 800e7be:	4650      	mov	r0, sl
 800e7c0:	4659      	mov	r1, fp
 800e7c2:	ec53 2b10 	vmov	r2, r3, d0
 800e7c6:	f7f1 ff27 	bl	8000618 <__aeabi_dmul>
 800e7ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e7ce:	f7f1 fd6d 	bl	80002ac <__adddf3>
 800e7d2:	4682      	mov	sl, r0
 800e7d4:	468b      	mov	fp, r1
 800e7d6:	e770      	b.n	800e6ba <_strtod_l+0xa62>
 800e7d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e7dc:	e7e0      	b.n	800e7a0 <_strtod_l+0xb48>
 800e7de:	a30e      	add	r3, pc, #56	@ (adr r3, 800e818 <_strtod_l+0xbc0>)
 800e7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7e4:	f7f2 f98a 	bl	8000afc <__aeabi_dcmplt>
 800e7e8:	e798      	b.n	800e71c <_strtod_l+0xac4>
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	930e      	str	r3, [sp, #56]	@ 0x38
 800e7ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e7f0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e7f2:	6013      	str	r3, [r2, #0]
 800e7f4:	f7ff ba6d 	b.w	800dcd2 <_strtod_l+0x7a>
 800e7f8:	2a65      	cmp	r2, #101	@ 0x65
 800e7fa:	f43f ab67 	beq.w	800decc <_strtod_l+0x274>
 800e7fe:	2a45      	cmp	r2, #69	@ 0x45
 800e800:	f43f ab64 	beq.w	800decc <_strtod_l+0x274>
 800e804:	2301      	movs	r3, #1
 800e806:	f7ff bba0 	b.w	800df4a <_strtod_l+0x2f2>
 800e80a:	bf00      	nop
 800e80c:	f3af 8000 	nop.w
 800e810:	ffc00000 	.word	0xffc00000
 800e814:	41dfffff 	.word	0x41dfffff
 800e818:	94a03595 	.word	0x94a03595
 800e81c:	3fcfffff 	.word	0x3fcfffff

0800e820 <_strtod_r>:
 800e820:	4b01      	ldr	r3, [pc, #4]	@ (800e828 <_strtod_r+0x8>)
 800e822:	f7ff ba19 	b.w	800dc58 <_strtod_l>
 800e826:	bf00      	nop
 800e828:	20000068 	.word	0x20000068

0800e82c <_strtol_l.isra.0>:
 800e82c:	2b24      	cmp	r3, #36	@ 0x24
 800e82e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e832:	4686      	mov	lr, r0
 800e834:	4690      	mov	r8, r2
 800e836:	d801      	bhi.n	800e83c <_strtol_l.isra.0+0x10>
 800e838:	2b01      	cmp	r3, #1
 800e83a:	d106      	bne.n	800e84a <_strtol_l.isra.0+0x1e>
 800e83c:	f7fd fd94 	bl	800c368 <__errno>
 800e840:	2316      	movs	r3, #22
 800e842:	6003      	str	r3, [r0, #0]
 800e844:	2000      	movs	r0, #0
 800e846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e84a:	460d      	mov	r5, r1
 800e84c:	4833      	ldr	r0, [pc, #204]	@ (800e91c <_strtol_l.isra.0+0xf0>)
 800e84e:	462a      	mov	r2, r5
 800e850:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e854:	5d06      	ldrb	r6, [r0, r4]
 800e856:	f016 0608 	ands.w	r6, r6, #8
 800e85a:	d1f8      	bne.n	800e84e <_strtol_l.isra.0+0x22>
 800e85c:	2c2d      	cmp	r4, #45	@ 0x2d
 800e85e:	d110      	bne.n	800e882 <_strtol_l.isra.0+0x56>
 800e860:	782c      	ldrb	r4, [r5, #0]
 800e862:	2601      	movs	r6, #1
 800e864:	1c95      	adds	r5, r2, #2
 800e866:	f033 0210 	bics.w	r2, r3, #16
 800e86a:	d115      	bne.n	800e898 <_strtol_l.isra.0+0x6c>
 800e86c:	2c30      	cmp	r4, #48	@ 0x30
 800e86e:	d10d      	bne.n	800e88c <_strtol_l.isra.0+0x60>
 800e870:	782a      	ldrb	r2, [r5, #0]
 800e872:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e876:	2a58      	cmp	r2, #88	@ 0x58
 800e878:	d108      	bne.n	800e88c <_strtol_l.isra.0+0x60>
 800e87a:	786c      	ldrb	r4, [r5, #1]
 800e87c:	3502      	adds	r5, #2
 800e87e:	2310      	movs	r3, #16
 800e880:	e00a      	b.n	800e898 <_strtol_l.isra.0+0x6c>
 800e882:	2c2b      	cmp	r4, #43	@ 0x2b
 800e884:	bf04      	itt	eq
 800e886:	782c      	ldrbeq	r4, [r5, #0]
 800e888:	1c95      	addeq	r5, r2, #2
 800e88a:	e7ec      	b.n	800e866 <_strtol_l.isra.0+0x3a>
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d1f6      	bne.n	800e87e <_strtol_l.isra.0+0x52>
 800e890:	2c30      	cmp	r4, #48	@ 0x30
 800e892:	bf14      	ite	ne
 800e894:	230a      	movne	r3, #10
 800e896:	2308      	moveq	r3, #8
 800e898:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e89c:	2200      	movs	r2, #0
 800e89e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e8a2:	4610      	mov	r0, r2
 800e8a4:	fbbc f9f3 	udiv	r9, ip, r3
 800e8a8:	fb03 ca19 	mls	sl, r3, r9, ip
 800e8ac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e8b0:	2f09      	cmp	r7, #9
 800e8b2:	d80f      	bhi.n	800e8d4 <_strtol_l.isra.0+0xa8>
 800e8b4:	463c      	mov	r4, r7
 800e8b6:	42a3      	cmp	r3, r4
 800e8b8:	dd1b      	ble.n	800e8f2 <_strtol_l.isra.0+0xc6>
 800e8ba:	1c57      	adds	r7, r2, #1
 800e8bc:	d007      	beq.n	800e8ce <_strtol_l.isra.0+0xa2>
 800e8be:	4581      	cmp	r9, r0
 800e8c0:	d314      	bcc.n	800e8ec <_strtol_l.isra.0+0xc0>
 800e8c2:	d101      	bne.n	800e8c8 <_strtol_l.isra.0+0x9c>
 800e8c4:	45a2      	cmp	sl, r4
 800e8c6:	db11      	blt.n	800e8ec <_strtol_l.isra.0+0xc0>
 800e8c8:	fb00 4003 	mla	r0, r0, r3, r4
 800e8cc:	2201      	movs	r2, #1
 800e8ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e8d2:	e7eb      	b.n	800e8ac <_strtol_l.isra.0+0x80>
 800e8d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e8d8:	2f19      	cmp	r7, #25
 800e8da:	d801      	bhi.n	800e8e0 <_strtol_l.isra.0+0xb4>
 800e8dc:	3c37      	subs	r4, #55	@ 0x37
 800e8de:	e7ea      	b.n	800e8b6 <_strtol_l.isra.0+0x8a>
 800e8e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e8e4:	2f19      	cmp	r7, #25
 800e8e6:	d804      	bhi.n	800e8f2 <_strtol_l.isra.0+0xc6>
 800e8e8:	3c57      	subs	r4, #87	@ 0x57
 800e8ea:	e7e4      	b.n	800e8b6 <_strtol_l.isra.0+0x8a>
 800e8ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e8f0:	e7ed      	b.n	800e8ce <_strtol_l.isra.0+0xa2>
 800e8f2:	1c53      	adds	r3, r2, #1
 800e8f4:	d108      	bne.n	800e908 <_strtol_l.isra.0+0xdc>
 800e8f6:	2322      	movs	r3, #34	@ 0x22
 800e8f8:	4660      	mov	r0, ip
 800e8fa:	f8ce 3000 	str.w	r3, [lr]
 800e8fe:	f1b8 0f00 	cmp.w	r8, #0
 800e902:	d0a0      	beq.n	800e846 <_strtol_l.isra.0+0x1a>
 800e904:	1e69      	subs	r1, r5, #1
 800e906:	e006      	b.n	800e916 <_strtol_l.isra.0+0xea>
 800e908:	b106      	cbz	r6, 800e90c <_strtol_l.isra.0+0xe0>
 800e90a:	4240      	negs	r0, r0
 800e90c:	f1b8 0f00 	cmp.w	r8, #0
 800e910:	d099      	beq.n	800e846 <_strtol_l.isra.0+0x1a>
 800e912:	2a00      	cmp	r2, #0
 800e914:	d1f6      	bne.n	800e904 <_strtol_l.isra.0+0xd8>
 800e916:	f8c8 1000 	str.w	r1, [r8]
 800e91a:	e794      	b.n	800e846 <_strtol_l.isra.0+0x1a>
 800e91c:	0800fe99 	.word	0x0800fe99

0800e920 <_strtol_r>:
 800e920:	f7ff bf84 	b.w	800e82c <_strtol_l.isra.0>

0800e924 <__ssputs_r>:
 800e924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e928:	461f      	mov	r7, r3
 800e92a:	688e      	ldr	r6, [r1, #8]
 800e92c:	4682      	mov	sl, r0
 800e92e:	460c      	mov	r4, r1
 800e930:	42be      	cmp	r6, r7
 800e932:	4690      	mov	r8, r2
 800e934:	680b      	ldr	r3, [r1, #0]
 800e936:	d82d      	bhi.n	800e994 <__ssputs_r+0x70>
 800e938:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e93c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e940:	d026      	beq.n	800e990 <__ssputs_r+0x6c>
 800e942:	6965      	ldr	r5, [r4, #20]
 800e944:	6909      	ldr	r1, [r1, #16]
 800e946:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e94a:	eba3 0901 	sub.w	r9, r3, r1
 800e94e:	1c7b      	adds	r3, r7, #1
 800e950:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e954:	444b      	add	r3, r9
 800e956:	106d      	asrs	r5, r5, #1
 800e958:	429d      	cmp	r5, r3
 800e95a:	bf38      	it	cc
 800e95c:	461d      	movcc	r5, r3
 800e95e:	0553      	lsls	r3, r2, #21
 800e960:	d527      	bpl.n	800e9b2 <__ssputs_r+0x8e>
 800e962:	4629      	mov	r1, r5
 800e964:	f7fe fc16 	bl	800d194 <_malloc_r>
 800e968:	4606      	mov	r6, r0
 800e96a:	b360      	cbz	r0, 800e9c6 <__ssputs_r+0xa2>
 800e96c:	464a      	mov	r2, r9
 800e96e:	6921      	ldr	r1, [r4, #16]
 800e970:	f000 fa18 	bl	800eda4 <memcpy>
 800e974:	89a3      	ldrh	r3, [r4, #12]
 800e976:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e97a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e97e:	81a3      	strh	r3, [r4, #12]
 800e980:	6126      	str	r6, [r4, #16]
 800e982:	444e      	add	r6, r9
 800e984:	6165      	str	r5, [r4, #20]
 800e986:	eba5 0509 	sub.w	r5, r5, r9
 800e98a:	6026      	str	r6, [r4, #0]
 800e98c:	463e      	mov	r6, r7
 800e98e:	60a5      	str	r5, [r4, #8]
 800e990:	42be      	cmp	r6, r7
 800e992:	d900      	bls.n	800e996 <__ssputs_r+0x72>
 800e994:	463e      	mov	r6, r7
 800e996:	4632      	mov	r2, r6
 800e998:	4641      	mov	r1, r8
 800e99a:	6820      	ldr	r0, [r4, #0]
 800e99c:	f000 f9c6 	bl	800ed2c <memmove>
 800e9a0:	68a3      	ldr	r3, [r4, #8]
 800e9a2:	2000      	movs	r0, #0
 800e9a4:	1b9b      	subs	r3, r3, r6
 800e9a6:	60a3      	str	r3, [r4, #8]
 800e9a8:	6823      	ldr	r3, [r4, #0]
 800e9aa:	4433      	add	r3, r6
 800e9ac:	6023      	str	r3, [r4, #0]
 800e9ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9b2:	462a      	mov	r2, r5
 800e9b4:	f000 fd85 	bl	800f4c2 <_realloc_r>
 800e9b8:	4606      	mov	r6, r0
 800e9ba:	2800      	cmp	r0, #0
 800e9bc:	d1e0      	bne.n	800e980 <__ssputs_r+0x5c>
 800e9be:	6921      	ldr	r1, [r4, #16]
 800e9c0:	4650      	mov	r0, sl
 800e9c2:	f7fe fb73 	bl	800d0ac <_free_r>
 800e9c6:	230c      	movs	r3, #12
 800e9c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e9cc:	f8ca 3000 	str.w	r3, [sl]
 800e9d0:	89a3      	ldrh	r3, [r4, #12]
 800e9d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9d6:	81a3      	strh	r3, [r4, #12]
 800e9d8:	e7e9      	b.n	800e9ae <__ssputs_r+0x8a>
	...

0800e9dc <_svfiprintf_r>:
 800e9dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9e0:	4698      	mov	r8, r3
 800e9e2:	898b      	ldrh	r3, [r1, #12]
 800e9e4:	b09d      	sub	sp, #116	@ 0x74
 800e9e6:	4607      	mov	r7, r0
 800e9e8:	061b      	lsls	r3, r3, #24
 800e9ea:	460d      	mov	r5, r1
 800e9ec:	4614      	mov	r4, r2
 800e9ee:	d510      	bpl.n	800ea12 <_svfiprintf_r+0x36>
 800e9f0:	690b      	ldr	r3, [r1, #16]
 800e9f2:	b973      	cbnz	r3, 800ea12 <_svfiprintf_r+0x36>
 800e9f4:	2140      	movs	r1, #64	@ 0x40
 800e9f6:	f7fe fbcd 	bl	800d194 <_malloc_r>
 800e9fa:	6028      	str	r0, [r5, #0]
 800e9fc:	6128      	str	r0, [r5, #16]
 800e9fe:	b930      	cbnz	r0, 800ea0e <_svfiprintf_r+0x32>
 800ea00:	230c      	movs	r3, #12
 800ea02:	603b      	str	r3, [r7, #0]
 800ea04:	f04f 30ff 	mov.w	r0, #4294967295
 800ea08:	b01d      	add	sp, #116	@ 0x74
 800ea0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea0e:	2340      	movs	r3, #64	@ 0x40
 800ea10:	616b      	str	r3, [r5, #20]
 800ea12:	2300      	movs	r3, #0
 800ea14:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea18:	f04f 0901 	mov.w	r9, #1
 800ea1c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ebc0 <_svfiprintf_r+0x1e4>
 800ea20:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea22:	2320      	movs	r3, #32
 800ea24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ea28:	2330      	movs	r3, #48	@ 0x30
 800ea2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ea2e:	4623      	mov	r3, r4
 800ea30:	469a      	mov	sl, r3
 800ea32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea36:	b10a      	cbz	r2, 800ea3c <_svfiprintf_r+0x60>
 800ea38:	2a25      	cmp	r2, #37	@ 0x25
 800ea3a:	d1f9      	bne.n	800ea30 <_svfiprintf_r+0x54>
 800ea3c:	ebba 0b04 	subs.w	fp, sl, r4
 800ea40:	d00b      	beq.n	800ea5a <_svfiprintf_r+0x7e>
 800ea42:	465b      	mov	r3, fp
 800ea44:	4622      	mov	r2, r4
 800ea46:	4629      	mov	r1, r5
 800ea48:	4638      	mov	r0, r7
 800ea4a:	f7ff ff6b 	bl	800e924 <__ssputs_r>
 800ea4e:	3001      	adds	r0, #1
 800ea50:	f000 80a7 	beq.w	800eba2 <_svfiprintf_r+0x1c6>
 800ea54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea56:	445a      	add	r2, fp
 800ea58:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea5a:	f89a 3000 	ldrb.w	r3, [sl]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	f000 809f 	beq.w	800eba2 <_svfiprintf_r+0x1c6>
 800ea64:	2300      	movs	r3, #0
 800ea66:	f04f 32ff 	mov.w	r2, #4294967295
 800ea6a:	f10a 0a01 	add.w	sl, sl, #1
 800ea6e:	9304      	str	r3, [sp, #16]
 800ea70:	9307      	str	r3, [sp, #28]
 800ea72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ea76:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea7c:	4654      	mov	r4, sl
 800ea7e:	2205      	movs	r2, #5
 800ea80:	484f      	ldr	r0, [pc, #316]	@ (800ebc0 <_svfiprintf_r+0x1e4>)
 800ea82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea86:	f7fd fc9c 	bl	800c3c2 <memchr>
 800ea8a:	9a04      	ldr	r2, [sp, #16]
 800ea8c:	b9d8      	cbnz	r0, 800eac6 <_svfiprintf_r+0xea>
 800ea8e:	06d0      	lsls	r0, r2, #27
 800ea90:	bf44      	itt	mi
 800ea92:	2320      	movmi	r3, #32
 800ea94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea98:	0711      	lsls	r1, r2, #28
 800ea9a:	bf44      	itt	mi
 800ea9c:	232b      	movmi	r3, #43	@ 0x2b
 800ea9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eaa2:	f89a 3000 	ldrb.w	r3, [sl]
 800eaa6:	2b2a      	cmp	r3, #42	@ 0x2a
 800eaa8:	d015      	beq.n	800ead6 <_svfiprintf_r+0xfa>
 800eaaa:	9a07      	ldr	r2, [sp, #28]
 800eaac:	4654      	mov	r4, sl
 800eaae:	2000      	movs	r0, #0
 800eab0:	f04f 0c0a 	mov.w	ip, #10
 800eab4:	4621      	mov	r1, r4
 800eab6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eaba:	3b30      	subs	r3, #48	@ 0x30
 800eabc:	2b09      	cmp	r3, #9
 800eabe:	d94b      	bls.n	800eb58 <_svfiprintf_r+0x17c>
 800eac0:	b1b0      	cbz	r0, 800eaf0 <_svfiprintf_r+0x114>
 800eac2:	9207      	str	r2, [sp, #28]
 800eac4:	e014      	b.n	800eaf0 <_svfiprintf_r+0x114>
 800eac6:	eba0 0308 	sub.w	r3, r0, r8
 800eaca:	46a2      	mov	sl, r4
 800eacc:	fa09 f303 	lsl.w	r3, r9, r3
 800ead0:	4313      	orrs	r3, r2
 800ead2:	9304      	str	r3, [sp, #16]
 800ead4:	e7d2      	b.n	800ea7c <_svfiprintf_r+0xa0>
 800ead6:	9b03      	ldr	r3, [sp, #12]
 800ead8:	1d19      	adds	r1, r3, #4
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	9103      	str	r1, [sp, #12]
 800eae0:	bfbb      	ittet	lt
 800eae2:	425b      	neglt	r3, r3
 800eae4:	f042 0202 	orrlt.w	r2, r2, #2
 800eae8:	9307      	strge	r3, [sp, #28]
 800eaea:	9307      	strlt	r3, [sp, #28]
 800eaec:	bfb8      	it	lt
 800eaee:	9204      	strlt	r2, [sp, #16]
 800eaf0:	7823      	ldrb	r3, [r4, #0]
 800eaf2:	2b2e      	cmp	r3, #46	@ 0x2e
 800eaf4:	d10a      	bne.n	800eb0c <_svfiprintf_r+0x130>
 800eaf6:	7863      	ldrb	r3, [r4, #1]
 800eaf8:	2b2a      	cmp	r3, #42	@ 0x2a
 800eafa:	d132      	bne.n	800eb62 <_svfiprintf_r+0x186>
 800eafc:	9b03      	ldr	r3, [sp, #12]
 800eafe:	3402      	adds	r4, #2
 800eb00:	1d1a      	adds	r2, r3, #4
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eb08:	9203      	str	r2, [sp, #12]
 800eb0a:	9305      	str	r3, [sp, #20]
 800eb0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ebd0 <_svfiprintf_r+0x1f4>
 800eb10:	2203      	movs	r2, #3
 800eb12:	7821      	ldrb	r1, [r4, #0]
 800eb14:	4650      	mov	r0, sl
 800eb16:	f7fd fc54 	bl	800c3c2 <memchr>
 800eb1a:	b138      	cbz	r0, 800eb2c <_svfiprintf_r+0x150>
 800eb1c:	eba0 000a 	sub.w	r0, r0, sl
 800eb20:	2240      	movs	r2, #64	@ 0x40
 800eb22:	9b04      	ldr	r3, [sp, #16]
 800eb24:	3401      	adds	r4, #1
 800eb26:	4082      	lsls	r2, r0
 800eb28:	4313      	orrs	r3, r2
 800eb2a:	9304      	str	r3, [sp, #16]
 800eb2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb30:	2206      	movs	r2, #6
 800eb32:	4824      	ldr	r0, [pc, #144]	@ (800ebc4 <_svfiprintf_r+0x1e8>)
 800eb34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eb38:	f7fd fc43 	bl	800c3c2 <memchr>
 800eb3c:	2800      	cmp	r0, #0
 800eb3e:	d036      	beq.n	800ebae <_svfiprintf_r+0x1d2>
 800eb40:	4b21      	ldr	r3, [pc, #132]	@ (800ebc8 <_svfiprintf_r+0x1ec>)
 800eb42:	bb1b      	cbnz	r3, 800eb8c <_svfiprintf_r+0x1b0>
 800eb44:	9b03      	ldr	r3, [sp, #12]
 800eb46:	3307      	adds	r3, #7
 800eb48:	f023 0307 	bic.w	r3, r3, #7
 800eb4c:	3308      	adds	r3, #8
 800eb4e:	9303      	str	r3, [sp, #12]
 800eb50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb52:	4433      	add	r3, r6
 800eb54:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb56:	e76a      	b.n	800ea2e <_svfiprintf_r+0x52>
 800eb58:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb5c:	460c      	mov	r4, r1
 800eb5e:	2001      	movs	r0, #1
 800eb60:	e7a8      	b.n	800eab4 <_svfiprintf_r+0xd8>
 800eb62:	2300      	movs	r3, #0
 800eb64:	3401      	adds	r4, #1
 800eb66:	f04f 0c0a 	mov.w	ip, #10
 800eb6a:	4619      	mov	r1, r3
 800eb6c:	9305      	str	r3, [sp, #20]
 800eb6e:	4620      	mov	r0, r4
 800eb70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb74:	3a30      	subs	r2, #48	@ 0x30
 800eb76:	2a09      	cmp	r2, #9
 800eb78:	d903      	bls.n	800eb82 <_svfiprintf_r+0x1a6>
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d0c6      	beq.n	800eb0c <_svfiprintf_r+0x130>
 800eb7e:	9105      	str	r1, [sp, #20]
 800eb80:	e7c4      	b.n	800eb0c <_svfiprintf_r+0x130>
 800eb82:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb86:	4604      	mov	r4, r0
 800eb88:	2301      	movs	r3, #1
 800eb8a:	e7f0      	b.n	800eb6e <_svfiprintf_r+0x192>
 800eb8c:	ab03      	add	r3, sp, #12
 800eb8e:	462a      	mov	r2, r5
 800eb90:	a904      	add	r1, sp, #16
 800eb92:	4638      	mov	r0, r7
 800eb94:	9300      	str	r3, [sp, #0]
 800eb96:	4b0d      	ldr	r3, [pc, #52]	@ (800ebcc <_svfiprintf_r+0x1f0>)
 800eb98:	f7fc fc6e 	bl	800b478 <_printf_float>
 800eb9c:	1c42      	adds	r2, r0, #1
 800eb9e:	4606      	mov	r6, r0
 800eba0:	d1d6      	bne.n	800eb50 <_svfiprintf_r+0x174>
 800eba2:	89ab      	ldrh	r3, [r5, #12]
 800eba4:	065b      	lsls	r3, r3, #25
 800eba6:	f53f af2d 	bmi.w	800ea04 <_svfiprintf_r+0x28>
 800ebaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ebac:	e72c      	b.n	800ea08 <_svfiprintf_r+0x2c>
 800ebae:	ab03      	add	r3, sp, #12
 800ebb0:	462a      	mov	r2, r5
 800ebb2:	a904      	add	r1, sp, #16
 800ebb4:	4638      	mov	r0, r7
 800ebb6:	9300      	str	r3, [sp, #0]
 800ebb8:	4b04      	ldr	r3, [pc, #16]	@ (800ebcc <_svfiprintf_r+0x1f0>)
 800ebba:	f7fc fef9 	bl	800b9b0 <_printf_i>
 800ebbe:	e7ed      	b.n	800eb9c <_svfiprintf_r+0x1c0>
 800ebc0:	0800fc91 	.word	0x0800fc91
 800ebc4:	0800fc9b 	.word	0x0800fc9b
 800ebc8:	0800b479 	.word	0x0800b479
 800ebcc:	0800e925 	.word	0x0800e925
 800ebd0:	0800fc97 	.word	0x0800fc97

0800ebd4 <__sflush_r>:
 800ebd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ebd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebdc:	0716      	lsls	r6, r2, #28
 800ebde:	4605      	mov	r5, r0
 800ebe0:	460c      	mov	r4, r1
 800ebe2:	d454      	bmi.n	800ec8e <__sflush_r+0xba>
 800ebe4:	684b      	ldr	r3, [r1, #4]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	dc02      	bgt.n	800ebf0 <__sflush_r+0x1c>
 800ebea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	dd48      	ble.n	800ec82 <__sflush_r+0xae>
 800ebf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ebf2:	2e00      	cmp	r6, #0
 800ebf4:	d045      	beq.n	800ec82 <__sflush_r+0xae>
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ebfc:	682f      	ldr	r7, [r5, #0]
 800ebfe:	6a21      	ldr	r1, [r4, #32]
 800ec00:	602b      	str	r3, [r5, #0]
 800ec02:	d030      	beq.n	800ec66 <__sflush_r+0x92>
 800ec04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ec06:	89a3      	ldrh	r3, [r4, #12]
 800ec08:	0759      	lsls	r1, r3, #29
 800ec0a:	d505      	bpl.n	800ec18 <__sflush_r+0x44>
 800ec0c:	6863      	ldr	r3, [r4, #4]
 800ec0e:	1ad2      	subs	r2, r2, r3
 800ec10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ec12:	b10b      	cbz	r3, 800ec18 <__sflush_r+0x44>
 800ec14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ec16:	1ad2      	subs	r2, r2, r3
 800ec18:	2300      	movs	r3, #0
 800ec1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec1c:	6a21      	ldr	r1, [r4, #32]
 800ec1e:	4628      	mov	r0, r5
 800ec20:	47b0      	blx	r6
 800ec22:	1c43      	adds	r3, r0, #1
 800ec24:	89a3      	ldrh	r3, [r4, #12]
 800ec26:	d106      	bne.n	800ec36 <__sflush_r+0x62>
 800ec28:	6829      	ldr	r1, [r5, #0]
 800ec2a:	291d      	cmp	r1, #29
 800ec2c:	d82b      	bhi.n	800ec86 <__sflush_r+0xb2>
 800ec2e:	4a2a      	ldr	r2, [pc, #168]	@ (800ecd8 <__sflush_r+0x104>)
 800ec30:	40ca      	lsrs	r2, r1
 800ec32:	07d6      	lsls	r6, r2, #31
 800ec34:	d527      	bpl.n	800ec86 <__sflush_r+0xb2>
 800ec36:	2200      	movs	r2, #0
 800ec38:	04d9      	lsls	r1, r3, #19
 800ec3a:	6062      	str	r2, [r4, #4]
 800ec3c:	6922      	ldr	r2, [r4, #16]
 800ec3e:	6022      	str	r2, [r4, #0]
 800ec40:	d504      	bpl.n	800ec4c <__sflush_r+0x78>
 800ec42:	1c42      	adds	r2, r0, #1
 800ec44:	d101      	bne.n	800ec4a <__sflush_r+0x76>
 800ec46:	682b      	ldr	r3, [r5, #0]
 800ec48:	b903      	cbnz	r3, 800ec4c <__sflush_r+0x78>
 800ec4a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ec4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec4e:	602f      	str	r7, [r5, #0]
 800ec50:	b1b9      	cbz	r1, 800ec82 <__sflush_r+0xae>
 800ec52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec56:	4299      	cmp	r1, r3
 800ec58:	d002      	beq.n	800ec60 <__sflush_r+0x8c>
 800ec5a:	4628      	mov	r0, r5
 800ec5c:	f7fe fa26 	bl	800d0ac <_free_r>
 800ec60:	2300      	movs	r3, #0
 800ec62:	6363      	str	r3, [r4, #52]	@ 0x34
 800ec64:	e00d      	b.n	800ec82 <__sflush_r+0xae>
 800ec66:	2301      	movs	r3, #1
 800ec68:	4628      	mov	r0, r5
 800ec6a:	47b0      	blx	r6
 800ec6c:	4602      	mov	r2, r0
 800ec6e:	1c50      	adds	r0, r2, #1
 800ec70:	d1c9      	bne.n	800ec06 <__sflush_r+0x32>
 800ec72:	682b      	ldr	r3, [r5, #0]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d0c6      	beq.n	800ec06 <__sflush_r+0x32>
 800ec78:	2b1d      	cmp	r3, #29
 800ec7a:	d001      	beq.n	800ec80 <__sflush_r+0xac>
 800ec7c:	2b16      	cmp	r3, #22
 800ec7e:	d11d      	bne.n	800ecbc <__sflush_r+0xe8>
 800ec80:	602f      	str	r7, [r5, #0]
 800ec82:	2000      	movs	r0, #0
 800ec84:	e021      	b.n	800ecca <__sflush_r+0xf6>
 800ec86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec8a:	b21b      	sxth	r3, r3
 800ec8c:	e01a      	b.n	800ecc4 <__sflush_r+0xf0>
 800ec8e:	690f      	ldr	r7, [r1, #16]
 800ec90:	2f00      	cmp	r7, #0
 800ec92:	d0f6      	beq.n	800ec82 <__sflush_r+0xae>
 800ec94:	0793      	lsls	r3, r2, #30
 800ec96:	680e      	ldr	r6, [r1, #0]
 800ec98:	600f      	str	r7, [r1, #0]
 800ec9a:	bf0c      	ite	eq
 800ec9c:	694b      	ldreq	r3, [r1, #20]
 800ec9e:	2300      	movne	r3, #0
 800eca0:	eba6 0807 	sub.w	r8, r6, r7
 800eca4:	608b      	str	r3, [r1, #8]
 800eca6:	f1b8 0f00 	cmp.w	r8, #0
 800ecaa:	ddea      	ble.n	800ec82 <__sflush_r+0xae>
 800ecac:	4643      	mov	r3, r8
 800ecae:	463a      	mov	r2, r7
 800ecb0:	6a21      	ldr	r1, [r4, #32]
 800ecb2:	4628      	mov	r0, r5
 800ecb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ecb6:	47b0      	blx	r6
 800ecb8:	2800      	cmp	r0, #0
 800ecba:	dc08      	bgt.n	800ecce <__sflush_r+0xfa>
 800ecbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecc4:	f04f 30ff 	mov.w	r0, #4294967295
 800ecc8:	81a3      	strh	r3, [r4, #12]
 800ecca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecce:	4407      	add	r7, r0
 800ecd0:	eba8 0800 	sub.w	r8, r8, r0
 800ecd4:	e7e7      	b.n	800eca6 <__sflush_r+0xd2>
 800ecd6:	bf00      	nop
 800ecd8:	20400001 	.word	0x20400001

0800ecdc <_fflush_r>:
 800ecdc:	b538      	push	{r3, r4, r5, lr}
 800ecde:	690b      	ldr	r3, [r1, #16]
 800ece0:	4605      	mov	r5, r0
 800ece2:	460c      	mov	r4, r1
 800ece4:	b913      	cbnz	r3, 800ecec <_fflush_r+0x10>
 800ece6:	2500      	movs	r5, #0
 800ece8:	4628      	mov	r0, r5
 800ecea:	bd38      	pop	{r3, r4, r5, pc}
 800ecec:	b118      	cbz	r0, 800ecf6 <_fflush_r+0x1a>
 800ecee:	6a03      	ldr	r3, [r0, #32]
 800ecf0:	b90b      	cbnz	r3, 800ecf6 <_fflush_r+0x1a>
 800ecf2:	f7fd fa15 	bl	800c120 <__sinit>
 800ecf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d0f3      	beq.n	800ece6 <_fflush_r+0xa>
 800ecfe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ed00:	07d0      	lsls	r0, r2, #31
 800ed02:	d404      	bmi.n	800ed0e <_fflush_r+0x32>
 800ed04:	0599      	lsls	r1, r3, #22
 800ed06:	d402      	bmi.n	800ed0e <_fflush_r+0x32>
 800ed08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed0a:	f7fd fb58 	bl	800c3be <__retarget_lock_acquire_recursive>
 800ed0e:	4628      	mov	r0, r5
 800ed10:	4621      	mov	r1, r4
 800ed12:	f7ff ff5f 	bl	800ebd4 <__sflush_r>
 800ed16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ed18:	4605      	mov	r5, r0
 800ed1a:	07da      	lsls	r2, r3, #31
 800ed1c:	d4e4      	bmi.n	800ece8 <_fflush_r+0xc>
 800ed1e:	89a3      	ldrh	r3, [r4, #12]
 800ed20:	059b      	lsls	r3, r3, #22
 800ed22:	d4e1      	bmi.n	800ece8 <_fflush_r+0xc>
 800ed24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed26:	f7fd fb4b 	bl	800c3c0 <__retarget_lock_release_recursive>
 800ed2a:	e7dd      	b.n	800ece8 <_fflush_r+0xc>

0800ed2c <memmove>:
 800ed2c:	4288      	cmp	r0, r1
 800ed2e:	b510      	push	{r4, lr}
 800ed30:	eb01 0402 	add.w	r4, r1, r2
 800ed34:	d902      	bls.n	800ed3c <memmove+0x10>
 800ed36:	4284      	cmp	r4, r0
 800ed38:	4623      	mov	r3, r4
 800ed3a:	d807      	bhi.n	800ed4c <memmove+0x20>
 800ed3c:	1e43      	subs	r3, r0, #1
 800ed3e:	42a1      	cmp	r1, r4
 800ed40:	d008      	beq.n	800ed54 <memmove+0x28>
 800ed42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ed46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ed4a:	e7f8      	b.n	800ed3e <memmove+0x12>
 800ed4c:	4402      	add	r2, r0
 800ed4e:	4601      	mov	r1, r0
 800ed50:	428a      	cmp	r2, r1
 800ed52:	d100      	bne.n	800ed56 <memmove+0x2a>
 800ed54:	bd10      	pop	{r4, pc}
 800ed56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ed5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ed5e:	e7f7      	b.n	800ed50 <memmove+0x24>

0800ed60 <strncmp>:
 800ed60:	b510      	push	{r4, lr}
 800ed62:	b16a      	cbz	r2, 800ed80 <strncmp+0x20>
 800ed64:	3901      	subs	r1, #1
 800ed66:	1884      	adds	r4, r0, r2
 800ed68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ed70:	429a      	cmp	r2, r3
 800ed72:	d103      	bne.n	800ed7c <strncmp+0x1c>
 800ed74:	42a0      	cmp	r0, r4
 800ed76:	d001      	beq.n	800ed7c <strncmp+0x1c>
 800ed78:	2a00      	cmp	r2, #0
 800ed7a:	d1f5      	bne.n	800ed68 <strncmp+0x8>
 800ed7c:	1ad0      	subs	r0, r2, r3
 800ed7e:	bd10      	pop	{r4, pc}
 800ed80:	4610      	mov	r0, r2
 800ed82:	e7fc      	b.n	800ed7e <strncmp+0x1e>

0800ed84 <_sbrk_r>:
 800ed84:	b538      	push	{r3, r4, r5, lr}
 800ed86:	2300      	movs	r3, #0
 800ed88:	4d05      	ldr	r5, [pc, #20]	@ (800eda0 <_sbrk_r+0x1c>)
 800ed8a:	4604      	mov	r4, r0
 800ed8c:	4608      	mov	r0, r1
 800ed8e:	602b      	str	r3, [r5, #0]
 800ed90:	f7f2 fd56 	bl	8001840 <_sbrk>
 800ed94:	1c43      	adds	r3, r0, #1
 800ed96:	d102      	bne.n	800ed9e <_sbrk_r+0x1a>
 800ed98:	682b      	ldr	r3, [r5, #0]
 800ed9a:	b103      	cbz	r3, 800ed9e <_sbrk_r+0x1a>
 800ed9c:	6023      	str	r3, [r4, #0]
 800ed9e:	bd38      	pop	{r3, r4, r5, pc}
 800eda0:	200004bc 	.word	0x200004bc

0800eda4 <memcpy>:
 800eda4:	440a      	add	r2, r1
 800eda6:	1e43      	subs	r3, r0, #1
 800eda8:	4291      	cmp	r1, r2
 800edaa:	d100      	bne.n	800edae <memcpy+0xa>
 800edac:	4770      	bx	lr
 800edae:	b510      	push	{r4, lr}
 800edb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800edb4:	4291      	cmp	r1, r2
 800edb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800edba:	d1f9      	bne.n	800edb0 <memcpy+0xc>
 800edbc:	bd10      	pop	{r4, pc}
	...

0800edc0 <nan>:
 800edc0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800edc8 <nan+0x8>
 800edc4:	4770      	bx	lr
 800edc6:	bf00      	nop
 800edc8:	00000000 	.word	0x00000000
 800edcc:	7ff80000 	.word	0x7ff80000

0800edd0 <__assert_func>:
 800edd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800edd2:	4614      	mov	r4, r2
 800edd4:	461a      	mov	r2, r3
 800edd6:	4b09      	ldr	r3, [pc, #36]	@ (800edfc <__assert_func+0x2c>)
 800edd8:	4605      	mov	r5, r0
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	68d8      	ldr	r0, [r3, #12]
 800edde:	b14c      	cbz	r4, 800edf4 <__assert_func+0x24>
 800ede0:	4b07      	ldr	r3, [pc, #28]	@ (800ee00 <__assert_func+0x30>)
 800ede2:	9100      	str	r1, [sp, #0]
 800ede4:	4907      	ldr	r1, [pc, #28]	@ (800ee04 <__assert_func+0x34>)
 800ede6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800edea:	462b      	mov	r3, r5
 800edec:	f000 fba4 	bl	800f538 <fiprintf>
 800edf0:	f000 fbb4 	bl	800f55c <abort>
 800edf4:	4b04      	ldr	r3, [pc, #16]	@ (800ee08 <__assert_func+0x38>)
 800edf6:	461c      	mov	r4, r3
 800edf8:	e7f3      	b.n	800ede2 <__assert_func+0x12>
 800edfa:	bf00      	nop
 800edfc:	20000018 	.word	0x20000018
 800ee00:	0800fcaa 	.word	0x0800fcaa
 800ee04:	0800fcb7 	.word	0x0800fcb7
 800ee08:	0800fce5 	.word	0x0800fce5

0800ee0c <_calloc_r>:
 800ee0c:	b570      	push	{r4, r5, r6, lr}
 800ee0e:	fba1 5402 	umull	r5, r4, r1, r2
 800ee12:	b934      	cbnz	r4, 800ee22 <_calloc_r+0x16>
 800ee14:	4629      	mov	r1, r5
 800ee16:	f7fe f9bd 	bl	800d194 <_malloc_r>
 800ee1a:	4606      	mov	r6, r0
 800ee1c:	b928      	cbnz	r0, 800ee2a <_calloc_r+0x1e>
 800ee1e:	4630      	mov	r0, r6
 800ee20:	bd70      	pop	{r4, r5, r6, pc}
 800ee22:	220c      	movs	r2, #12
 800ee24:	2600      	movs	r6, #0
 800ee26:	6002      	str	r2, [r0, #0]
 800ee28:	e7f9      	b.n	800ee1e <_calloc_r+0x12>
 800ee2a:	462a      	mov	r2, r5
 800ee2c:	4621      	mov	r1, r4
 800ee2e:	f7fd fa48 	bl	800c2c2 <memset>
 800ee32:	e7f4      	b.n	800ee1e <_calloc_r+0x12>

0800ee34 <rshift>:
 800ee34:	6903      	ldr	r3, [r0, #16]
 800ee36:	114a      	asrs	r2, r1, #5
 800ee38:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ee3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ee40:	f100 0414 	add.w	r4, r0, #20
 800ee44:	dd45      	ble.n	800eed2 <rshift+0x9e>
 800ee46:	f011 011f 	ands.w	r1, r1, #31
 800ee4a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ee4e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ee52:	d10c      	bne.n	800ee6e <rshift+0x3a>
 800ee54:	f100 0710 	add.w	r7, r0, #16
 800ee58:	4629      	mov	r1, r5
 800ee5a:	42b1      	cmp	r1, r6
 800ee5c:	d334      	bcc.n	800eec8 <rshift+0x94>
 800ee5e:	1a9b      	subs	r3, r3, r2
 800ee60:	1eea      	subs	r2, r5, #3
 800ee62:	009b      	lsls	r3, r3, #2
 800ee64:	4296      	cmp	r6, r2
 800ee66:	bf38      	it	cc
 800ee68:	2300      	movcc	r3, #0
 800ee6a:	4423      	add	r3, r4
 800ee6c:	e015      	b.n	800ee9a <rshift+0x66>
 800ee6e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ee72:	f1c1 0820 	rsb	r8, r1, #32
 800ee76:	f105 0e04 	add.w	lr, r5, #4
 800ee7a:	46a1      	mov	r9, r4
 800ee7c:	40cf      	lsrs	r7, r1
 800ee7e:	4576      	cmp	r6, lr
 800ee80:	46f4      	mov	ip, lr
 800ee82:	d815      	bhi.n	800eeb0 <rshift+0x7c>
 800ee84:	1a9a      	subs	r2, r3, r2
 800ee86:	3501      	adds	r5, #1
 800ee88:	0092      	lsls	r2, r2, #2
 800ee8a:	3a04      	subs	r2, #4
 800ee8c:	42ae      	cmp	r6, r5
 800ee8e:	bf38      	it	cc
 800ee90:	2200      	movcc	r2, #0
 800ee92:	18a3      	adds	r3, r4, r2
 800ee94:	50a7      	str	r7, [r4, r2]
 800ee96:	b107      	cbz	r7, 800ee9a <rshift+0x66>
 800ee98:	3304      	adds	r3, #4
 800ee9a:	1b1a      	subs	r2, r3, r4
 800ee9c:	42a3      	cmp	r3, r4
 800ee9e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800eea2:	bf08      	it	eq
 800eea4:	2300      	moveq	r3, #0
 800eea6:	6102      	str	r2, [r0, #16]
 800eea8:	bf08      	it	eq
 800eeaa:	6143      	streq	r3, [r0, #20]
 800eeac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eeb0:	f8dc c000 	ldr.w	ip, [ip]
 800eeb4:	fa0c fc08 	lsl.w	ip, ip, r8
 800eeb8:	ea4c 0707 	orr.w	r7, ip, r7
 800eebc:	f849 7b04 	str.w	r7, [r9], #4
 800eec0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800eec4:	40cf      	lsrs	r7, r1
 800eec6:	e7da      	b.n	800ee7e <rshift+0x4a>
 800eec8:	f851 cb04 	ldr.w	ip, [r1], #4
 800eecc:	f847 cf04 	str.w	ip, [r7, #4]!
 800eed0:	e7c3      	b.n	800ee5a <rshift+0x26>
 800eed2:	4623      	mov	r3, r4
 800eed4:	e7e1      	b.n	800ee9a <rshift+0x66>

0800eed6 <__hexdig_fun>:
 800eed6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800eeda:	2b09      	cmp	r3, #9
 800eedc:	d802      	bhi.n	800eee4 <__hexdig_fun+0xe>
 800eede:	3820      	subs	r0, #32
 800eee0:	b2c0      	uxtb	r0, r0
 800eee2:	4770      	bx	lr
 800eee4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800eee8:	2b05      	cmp	r3, #5
 800eeea:	d801      	bhi.n	800eef0 <__hexdig_fun+0x1a>
 800eeec:	3847      	subs	r0, #71	@ 0x47
 800eeee:	e7f7      	b.n	800eee0 <__hexdig_fun+0xa>
 800eef0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800eef4:	2b05      	cmp	r3, #5
 800eef6:	d801      	bhi.n	800eefc <__hexdig_fun+0x26>
 800eef8:	3827      	subs	r0, #39	@ 0x27
 800eefa:	e7f1      	b.n	800eee0 <__hexdig_fun+0xa>
 800eefc:	2000      	movs	r0, #0
 800eefe:	4770      	bx	lr

0800ef00 <__gethex>:
 800ef00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef04:	b085      	sub	sp, #20
 800ef06:	468a      	mov	sl, r1
 800ef08:	4690      	mov	r8, r2
 800ef0a:	9302      	str	r3, [sp, #8]
 800ef0c:	680b      	ldr	r3, [r1, #0]
 800ef0e:	9001      	str	r0, [sp, #4]
 800ef10:	1c9c      	adds	r4, r3, #2
 800ef12:	46a1      	mov	r9, r4
 800ef14:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ef18:	2830      	cmp	r0, #48	@ 0x30
 800ef1a:	d0fa      	beq.n	800ef12 <__gethex+0x12>
 800ef1c:	eba9 0303 	sub.w	r3, r9, r3
 800ef20:	f1a3 0b02 	sub.w	fp, r3, #2
 800ef24:	f7ff ffd7 	bl	800eed6 <__hexdig_fun>
 800ef28:	4605      	mov	r5, r0
 800ef2a:	2800      	cmp	r0, #0
 800ef2c:	d166      	bne.n	800effc <__gethex+0xfc>
 800ef2e:	2201      	movs	r2, #1
 800ef30:	499e      	ldr	r1, [pc, #632]	@ (800f1ac <__gethex+0x2ac>)
 800ef32:	4648      	mov	r0, r9
 800ef34:	f7ff ff14 	bl	800ed60 <strncmp>
 800ef38:	4607      	mov	r7, r0
 800ef3a:	2800      	cmp	r0, #0
 800ef3c:	d165      	bne.n	800f00a <__gethex+0x10a>
 800ef3e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ef42:	4626      	mov	r6, r4
 800ef44:	f7ff ffc7 	bl	800eed6 <__hexdig_fun>
 800ef48:	2800      	cmp	r0, #0
 800ef4a:	d060      	beq.n	800f00e <__gethex+0x10e>
 800ef4c:	4623      	mov	r3, r4
 800ef4e:	7818      	ldrb	r0, [r3, #0]
 800ef50:	4699      	mov	r9, r3
 800ef52:	3301      	adds	r3, #1
 800ef54:	2830      	cmp	r0, #48	@ 0x30
 800ef56:	d0fa      	beq.n	800ef4e <__gethex+0x4e>
 800ef58:	f7ff ffbd 	bl	800eed6 <__hexdig_fun>
 800ef5c:	fab0 f580 	clz	r5, r0
 800ef60:	f04f 0b01 	mov.w	fp, #1
 800ef64:	096d      	lsrs	r5, r5, #5
 800ef66:	464a      	mov	r2, r9
 800ef68:	4616      	mov	r6, r2
 800ef6a:	3201      	adds	r2, #1
 800ef6c:	7830      	ldrb	r0, [r6, #0]
 800ef6e:	f7ff ffb2 	bl	800eed6 <__hexdig_fun>
 800ef72:	2800      	cmp	r0, #0
 800ef74:	d1f8      	bne.n	800ef68 <__gethex+0x68>
 800ef76:	2201      	movs	r2, #1
 800ef78:	498c      	ldr	r1, [pc, #560]	@ (800f1ac <__gethex+0x2ac>)
 800ef7a:	4630      	mov	r0, r6
 800ef7c:	f7ff fef0 	bl	800ed60 <strncmp>
 800ef80:	2800      	cmp	r0, #0
 800ef82:	d13e      	bne.n	800f002 <__gethex+0x102>
 800ef84:	b944      	cbnz	r4, 800ef98 <__gethex+0x98>
 800ef86:	1c74      	adds	r4, r6, #1
 800ef88:	4622      	mov	r2, r4
 800ef8a:	4616      	mov	r6, r2
 800ef8c:	3201      	adds	r2, #1
 800ef8e:	7830      	ldrb	r0, [r6, #0]
 800ef90:	f7ff ffa1 	bl	800eed6 <__hexdig_fun>
 800ef94:	2800      	cmp	r0, #0
 800ef96:	d1f8      	bne.n	800ef8a <__gethex+0x8a>
 800ef98:	1ba4      	subs	r4, r4, r6
 800ef9a:	00a7      	lsls	r7, r4, #2
 800ef9c:	7833      	ldrb	r3, [r6, #0]
 800ef9e:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800efa2:	2b50      	cmp	r3, #80	@ 0x50
 800efa4:	d13d      	bne.n	800f022 <__gethex+0x122>
 800efa6:	7873      	ldrb	r3, [r6, #1]
 800efa8:	2b2b      	cmp	r3, #43	@ 0x2b
 800efaa:	d032      	beq.n	800f012 <__gethex+0x112>
 800efac:	2b2d      	cmp	r3, #45	@ 0x2d
 800efae:	d033      	beq.n	800f018 <__gethex+0x118>
 800efb0:	1c71      	adds	r1, r6, #1
 800efb2:	2400      	movs	r4, #0
 800efb4:	7808      	ldrb	r0, [r1, #0]
 800efb6:	f7ff ff8e 	bl	800eed6 <__hexdig_fun>
 800efba:	1e43      	subs	r3, r0, #1
 800efbc:	b2db      	uxtb	r3, r3
 800efbe:	2b18      	cmp	r3, #24
 800efc0:	d82f      	bhi.n	800f022 <__gethex+0x122>
 800efc2:	f1a0 0210 	sub.w	r2, r0, #16
 800efc6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800efca:	f7ff ff84 	bl	800eed6 <__hexdig_fun>
 800efce:	f100 3cff 	add.w	ip, r0, #4294967295
 800efd2:	230a      	movs	r3, #10
 800efd4:	fa5f fc8c 	uxtb.w	ip, ip
 800efd8:	f1bc 0f18 	cmp.w	ip, #24
 800efdc:	d91e      	bls.n	800f01c <__gethex+0x11c>
 800efde:	b104      	cbz	r4, 800efe2 <__gethex+0xe2>
 800efe0:	4252      	negs	r2, r2
 800efe2:	4417      	add	r7, r2
 800efe4:	f8ca 1000 	str.w	r1, [sl]
 800efe8:	b1ed      	cbz	r5, 800f026 <__gethex+0x126>
 800efea:	f1bb 0f00 	cmp.w	fp, #0
 800efee:	bf0c      	ite	eq
 800eff0:	2506      	moveq	r5, #6
 800eff2:	2500      	movne	r5, #0
 800eff4:	4628      	mov	r0, r5
 800eff6:	b005      	add	sp, #20
 800eff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800effc:	2500      	movs	r5, #0
 800effe:	462c      	mov	r4, r5
 800f000:	e7b1      	b.n	800ef66 <__gethex+0x66>
 800f002:	2c00      	cmp	r4, #0
 800f004:	d1c8      	bne.n	800ef98 <__gethex+0x98>
 800f006:	4627      	mov	r7, r4
 800f008:	e7c8      	b.n	800ef9c <__gethex+0x9c>
 800f00a:	464e      	mov	r6, r9
 800f00c:	462f      	mov	r7, r5
 800f00e:	2501      	movs	r5, #1
 800f010:	e7c4      	b.n	800ef9c <__gethex+0x9c>
 800f012:	2400      	movs	r4, #0
 800f014:	1cb1      	adds	r1, r6, #2
 800f016:	e7cd      	b.n	800efb4 <__gethex+0xb4>
 800f018:	2401      	movs	r4, #1
 800f01a:	e7fb      	b.n	800f014 <__gethex+0x114>
 800f01c:	fb03 0002 	mla	r0, r3, r2, r0
 800f020:	e7cf      	b.n	800efc2 <__gethex+0xc2>
 800f022:	4631      	mov	r1, r6
 800f024:	e7de      	b.n	800efe4 <__gethex+0xe4>
 800f026:	eba6 0309 	sub.w	r3, r6, r9
 800f02a:	4629      	mov	r1, r5
 800f02c:	3b01      	subs	r3, #1
 800f02e:	2b07      	cmp	r3, #7
 800f030:	dc0a      	bgt.n	800f048 <__gethex+0x148>
 800f032:	9801      	ldr	r0, [sp, #4]
 800f034:	f7fe f93a 	bl	800d2ac <_Balloc>
 800f038:	4604      	mov	r4, r0
 800f03a:	b940      	cbnz	r0, 800f04e <__gethex+0x14e>
 800f03c:	4b5c      	ldr	r3, [pc, #368]	@ (800f1b0 <__gethex+0x2b0>)
 800f03e:	4602      	mov	r2, r0
 800f040:	21e4      	movs	r1, #228	@ 0xe4
 800f042:	485c      	ldr	r0, [pc, #368]	@ (800f1b4 <__gethex+0x2b4>)
 800f044:	f7ff fec4 	bl	800edd0 <__assert_func>
 800f048:	3101      	adds	r1, #1
 800f04a:	105b      	asrs	r3, r3, #1
 800f04c:	e7ef      	b.n	800f02e <__gethex+0x12e>
 800f04e:	f100 0a14 	add.w	sl, r0, #20
 800f052:	2300      	movs	r3, #0
 800f054:	4655      	mov	r5, sl
 800f056:	469b      	mov	fp, r3
 800f058:	45b1      	cmp	r9, r6
 800f05a:	d337      	bcc.n	800f0cc <__gethex+0x1cc>
 800f05c:	f845 bb04 	str.w	fp, [r5], #4
 800f060:	eba5 050a 	sub.w	r5, r5, sl
 800f064:	4658      	mov	r0, fp
 800f066:	10ad      	asrs	r5, r5, #2
 800f068:	6125      	str	r5, [r4, #16]
 800f06a:	016d      	lsls	r5, r5, #5
 800f06c:	f7fe fa12 	bl	800d494 <__hi0bits>
 800f070:	f8d8 6000 	ldr.w	r6, [r8]
 800f074:	1a2d      	subs	r5, r5, r0
 800f076:	42b5      	cmp	r5, r6
 800f078:	dd54      	ble.n	800f124 <__gethex+0x224>
 800f07a:	1bad      	subs	r5, r5, r6
 800f07c:	4620      	mov	r0, r4
 800f07e:	4629      	mov	r1, r5
 800f080:	f7fe fda9 	bl	800dbd6 <__any_on>
 800f084:	4681      	mov	r9, r0
 800f086:	b178      	cbz	r0, 800f0a8 <__gethex+0x1a8>
 800f088:	1e6b      	subs	r3, r5, #1
 800f08a:	f04f 0901 	mov.w	r9, #1
 800f08e:	1159      	asrs	r1, r3, #5
 800f090:	f003 021f 	and.w	r2, r3, #31
 800f094:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f098:	fa09 f202 	lsl.w	r2, r9, r2
 800f09c:	420a      	tst	r2, r1
 800f09e:	d003      	beq.n	800f0a8 <__gethex+0x1a8>
 800f0a0:	454b      	cmp	r3, r9
 800f0a2:	dc36      	bgt.n	800f112 <__gethex+0x212>
 800f0a4:	f04f 0902 	mov.w	r9, #2
 800f0a8:	442f      	add	r7, r5
 800f0aa:	4629      	mov	r1, r5
 800f0ac:	4620      	mov	r0, r4
 800f0ae:	f7ff fec1 	bl	800ee34 <rshift>
 800f0b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f0b6:	42bb      	cmp	r3, r7
 800f0b8:	da42      	bge.n	800f140 <__gethex+0x240>
 800f0ba:	4621      	mov	r1, r4
 800f0bc:	9801      	ldr	r0, [sp, #4]
 800f0be:	f7fe f935 	bl	800d32c <_Bfree>
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f0c6:	25a3      	movs	r5, #163	@ 0xa3
 800f0c8:	6013      	str	r3, [r2, #0]
 800f0ca:	e793      	b.n	800eff4 <__gethex+0xf4>
 800f0cc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f0d0:	2a2e      	cmp	r2, #46	@ 0x2e
 800f0d2:	d012      	beq.n	800f0fa <__gethex+0x1fa>
 800f0d4:	2b20      	cmp	r3, #32
 800f0d6:	d104      	bne.n	800f0e2 <__gethex+0x1e2>
 800f0d8:	f845 bb04 	str.w	fp, [r5], #4
 800f0dc:	f04f 0b00 	mov.w	fp, #0
 800f0e0:	465b      	mov	r3, fp
 800f0e2:	7830      	ldrb	r0, [r6, #0]
 800f0e4:	9303      	str	r3, [sp, #12]
 800f0e6:	f7ff fef6 	bl	800eed6 <__hexdig_fun>
 800f0ea:	9b03      	ldr	r3, [sp, #12]
 800f0ec:	f000 000f 	and.w	r0, r0, #15
 800f0f0:	4098      	lsls	r0, r3
 800f0f2:	3304      	adds	r3, #4
 800f0f4:	ea4b 0b00 	orr.w	fp, fp, r0
 800f0f8:	e7ae      	b.n	800f058 <__gethex+0x158>
 800f0fa:	45b1      	cmp	r9, r6
 800f0fc:	d8ea      	bhi.n	800f0d4 <__gethex+0x1d4>
 800f0fe:	2201      	movs	r2, #1
 800f100:	492a      	ldr	r1, [pc, #168]	@ (800f1ac <__gethex+0x2ac>)
 800f102:	4630      	mov	r0, r6
 800f104:	9303      	str	r3, [sp, #12]
 800f106:	f7ff fe2b 	bl	800ed60 <strncmp>
 800f10a:	9b03      	ldr	r3, [sp, #12]
 800f10c:	2800      	cmp	r0, #0
 800f10e:	d1e1      	bne.n	800f0d4 <__gethex+0x1d4>
 800f110:	e7a2      	b.n	800f058 <__gethex+0x158>
 800f112:	1ea9      	subs	r1, r5, #2
 800f114:	4620      	mov	r0, r4
 800f116:	f7fe fd5e 	bl	800dbd6 <__any_on>
 800f11a:	2800      	cmp	r0, #0
 800f11c:	d0c2      	beq.n	800f0a4 <__gethex+0x1a4>
 800f11e:	f04f 0903 	mov.w	r9, #3
 800f122:	e7c1      	b.n	800f0a8 <__gethex+0x1a8>
 800f124:	da09      	bge.n	800f13a <__gethex+0x23a>
 800f126:	1b75      	subs	r5, r6, r5
 800f128:	4621      	mov	r1, r4
 800f12a:	9801      	ldr	r0, [sp, #4]
 800f12c:	462a      	mov	r2, r5
 800f12e:	1b7f      	subs	r7, r7, r5
 800f130:	f7fe fb10 	bl	800d754 <__lshift>
 800f134:	4604      	mov	r4, r0
 800f136:	f100 0a14 	add.w	sl, r0, #20
 800f13a:	f04f 0900 	mov.w	r9, #0
 800f13e:	e7b8      	b.n	800f0b2 <__gethex+0x1b2>
 800f140:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f144:	42bd      	cmp	r5, r7
 800f146:	dd6f      	ble.n	800f228 <__gethex+0x328>
 800f148:	1bed      	subs	r5, r5, r7
 800f14a:	42ae      	cmp	r6, r5
 800f14c:	dc34      	bgt.n	800f1b8 <__gethex+0x2b8>
 800f14e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f152:	2b02      	cmp	r3, #2
 800f154:	d022      	beq.n	800f19c <__gethex+0x29c>
 800f156:	2b03      	cmp	r3, #3
 800f158:	d024      	beq.n	800f1a4 <__gethex+0x2a4>
 800f15a:	2b01      	cmp	r3, #1
 800f15c:	d115      	bne.n	800f18a <__gethex+0x28a>
 800f15e:	42ae      	cmp	r6, r5
 800f160:	d113      	bne.n	800f18a <__gethex+0x28a>
 800f162:	2e01      	cmp	r6, #1
 800f164:	d10b      	bne.n	800f17e <__gethex+0x27e>
 800f166:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f16a:	2562      	movs	r5, #98	@ 0x62
 800f16c:	9a02      	ldr	r2, [sp, #8]
 800f16e:	6013      	str	r3, [r2, #0]
 800f170:	2301      	movs	r3, #1
 800f172:	6123      	str	r3, [r4, #16]
 800f174:	f8ca 3000 	str.w	r3, [sl]
 800f178:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f17a:	601c      	str	r4, [r3, #0]
 800f17c:	e73a      	b.n	800eff4 <__gethex+0xf4>
 800f17e:	1e71      	subs	r1, r6, #1
 800f180:	4620      	mov	r0, r4
 800f182:	f7fe fd28 	bl	800dbd6 <__any_on>
 800f186:	2800      	cmp	r0, #0
 800f188:	d1ed      	bne.n	800f166 <__gethex+0x266>
 800f18a:	4621      	mov	r1, r4
 800f18c:	9801      	ldr	r0, [sp, #4]
 800f18e:	f7fe f8cd 	bl	800d32c <_Bfree>
 800f192:	2300      	movs	r3, #0
 800f194:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f196:	2550      	movs	r5, #80	@ 0x50
 800f198:	6013      	str	r3, [r2, #0]
 800f19a:	e72b      	b.n	800eff4 <__gethex+0xf4>
 800f19c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d1f3      	bne.n	800f18a <__gethex+0x28a>
 800f1a2:	e7e0      	b.n	800f166 <__gethex+0x266>
 800f1a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d1dd      	bne.n	800f166 <__gethex+0x266>
 800f1aa:	e7ee      	b.n	800f18a <__gethex+0x28a>
 800f1ac:	0800fc8f 	.word	0x0800fc8f
 800f1b0:	0800fc25 	.word	0x0800fc25
 800f1b4:	0800fce6 	.word	0x0800fce6
 800f1b8:	1e6f      	subs	r7, r5, #1
 800f1ba:	f1b9 0f00 	cmp.w	r9, #0
 800f1be:	d130      	bne.n	800f222 <__gethex+0x322>
 800f1c0:	b127      	cbz	r7, 800f1cc <__gethex+0x2cc>
 800f1c2:	4639      	mov	r1, r7
 800f1c4:	4620      	mov	r0, r4
 800f1c6:	f7fe fd06 	bl	800dbd6 <__any_on>
 800f1ca:	4681      	mov	r9, r0
 800f1cc:	117a      	asrs	r2, r7, #5
 800f1ce:	2301      	movs	r3, #1
 800f1d0:	f007 071f 	and.w	r7, r7, #31
 800f1d4:	4629      	mov	r1, r5
 800f1d6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f1da:	4620      	mov	r0, r4
 800f1dc:	40bb      	lsls	r3, r7
 800f1de:	1b76      	subs	r6, r6, r5
 800f1e0:	2502      	movs	r5, #2
 800f1e2:	4213      	tst	r3, r2
 800f1e4:	bf18      	it	ne
 800f1e6:	f049 0902 	orrne.w	r9, r9, #2
 800f1ea:	f7ff fe23 	bl	800ee34 <rshift>
 800f1ee:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f1f2:	f1b9 0f00 	cmp.w	r9, #0
 800f1f6:	d047      	beq.n	800f288 <__gethex+0x388>
 800f1f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f1fc:	2b02      	cmp	r3, #2
 800f1fe:	d015      	beq.n	800f22c <__gethex+0x32c>
 800f200:	2b03      	cmp	r3, #3
 800f202:	d017      	beq.n	800f234 <__gethex+0x334>
 800f204:	2b01      	cmp	r3, #1
 800f206:	d109      	bne.n	800f21c <__gethex+0x31c>
 800f208:	f019 0f02 	tst.w	r9, #2
 800f20c:	d006      	beq.n	800f21c <__gethex+0x31c>
 800f20e:	f8da 3000 	ldr.w	r3, [sl]
 800f212:	ea49 0903 	orr.w	r9, r9, r3
 800f216:	f019 0f01 	tst.w	r9, #1
 800f21a:	d10e      	bne.n	800f23a <__gethex+0x33a>
 800f21c:	f045 0510 	orr.w	r5, r5, #16
 800f220:	e032      	b.n	800f288 <__gethex+0x388>
 800f222:	f04f 0901 	mov.w	r9, #1
 800f226:	e7d1      	b.n	800f1cc <__gethex+0x2cc>
 800f228:	2501      	movs	r5, #1
 800f22a:	e7e2      	b.n	800f1f2 <__gethex+0x2f2>
 800f22c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f22e:	f1c3 0301 	rsb	r3, r3, #1
 800f232:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f234:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f236:	2b00      	cmp	r3, #0
 800f238:	d0f0      	beq.n	800f21c <__gethex+0x31c>
 800f23a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f23e:	f104 0314 	add.w	r3, r4, #20
 800f242:	f04f 0c00 	mov.w	ip, #0
 800f246:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f24a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f24e:	4618      	mov	r0, r3
 800f250:	f853 2b04 	ldr.w	r2, [r3], #4
 800f254:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f258:	d01b      	beq.n	800f292 <__gethex+0x392>
 800f25a:	3201      	adds	r2, #1
 800f25c:	6002      	str	r2, [r0, #0]
 800f25e:	2d02      	cmp	r5, #2
 800f260:	f104 0314 	add.w	r3, r4, #20
 800f264:	d13c      	bne.n	800f2e0 <__gethex+0x3e0>
 800f266:	f8d8 2000 	ldr.w	r2, [r8]
 800f26a:	3a01      	subs	r2, #1
 800f26c:	42b2      	cmp	r2, r6
 800f26e:	d109      	bne.n	800f284 <__gethex+0x384>
 800f270:	1171      	asrs	r1, r6, #5
 800f272:	2201      	movs	r2, #1
 800f274:	f006 061f 	and.w	r6, r6, #31
 800f278:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f27c:	fa02 f606 	lsl.w	r6, r2, r6
 800f280:	421e      	tst	r6, r3
 800f282:	d13a      	bne.n	800f2fa <__gethex+0x3fa>
 800f284:	f045 0520 	orr.w	r5, r5, #32
 800f288:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f28a:	601c      	str	r4, [r3, #0]
 800f28c:	9b02      	ldr	r3, [sp, #8]
 800f28e:	601f      	str	r7, [r3, #0]
 800f290:	e6b0      	b.n	800eff4 <__gethex+0xf4>
 800f292:	4299      	cmp	r1, r3
 800f294:	f843 cc04 	str.w	ip, [r3, #-4]
 800f298:	d8d9      	bhi.n	800f24e <__gethex+0x34e>
 800f29a:	68a3      	ldr	r3, [r4, #8]
 800f29c:	459b      	cmp	fp, r3
 800f29e:	db17      	blt.n	800f2d0 <__gethex+0x3d0>
 800f2a0:	6861      	ldr	r1, [r4, #4]
 800f2a2:	9801      	ldr	r0, [sp, #4]
 800f2a4:	3101      	adds	r1, #1
 800f2a6:	f7fe f801 	bl	800d2ac <_Balloc>
 800f2aa:	4681      	mov	r9, r0
 800f2ac:	b918      	cbnz	r0, 800f2b6 <__gethex+0x3b6>
 800f2ae:	4b1a      	ldr	r3, [pc, #104]	@ (800f318 <__gethex+0x418>)
 800f2b0:	4602      	mov	r2, r0
 800f2b2:	2184      	movs	r1, #132	@ 0x84
 800f2b4:	e6c5      	b.n	800f042 <__gethex+0x142>
 800f2b6:	6922      	ldr	r2, [r4, #16]
 800f2b8:	f104 010c 	add.w	r1, r4, #12
 800f2bc:	300c      	adds	r0, #12
 800f2be:	3202      	adds	r2, #2
 800f2c0:	0092      	lsls	r2, r2, #2
 800f2c2:	f7ff fd6f 	bl	800eda4 <memcpy>
 800f2c6:	4621      	mov	r1, r4
 800f2c8:	464c      	mov	r4, r9
 800f2ca:	9801      	ldr	r0, [sp, #4]
 800f2cc:	f7fe f82e 	bl	800d32c <_Bfree>
 800f2d0:	6923      	ldr	r3, [r4, #16]
 800f2d2:	1c5a      	adds	r2, r3, #1
 800f2d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f2d8:	6122      	str	r2, [r4, #16]
 800f2da:	2201      	movs	r2, #1
 800f2dc:	615a      	str	r2, [r3, #20]
 800f2de:	e7be      	b.n	800f25e <__gethex+0x35e>
 800f2e0:	6922      	ldr	r2, [r4, #16]
 800f2e2:	455a      	cmp	r2, fp
 800f2e4:	dd0b      	ble.n	800f2fe <__gethex+0x3fe>
 800f2e6:	2101      	movs	r1, #1
 800f2e8:	4620      	mov	r0, r4
 800f2ea:	f7ff fda3 	bl	800ee34 <rshift>
 800f2ee:	3701      	adds	r7, #1
 800f2f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f2f4:	42bb      	cmp	r3, r7
 800f2f6:	f6ff aee0 	blt.w	800f0ba <__gethex+0x1ba>
 800f2fa:	2501      	movs	r5, #1
 800f2fc:	e7c2      	b.n	800f284 <__gethex+0x384>
 800f2fe:	f016 061f 	ands.w	r6, r6, #31
 800f302:	d0fa      	beq.n	800f2fa <__gethex+0x3fa>
 800f304:	4453      	add	r3, sl
 800f306:	f1c6 0620 	rsb	r6, r6, #32
 800f30a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f30e:	f7fe f8c1 	bl	800d494 <__hi0bits>
 800f312:	42b0      	cmp	r0, r6
 800f314:	dbe7      	blt.n	800f2e6 <__gethex+0x3e6>
 800f316:	e7f0      	b.n	800f2fa <__gethex+0x3fa>
 800f318:	0800fc25 	.word	0x0800fc25

0800f31c <L_shift>:
 800f31c:	f1c2 0208 	rsb	r2, r2, #8
 800f320:	0092      	lsls	r2, r2, #2
 800f322:	b570      	push	{r4, r5, r6, lr}
 800f324:	f1c2 0620 	rsb	r6, r2, #32
 800f328:	6843      	ldr	r3, [r0, #4]
 800f32a:	6804      	ldr	r4, [r0, #0]
 800f32c:	fa03 f506 	lsl.w	r5, r3, r6
 800f330:	40d3      	lsrs	r3, r2
 800f332:	432c      	orrs	r4, r5
 800f334:	6004      	str	r4, [r0, #0]
 800f336:	f840 3f04 	str.w	r3, [r0, #4]!
 800f33a:	4288      	cmp	r0, r1
 800f33c:	d3f4      	bcc.n	800f328 <L_shift+0xc>
 800f33e:	bd70      	pop	{r4, r5, r6, pc}

0800f340 <__match>:
 800f340:	6803      	ldr	r3, [r0, #0]
 800f342:	3301      	adds	r3, #1
 800f344:	b530      	push	{r4, r5, lr}
 800f346:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f34a:	b914      	cbnz	r4, 800f352 <__match+0x12>
 800f34c:	6003      	str	r3, [r0, #0]
 800f34e:	2001      	movs	r0, #1
 800f350:	bd30      	pop	{r4, r5, pc}
 800f352:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f356:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f35a:	2d19      	cmp	r5, #25
 800f35c:	bf98      	it	ls
 800f35e:	3220      	addls	r2, #32
 800f360:	42a2      	cmp	r2, r4
 800f362:	d0f0      	beq.n	800f346 <__match+0x6>
 800f364:	2000      	movs	r0, #0
 800f366:	e7f3      	b.n	800f350 <__match+0x10>

0800f368 <__hexnan>:
 800f368:	680b      	ldr	r3, [r1, #0]
 800f36a:	6801      	ldr	r1, [r0, #0]
 800f36c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f370:	115e      	asrs	r6, r3, #5
 800f372:	f013 031f 	ands.w	r3, r3, #31
 800f376:	f04f 0500 	mov.w	r5, #0
 800f37a:	b087      	sub	sp, #28
 800f37c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f380:	4682      	mov	sl, r0
 800f382:	4690      	mov	r8, r2
 800f384:	46ab      	mov	fp, r5
 800f386:	bf18      	it	ne
 800f388:	3604      	addne	r6, #4
 800f38a:	9301      	str	r3, [sp, #4]
 800f38c:	9502      	str	r5, [sp, #8]
 800f38e:	1f37      	subs	r7, r6, #4
 800f390:	f846 5c04 	str.w	r5, [r6, #-4]
 800f394:	46b9      	mov	r9, r7
 800f396:	463c      	mov	r4, r7
 800f398:	1c4b      	adds	r3, r1, #1
 800f39a:	784a      	ldrb	r2, [r1, #1]
 800f39c:	9303      	str	r3, [sp, #12]
 800f39e:	b342      	cbz	r2, 800f3f2 <__hexnan+0x8a>
 800f3a0:	4610      	mov	r0, r2
 800f3a2:	9105      	str	r1, [sp, #20]
 800f3a4:	9204      	str	r2, [sp, #16]
 800f3a6:	f7ff fd96 	bl	800eed6 <__hexdig_fun>
 800f3aa:	2800      	cmp	r0, #0
 800f3ac:	d151      	bne.n	800f452 <__hexnan+0xea>
 800f3ae:	9a04      	ldr	r2, [sp, #16]
 800f3b0:	9905      	ldr	r1, [sp, #20]
 800f3b2:	2a20      	cmp	r2, #32
 800f3b4:	d818      	bhi.n	800f3e8 <__hexnan+0x80>
 800f3b6:	9b02      	ldr	r3, [sp, #8]
 800f3b8:	459b      	cmp	fp, r3
 800f3ba:	dd13      	ble.n	800f3e4 <__hexnan+0x7c>
 800f3bc:	454c      	cmp	r4, r9
 800f3be:	d206      	bcs.n	800f3ce <__hexnan+0x66>
 800f3c0:	2d07      	cmp	r5, #7
 800f3c2:	dc04      	bgt.n	800f3ce <__hexnan+0x66>
 800f3c4:	462a      	mov	r2, r5
 800f3c6:	4649      	mov	r1, r9
 800f3c8:	4620      	mov	r0, r4
 800f3ca:	f7ff ffa7 	bl	800f31c <L_shift>
 800f3ce:	4544      	cmp	r4, r8
 800f3d0:	d951      	bls.n	800f476 <__hexnan+0x10e>
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	f1a4 0904 	sub.w	r9, r4, #4
 800f3d8:	f8cd b008 	str.w	fp, [sp, #8]
 800f3dc:	f844 3c04 	str.w	r3, [r4, #-4]
 800f3e0:	461d      	mov	r5, r3
 800f3e2:	464c      	mov	r4, r9
 800f3e4:	9903      	ldr	r1, [sp, #12]
 800f3e6:	e7d7      	b.n	800f398 <__hexnan+0x30>
 800f3e8:	2a29      	cmp	r2, #41	@ 0x29
 800f3ea:	d156      	bne.n	800f49a <__hexnan+0x132>
 800f3ec:	3102      	adds	r1, #2
 800f3ee:	f8ca 1000 	str.w	r1, [sl]
 800f3f2:	f1bb 0f00 	cmp.w	fp, #0
 800f3f6:	d050      	beq.n	800f49a <__hexnan+0x132>
 800f3f8:	454c      	cmp	r4, r9
 800f3fa:	d206      	bcs.n	800f40a <__hexnan+0xa2>
 800f3fc:	2d07      	cmp	r5, #7
 800f3fe:	dc04      	bgt.n	800f40a <__hexnan+0xa2>
 800f400:	462a      	mov	r2, r5
 800f402:	4649      	mov	r1, r9
 800f404:	4620      	mov	r0, r4
 800f406:	f7ff ff89 	bl	800f31c <L_shift>
 800f40a:	4544      	cmp	r4, r8
 800f40c:	d935      	bls.n	800f47a <__hexnan+0x112>
 800f40e:	f1a8 0204 	sub.w	r2, r8, #4
 800f412:	4623      	mov	r3, r4
 800f414:	f853 1b04 	ldr.w	r1, [r3], #4
 800f418:	429f      	cmp	r7, r3
 800f41a:	f842 1f04 	str.w	r1, [r2, #4]!
 800f41e:	d2f9      	bcs.n	800f414 <__hexnan+0xac>
 800f420:	1b3b      	subs	r3, r7, r4
 800f422:	3e03      	subs	r6, #3
 800f424:	3401      	adds	r4, #1
 800f426:	2200      	movs	r2, #0
 800f428:	f023 0303 	bic.w	r3, r3, #3
 800f42c:	3304      	adds	r3, #4
 800f42e:	42b4      	cmp	r4, r6
 800f430:	bf88      	it	hi
 800f432:	2304      	movhi	r3, #4
 800f434:	4443      	add	r3, r8
 800f436:	f843 2b04 	str.w	r2, [r3], #4
 800f43a:	429f      	cmp	r7, r3
 800f43c:	d2fb      	bcs.n	800f436 <__hexnan+0xce>
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	b91b      	cbnz	r3, 800f44a <__hexnan+0xe2>
 800f442:	4547      	cmp	r7, r8
 800f444:	d127      	bne.n	800f496 <__hexnan+0x12e>
 800f446:	2301      	movs	r3, #1
 800f448:	603b      	str	r3, [r7, #0]
 800f44a:	2005      	movs	r0, #5
 800f44c:	b007      	add	sp, #28
 800f44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f452:	3501      	adds	r5, #1
 800f454:	f10b 0b01 	add.w	fp, fp, #1
 800f458:	2d08      	cmp	r5, #8
 800f45a:	dd05      	ble.n	800f468 <__hexnan+0x100>
 800f45c:	4544      	cmp	r4, r8
 800f45e:	d9c1      	bls.n	800f3e4 <__hexnan+0x7c>
 800f460:	2300      	movs	r3, #0
 800f462:	3c04      	subs	r4, #4
 800f464:	2501      	movs	r5, #1
 800f466:	6023      	str	r3, [r4, #0]
 800f468:	6822      	ldr	r2, [r4, #0]
 800f46a:	f000 000f 	and.w	r0, r0, #15
 800f46e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f472:	6020      	str	r0, [r4, #0]
 800f474:	e7b6      	b.n	800f3e4 <__hexnan+0x7c>
 800f476:	2508      	movs	r5, #8
 800f478:	e7b4      	b.n	800f3e4 <__hexnan+0x7c>
 800f47a:	9b01      	ldr	r3, [sp, #4]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d0de      	beq.n	800f43e <__hexnan+0xd6>
 800f480:	f1c3 0320 	rsb	r3, r3, #32
 800f484:	f04f 32ff 	mov.w	r2, #4294967295
 800f488:	40da      	lsrs	r2, r3
 800f48a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f48e:	4013      	ands	r3, r2
 800f490:	f846 3c04 	str.w	r3, [r6, #-4]
 800f494:	e7d3      	b.n	800f43e <__hexnan+0xd6>
 800f496:	3f04      	subs	r7, #4
 800f498:	e7d1      	b.n	800f43e <__hexnan+0xd6>
 800f49a:	2004      	movs	r0, #4
 800f49c:	e7d6      	b.n	800f44c <__hexnan+0xe4>

0800f49e <__ascii_mbtowc>:
 800f49e:	b082      	sub	sp, #8
 800f4a0:	b901      	cbnz	r1, 800f4a4 <__ascii_mbtowc+0x6>
 800f4a2:	a901      	add	r1, sp, #4
 800f4a4:	b142      	cbz	r2, 800f4b8 <__ascii_mbtowc+0x1a>
 800f4a6:	b14b      	cbz	r3, 800f4bc <__ascii_mbtowc+0x1e>
 800f4a8:	7813      	ldrb	r3, [r2, #0]
 800f4aa:	600b      	str	r3, [r1, #0]
 800f4ac:	7812      	ldrb	r2, [r2, #0]
 800f4ae:	1e10      	subs	r0, r2, #0
 800f4b0:	bf18      	it	ne
 800f4b2:	2001      	movne	r0, #1
 800f4b4:	b002      	add	sp, #8
 800f4b6:	4770      	bx	lr
 800f4b8:	4610      	mov	r0, r2
 800f4ba:	e7fb      	b.n	800f4b4 <__ascii_mbtowc+0x16>
 800f4bc:	f06f 0001 	mvn.w	r0, #1
 800f4c0:	e7f8      	b.n	800f4b4 <__ascii_mbtowc+0x16>

0800f4c2 <_realloc_r>:
 800f4c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4c6:	4607      	mov	r7, r0
 800f4c8:	4614      	mov	r4, r2
 800f4ca:	460d      	mov	r5, r1
 800f4cc:	b921      	cbnz	r1, 800f4d8 <_realloc_r+0x16>
 800f4ce:	4611      	mov	r1, r2
 800f4d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f4d4:	f7fd be5e 	b.w	800d194 <_malloc_r>
 800f4d8:	b92a      	cbnz	r2, 800f4e6 <_realloc_r+0x24>
 800f4da:	4625      	mov	r5, r4
 800f4dc:	f7fd fde6 	bl	800d0ac <_free_r>
 800f4e0:	4628      	mov	r0, r5
 800f4e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4e6:	f000 f840 	bl	800f56a <_malloc_usable_size_r>
 800f4ea:	4284      	cmp	r4, r0
 800f4ec:	4606      	mov	r6, r0
 800f4ee:	d802      	bhi.n	800f4f6 <_realloc_r+0x34>
 800f4f0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f4f4:	d8f4      	bhi.n	800f4e0 <_realloc_r+0x1e>
 800f4f6:	4621      	mov	r1, r4
 800f4f8:	4638      	mov	r0, r7
 800f4fa:	f7fd fe4b 	bl	800d194 <_malloc_r>
 800f4fe:	4680      	mov	r8, r0
 800f500:	b908      	cbnz	r0, 800f506 <_realloc_r+0x44>
 800f502:	4645      	mov	r5, r8
 800f504:	e7ec      	b.n	800f4e0 <_realloc_r+0x1e>
 800f506:	42b4      	cmp	r4, r6
 800f508:	4622      	mov	r2, r4
 800f50a:	4629      	mov	r1, r5
 800f50c:	bf28      	it	cs
 800f50e:	4632      	movcs	r2, r6
 800f510:	f7ff fc48 	bl	800eda4 <memcpy>
 800f514:	4629      	mov	r1, r5
 800f516:	4638      	mov	r0, r7
 800f518:	f7fd fdc8 	bl	800d0ac <_free_r>
 800f51c:	e7f1      	b.n	800f502 <_realloc_r+0x40>

0800f51e <__ascii_wctomb>:
 800f51e:	4603      	mov	r3, r0
 800f520:	4608      	mov	r0, r1
 800f522:	b141      	cbz	r1, 800f536 <__ascii_wctomb+0x18>
 800f524:	2aff      	cmp	r2, #255	@ 0xff
 800f526:	d904      	bls.n	800f532 <__ascii_wctomb+0x14>
 800f528:	228a      	movs	r2, #138	@ 0x8a
 800f52a:	f04f 30ff 	mov.w	r0, #4294967295
 800f52e:	601a      	str	r2, [r3, #0]
 800f530:	4770      	bx	lr
 800f532:	2001      	movs	r0, #1
 800f534:	700a      	strb	r2, [r1, #0]
 800f536:	4770      	bx	lr

0800f538 <fiprintf>:
 800f538:	b40e      	push	{r1, r2, r3}
 800f53a:	b503      	push	{r0, r1, lr}
 800f53c:	ab03      	add	r3, sp, #12
 800f53e:	4601      	mov	r1, r0
 800f540:	4805      	ldr	r0, [pc, #20]	@ (800f558 <fiprintf+0x20>)
 800f542:	f853 2b04 	ldr.w	r2, [r3], #4
 800f546:	6800      	ldr	r0, [r0, #0]
 800f548:	9301      	str	r3, [sp, #4]
 800f54a:	f000 f83f 	bl	800f5cc <_vfiprintf_r>
 800f54e:	b002      	add	sp, #8
 800f550:	f85d eb04 	ldr.w	lr, [sp], #4
 800f554:	b003      	add	sp, #12
 800f556:	4770      	bx	lr
 800f558:	20000018 	.word	0x20000018

0800f55c <abort>:
 800f55c:	2006      	movs	r0, #6
 800f55e:	b508      	push	{r3, lr}
 800f560:	f000 fa08 	bl	800f974 <raise>
 800f564:	2001      	movs	r0, #1
 800f566:	f7f2 f8f3 	bl	8001750 <_exit>

0800f56a <_malloc_usable_size_r>:
 800f56a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f56e:	1f18      	subs	r0, r3, #4
 800f570:	2b00      	cmp	r3, #0
 800f572:	bfbc      	itt	lt
 800f574:	580b      	ldrlt	r3, [r1, r0]
 800f576:	18c0      	addlt	r0, r0, r3
 800f578:	4770      	bx	lr

0800f57a <__sfputc_r>:
 800f57a:	6893      	ldr	r3, [r2, #8]
 800f57c:	3b01      	subs	r3, #1
 800f57e:	2b00      	cmp	r3, #0
 800f580:	b410      	push	{r4}
 800f582:	6093      	str	r3, [r2, #8]
 800f584:	da08      	bge.n	800f598 <__sfputc_r+0x1e>
 800f586:	6994      	ldr	r4, [r2, #24]
 800f588:	42a3      	cmp	r3, r4
 800f58a:	db01      	blt.n	800f590 <__sfputc_r+0x16>
 800f58c:	290a      	cmp	r1, #10
 800f58e:	d103      	bne.n	800f598 <__sfputc_r+0x1e>
 800f590:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f594:	f000 b932 	b.w	800f7fc <__swbuf_r>
 800f598:	6813      	ldr	r3, [r2, #0]
 800f59a:	1c58      	adds	r0, r3, #1
 800f59c:	6010      	str	r0, [r2, #0]
 800f59e:	4608      	mov	r0, r1
 800f5a0:	7019      	strb	r1, [r3, #0]
 800f5a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5a6:	4770      	bx	lr

0800f5a8 <__sfputs_r>:
 800f5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5aa:	4606      	mov	r6, r0
 800f5ac:	460f      	mov	r7, r1
 800f5ae:	4614      	mov	r4, r2
 800f5b0:	18d5      	adds	r5, r2, r3
 800f5b2:	42ac      	cmp	r4, r5
 800f5b4:	d101      	bne.n	800f5ba <__sfputs_r+0x12>
 800f5b6:	2000      	movs	r0, #0
 800f5b8:	e007      	b.n	800f5ca <__sfputs_r+0x22>
 800f5ba:	463a      	mov	r2, r7
 800f5bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5c0:	4630      	mov	r0, r6
 800f5c2:	f7ff ffda 	bl	800f57a <__sfputc_r>
 800f5c6:	1c43      	adds	r3, r0, #1
 800f5c8:	d1f3      	bne.n	800f5b2 <__sfputs_r+0xa>
 800f5ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f5cc <_vfiprintf_r>:
 800f5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5d0:	460d      	mov	r5, r1
 800f5d2:	b09d      	sub	sp, #116	@ 0x74
 800f5d4:	4614      	mov	r4, r2
 800f5d6:	4698      	mov	r8, r3
 800f5d8:	4606      	mov	r6, r0
 800f5da:	b118      	cbz	r0, 800f5e4 <_vfiprintf_r+0x18>
 800f5dc:	6a03      	ldr	r3, [r0, #32]
 800f5de:	b90b      	cbnz	r3, 800f5e4 <_vfiprintf_r+0x18>
 800f5e0:	f7fc fd9e 	bl	800c120 <__sinit>
 800f5e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f5e6:	07d9      	lsls	r1, r3, #31
 800f5e8:	d405      	bmi.n	800f5f6 <_vfiprintf_r+0x2a>
 800f5ea:	89ab      	ldrh	r3, [r5, #12]
 800f5ec:	059a      	lsls	r2, r3, #22
 800f5ee:	d402      	bmi.n	800f5f6 <_vfiprintf_r+0x2a>
 800f5f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f5f2:	f7fc fee4 	bl	800c3be <__retarget_lock_acquire_recursive>
 800f5f6:	89ab      	ldrh	r3, [r5, #12]
 800f5f8:	071b      	lsls	r3, r3, #28
 800f5fa:	d501      	bpl.n	800f600 <_vfiprintf_r+0x34>
 800f5fc:	692b      	ldr	r3, [r5, #16]
 800f5fe:	b99b      	cbnz	r3, 800f628 <_vfiprintf_r+0x5c>
 800f600:	4629      	mov	r1, r5
 800f602:	4630      	mov	r0, r6
 800f604:	f000 f938 	bl	800f878 <__swsetup_r>
 800f608:	b170      	cbz	r0, 800f628 <_vfiprintf_r+0x5c>
 800f60a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f60c:	07dc      	lsls	r4, r3, #31
 800f60e:	d504      	bpl.n	800f61a <_vfiprintf_r+0x4e>
 800f610:	f04f 30ff 	mov.w	r0, #4294967295
 800f614:	b01d      	add	sp, #116	@ 0x74
 800f616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f61a:	89ab      	ldrh	r3, [r5, #12]
 800f61c:	0598      	lsls	r0, r3, #22
 800f61e:	d4f7      	bmi.n	800f610 <_vfiprintf_r+0x44>
 800f620:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f622:	f7fc fecd 	bl	800c3c0 <__retarget_lock_release_recursive>
 800f626:	e7f3      	b.n	800f610 <_vfiprintf_r+0x44>
 800f628:	2300      	movs	r3, #0
 800f62a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f62e:	f04f 0901 	mov.w	r9, #1
 800f632:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800f7e8 <_vfiprintf_r+0x21c>
 800f636:	9309      	str	r3, [sp, #36]	@ 0x24
 800f638:	2320      	movs	r3, #32
 800f63a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f63e:	2330      	movs	r3, #48	@ 0x30
 800f640:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f644:	4623      	mov	r3, r4
 800f646:	469a      	mov	sl, r3
 800f648:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f64c:	b10a      	cbz	r2, 800f652 <_vfiprintf_r+0x86>
 800f64e:	2a25      	cmp	r2, #37	@ 0x25
 800f650:	d1f9      	bne.n	800f646 <_vfiprintf_r+0x7a>
 800f652:	ebba 0b04 	subs.w	fp, sl, r4
 800f656:	d00b      	beq.n	800f670 <_vfiprintf_r+0xa4>
 800f658:	465b      	mov	r3, fp
 800f65a:	4622      	mov	r2, r4
 800f65c:	4629      	mov	r1, r5
 800f65e:	4630      	mov	r0, r6
 800f660:	f7ff ffa2 	bl	800f5a8 <__sfputs_r>
 800f664:	3001      	adds	r0, #1
 800f666:	f000 80a7 	beq.w	800f7b8 <_vfiprintf_r+0x1ec>
 800f66a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f66c:	445a      	add	r2, fp
 800f66e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f670:	f89a 3000 	ldrb.w	r3, [sl]
 800f674:	2b00      	cmp	r3, #0
 800f676:	f000 809f 	beq.w	800f7b8 <_vfiprintf_r+0x1ec>
 800f67a:	2300      	movs	r3, #0
 800f67c:	f04f 32ff 	mov.w	r2, #4294967295
 800f680:	f10a 0a01 	add.w	sl, sl, #1
 800f684:	9304      	str	r3, [sp, #16]
 800f686:	9307      	str	r3, [sp, #28]
 800f688:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f68c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f68e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f692:	4654      	mov	r4, sl
 800f694:	2205      	movs	r2, #5
 800f696:	4854      	ldr	r0, [pc, #336]	@ (800f7e8 <_vfiprintf_r+0x21c>)
 800f698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f69c:	f7fc fe91 	bl	800c3c2 <memchr>
 800f6a0:	9a04      	ldr	r2, [sp, #16]
 800f6a2:	b9d8      	cbnz	r0, 800f6dc <_vfiprintf_r+0x110>
 800f6a4:	06d1      	lsls	r1, r2, #27
 800f6a6:	bf44      	itt	mi
 800f6a8:	2320      	movmi	r3, #32
 800f6aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f6ae:	0713      	lsls	r3, r2, #28
 800f6b0:	bf44      	itt	mi
 800f6b2:	232b      	movmi	r3, #43	@ 0x2b
 800f6b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f6b8:	f89a 3000 	ldrb.w	r3, [sl]
 800f6bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800f6be:	d015      	beq.n	800f6ec <_vfiprintf_r+0x120>
 800f6c0:	9a07      	ldr	r2, [sp, #28]
 800f6c2:	4654      	mov	r4, sl
 800f6c4:	2000      	movs	r0, #0
 800f6c6:	f04f 0c0a 	mov.w	ip, #10
 800f6ca:	4621      	mov	r1, r4
 800f6cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f6d0:	3b30      	subs	r3, #48	@ 0x30
 800f6d2:	2b09      	cmp	r3, #9
 800f6d4:	d94b      	bls.n	800f76e <_vfiprintf_r+0x1a2>
 800f6d6:	b1b0      	cbz	r0, 800f706 <_vfiprintf_r+0x13a>
 800f6d8:	9207      	str	r2, [sp, #28]
 800f6da:	e014      	b.n	800f706 <_vfiprintf_r+0x13a>
 800f6dc:	eba0 0308 	sub.w	r3, r0, r8
 800f6e0:	46a2      	mov	sl, r4
 800f6e2:	fa09 f303 	lsl.w	r3, r9, r3
 800f6e6:	4313      	orrs	r3, r2
 800f6e8:	9304      	str	r3, [sp, #16]
 800f6ea:	e7d2      	b.n	800f692 <_vfiprintf_r+0xc6>
 800f6ec:	9b03      	ldr	r3, [sp, #12]
 800f6ee:	1d19      	adds	r1, r3, #4
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	9103      	str	r1, [sp, #12]
 800f6f6:	bfbb      	ittet	lt
 800f6f8:	425b      	neglt	r3, r3
 800f6fa:	f042 0202 	orrlt.w	r2, r2, #2
 800f6fe:	9307      	strge	r3, [sp, #28]
 800f700:	9307      	strlt	r3, [sp, #28]
 800f702:	bfb8      	it	lt
 800f704:	9204      	strlt	r2, [sp, #16]
 800f706:	7823      	ldrb	r3, [r4, #0]
 800f708:	2b2e      	cmp	r3, #46	@ 0x2e
 800f70a:	d10a      	bne.n	800f722 <_vfiprintf_r+0x156>
 800f70c:	7863      	ldrb	r3, [r4, #1]
 800f70e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f710:	d132      	bne.n	800f778 <_vfiprintf_r+0x1ac>
 800f712:	9b03      	ldr	r3, [sp, #12]
 800f714:	3402      	adds	r4, #2
 800f716:	1d1a      	adds	r2, r3, #4
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f71e:	9203      	str	r2, [sp, #12]
 800f720:	9305      	str	r3, [sp, #20]
 800f722:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f7f8 <_vfiprintf_r+0x22c>
 800f726:	2203      	movs	r2, #3
 800f728:	7821      	ldrb	r1, [r4, #0]
 800f72a:	4650      	mov	r0, sl
 800f72c:	f7fc fe49 	bl	800c3c2 <memchr>
 800f730:	b138      	cbz	r0, 800f742 <_vfiprintf_r+0x176>
 800f732:	eba0 000a 	sub.w	r0, r0, sl
 800f736:	2240      	movs	r2, #64	@ 0x40
 800f738:	9b04      	ldr	r3, [sp, #16]
 800f73a:	3401      	adds	r4, #1
 800f73c:	4082      	lsls	r2, r0
 800f73e:	4313      	orrs	r3, r2
 800f740:	9304      	str	r3, [sp, #16]
 800f742:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f746:	2206      	movs	r2, #6
 800f748:	4828      	ldr	r0, [pc, #160]	@ (800f7ec <_vfiprintf_r+0x220>)
 800f74a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f74e:	f7fc fe38 	bl	800c3c2 <memchr>
 800f752:	2800      	cmp	r0, #0
 800f754:	d03f      	beq.n	800f7d6 <_vfiprintf_r+0x20a>
 800f756:	4b26      	ldr	r3, [pc, #152]	@ (800f7f0 <_vfiprintf_r+0x224>)
 800f758:	bb1b      	cbnz	r3, 800f7a2 <_vfiprintf_r+0x1d6>
 800f75a:	9b03      	ldr	r3, [sp, #12]
 800f75c:	3307      	adds	r3, #7
 800f75e:	f023 0307 	bic.w	r3, r3, #7
 800f762:	3308      	adds	r3, #8
 800f764:	9303      	str	r3, [sp, #12]
 800f766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f768:	443b      	add	r3, r7
 800f76a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f76c:	e76a      	b.n	800f644 <_vfiprintf_r+0x78>
 800f76e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f772:	460c      	mov	r4, r1
 800f774:	2001      	movs	r0, #1
 800f776:	e7a8      	b.n	800f6ca <_vfiprintf_r+0xfe>
 800f778:	2300      	movs	r3, #0
 800f77a:	3401      	adds	r4, #1
 800f77c:	f04f 0c0a 	mov.w	ip, #10
 800f780:	4619      	mov	r1, r3
 800f782:	9305      	str	r3, [sp, #20]
 800f784:	4620      	mov	r0, r4
 800f786:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f78a:	3a30      	subs	r2, #48	@ 0x30
 800f78c:	2a09      	cmp	r2, #9
 800f78e:	d903      	bls.n	800f798 <_vfiprintf_r+0x1cc>
 800f790:	2b00      	cmp	r3, #0
 800f792:	d0c6      	beq.n	800f722 <_vfiprintf_r+0x156>
 800f794:	9105      	str	r1, [sp, #20]
 800f796:	e7c4      	b.n	800f722 <_vfiprintf_r+0x156>
 800f798:	fb0c 2101 	mla	r1, ip, r1, r2
 800f79c:	4604      	mov	r4, r0
 800f79e:	2301      	movs	r3, #1
 800f7a0:	e7f0      	b.n	800f784 <_vfiprintf_r+0x1b8>
 800f7a2:	ab03      	add	r3, sp, #12
 800f7a4:	462a      	mov	r2, r5
 800f7a6:	a904      	add	r1, sp, #16
 800f7a8:	4630      	mov	r0, r6
 800f7aa:	9300      	str	r3, [sp, #0]
 800f7ac:	4b11      	ldr	r3, [pc, #68]	@ (800f7f4 <_vfiprintf_r+0x228>)
 800f7ae:	f7fb fe63 	bl	800b478 <_printf_float>
 800f7b2:	4607      	mov	r7, r0
 800f7b4:	1c78      	adds	r0, r7, #1
 800f7b6:	d1d6      	bne.n	800f766 <_vfiprintf_r+0x19a>
 800f7b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f7ba:	07d9      	lsls	r1, r3, #31
 800f7bc:	d405      	bmi.n	800f7ca <_vfiprintf_r+0x1fe>
 800f7be:	89ab      	ldrh	r3, [r5, #12]
 800f7c0:	059a      	lsls	r2, r3, #22
 800f7c2:	d402      	bmi.n	800f7ca <_vfiprintf_r+0x1fe>
 800f7c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f7c6:	f7fc fdfb 	bl	800c3c0 <__retarget_lock_release_recursive>
 800f7ca:	89ab      	ldrh	r3, [r5, #12]
 800f7cc:	065b      	lsls	r3, r3, #25
 800f7ce:	f53f af1f 	bmi.w	800f610 <_vfiprintf_r+0x44>
 800f7d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f7d4:	e71e      	b.n	800f614 <_vfiprintf_r+0x48>
 800f7d6:	ab03      	add	r3, sp, #12
 800f7d8:	462a      	mov	r2, r5
 800f7da:	a904      	add	r1, sp, #16
 800f7dc:	4630      	mov	r0, r6
 800f7de:	9300      	str	r3, [sp, #0]
 800f7e0:	4b04      	ldr	r3, [pc, #16]	@ (800f7f4 <_vfiprintf_r+0x228>)
 800f7e2:	f7fc f8e5 	bl	800b9b0 <_printf_i>
 800f7e6:	e7e4      	b.n	800f7b2 <_vfiprintf_r+0x1e6>
 800f7e8:	0800fc91 	.word	0x0800fc91
 800f7ec:	0800fc9b 	.word	0x0800fc9b
 800f7f0:	0800b479 	.word	0x0800b479
 800f7f4:	0800f5a9 	.word	0x0800f5a9
 800f7f8:	0800fc97 	.word	0x0800fc97

0800f7fc <__swbuf_r>:
 800f7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7fe:	460e      	mov	r6, r1
 800f800:	4614      	mov	r4, r2
 800f802:	4605      	mov	r5, r0
 800f804:	b118      	cbz	r0, 800f80e <__swbuf_r+0x12>
 800f806:	6a03      	ldr	r3, [r0, #32]
 800f808:	b90b      	cbnz	r3, 800f80e <__swbuf_r+0x12>
 800f80a:	f7fc fc89 	bl	800c120 <__sinit>
 800f80e:	69a3      	ldr	r3, [r4, #24]
 800f810:	60a3      	str	r3, [r4, #8]
 800f812:	89a3      	ldrh	r3, [r4, #12]
 800f814:	071a      	lsls	r2, r3, #28
 800f816:	d501      	bpl.n	800f81c <__swbuf_r+0x20>
 800f818:	6923      	ldr	r3, [r4, #16]
 800f81a:	b943      	cbnz	r3, 800f82e <__swbuf_r+0x32>
 800f81c:	4621      	mov	r1, r4
 800f81e:	4628      	mov	r0, r5
 800f820:	f000 f82a 	bl	800f878 <__swsetup_r>
 800f824:	b118      	cbz	r0, 800f82e <__swbuf_r+0x32>
 800f826:	f04f 37ff 	mov.w	r7, #4294967295
 800f82a:	4638      	mov	r0, r7
 800f82c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f82e:	6823      	ldr	r3, [r4, #0]
 800f830:	b2f6      	uxtb	r6, r6
 800f832:	6922      	ldr	r2, [r4, #16]
 800f834:	4637      	mov	r7, r6
 800f836:	1a98      	subs	r0, r3, r2
 800f838:	6963      	ldr	r3, [r4, #20]
 800f83a:	4283      	cmp	r3, r0
 800f83c:	dc05      	bgt.n	800f84a <__swbuf_r+0x4e>
 800f83e:	4621      	mov	r1, r4
 800f840:	4628      	mov	r0, r5
 800f842:	f7ff fa4b 	bl	800ecdc <_fflush_r>
 800f846:	2800      	cmp	r0, #0
 800f848:	d1ed      	bne.n	800f826 <__swbuf_r+0x2a>
 800f84a:	68a3      	ldr	r3, [r4, #8]
 800f84c:	3b01      	subs	r3, #1
 800f84e:	60a3      	str	r3, [r4, #8]
 800f850:	6823      	ldr	r3, [r4, #0]
 800f852:	1c5a      	adds	r2, r3, #1
 800f854:	6022      	str	r2, [r4, #0]
 800f856:	701e      	strb	r6, [r3, #0]
 800f858:	1c43      	adds	r3, r0, #1
 800f85a:	6962      	ldr	r2, [r4, #20]
 800f85c:	429a      	cmp	r2, r3
 800f85e:	d004      	beq.n	800f86a <__swbuf_r+0x6e>
 800f860:	89a3      	ldrh	r3, [r4, #12]
 800f862:	07db      	lsls	r3, r3, #31
 800f864:	d5e1      	bpl.n	800f82a <__swbuf_r+0x2e>
 800f866:	2e0a      	cmp	r6, #10
 800f868:	d1df      	bne.n	800f82a <__swbuf_r+0x2e>
 800f86a:	4621      	mov	r1, r4
 800f86c:	4628      	mov	r0, r5
 800f86e:	f7ff fa35 	bl	800ecdc <_fflush_r>
 800f872:	2800      	cmp	r0, #0
 800f874:	d0d9      	beq.n	800f82a <__swbuf_r+0x2e>
 800f876:	e7d6      	b.n	800f826 <__swbuf_r+0x2a>

0800f878 <__swsetup_r>:
 800f878:	b538      	push	{r3, r4, r5, lr}
 800f87a:	4b29      	ldr	r3, [pc, #164]	@ (800f920 <__swsetup_r+0xa8>)
 800f87c:	4605      	mov	r5, r0
 800f87e:	460c      	mov	r4, r1
 800f880:	6818      	ldr	r0, [r3, #0]
 800f882:	b118      	cbz	r0, 800f88c <__swsetup_r+0x14>
 800f884:	6a03      	ldr	r3, [r0, #32]
 800f886:	b90b      	cbnz	r3, 800f88c <__swsetup_r+0x14>
 800f888:	f7fc fc4a 	bl	800c120 <__sinit>
 800f88c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f890:	0719      	lsls	r1, r3, #28
 800f892:	d422      	bmi.n	800f8da <__swsetup_r+0x62>
 800f894:	06da      	lsls	r2, r3, #27
 800f896:	d407      	bmi.n	800f8a8 <__swsetup_r+0x30>
 800f898:	2209      	movs	r2, #9
 800f89a:	602a      	str	r2, [r5, #0]
 800f89c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8a0:	f04f 30ff 	mov.w	r0, #4294967295
 800f8a4:	81a3      	strh	r3, [r4, #12]
 800f8a6:	e033      	b.n	800f910 <__swsetup_r+0x98>
 800f8a8:	0758      	lsls	r0, r3, #29
 800f8aa:	d512      	bpl.n	800f8d2 <__swsetup_r+0x5a>
 800f8ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f8ae:	b141      	cbz	r1, 800f8c2 <__swsetup_r+0x4a>
 800f8b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f8b4:	4299      	cmp	r1, r3
 800f8b6:	d002      	beq.n	800f8be <__swsetup_r+0x46>
 800f8b8:	4628      	mov	r0, r5
 800f8ba:	f7fd fbf7 	bl	800d0ac <_free_r>
 800f8be:	2300      	movs	r3, #0
 800f8c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800f8c2:	89a3      	ldrh	r3, [r4, #12]
 800f8c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f8c8:	81a3      	strh	r3, [r4, #12]
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	6063      	str	r3, [r4, #4]
 800f8ce:	6923      	ldr	r3, [r4, #16]
 800f8d0:	6023      	str	r3, [r4, #0]
 800f8d2:	89a3      	ldrh	r3, [r4, #12]
 800f8d4:	f043 0308 	orr.w	r3, r3, #8
 800f8d8:	81a3      	strh	r3, [r4, #12]
 800f8da:	6923      	ldr	r3, [r4, #16]
 800f8dc:	b94b      	cbnz	r3, 800f8f2 <__swsetup_r+0x7a>
 800f8de:	89a3      	ldrh	r3, [r4, #12]
 800f8e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f8e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f8e8:	d003      	beq.n	800f8f2 <__swsetup_r+0x7a>
 800f8ea:	4621      	mov	r1, r4
 800f8ec:	4628      	mov	r0, r5
 800f8ee:	f000 f882 	bl	800f9f6 <__smakebuf_r>
 800f8f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8f6:	f013 0201 	ands.w	r2, r3, #1
 800f8fa:	d00a      	beq.n	800f912 <__swsetup_r+0x9a>
 800f8fc:	2200      	movs	r2, #0
 800f8fe:	60a2      	str	r2, [r4, #8]
 800f900:	6962      	ldr	r2, [r4, #20]
 800f902:	4252      	negs	r2, r2
 800f904:	61a2      	str	r2, [r4, #24]
 800f906:	6922      	ldr	r2, [r4, #16]
 800f908:	b942      	cbnz	r2, 800f91c <__swsetup_r+0xa4>
 800f90a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f90e:	d1c5      	bne.n	800f89c <__swsetup_r+0x24>
 800f910:	bd38      	pop	{r3, r4, r5, pc}
 800f912:	0799      	lsls	r1, r3, #30
 800f914:	bf58      	it	pl
 800f916:	6962      	ldrpl	r2, [r4, #20]
 800f918:	60a2      	str	r2, [r4, #8]
 800f91a:	e7f4      	b.n	800f906 <__swsetup_r+0x8e>
 800f91c:	2000      	movs	r0, #0
 800f91e:	e7f7      	b.n	800f910 <__swsetup_r+0x98>
 800f920:	20000018 	.word	0x20000018

0800f924 <_raise_r>:
 800f924:	291f      	cmp	r1, #31
 800f926:	b538      	push	{r3, r4, r5, lr}
 800f928:	4605      	mov	r5, r0
 800f92a:	460c      	mov	r4, r1
 800f92c:	d904      	bls.n	800f938 <_raise_r+0x14>
 800f92e:	2316      	movs	r3, #22
 800f930:	6003      	str	r3, [r0, #0]
 800f932:	f04f 30ff 	mov.w	r0, #4294967295
 800f936:	bd38      	pop	{r3, r4, r5, pc}
 800f938:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f93a:	b112      	cbz	r2, 800f942 <_raise_r+0x1e>
 800f93c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f940:	b94b      	cbnz	r3, 800f956 <_raise_r+0x32>
 800f942:	4628      	mov	r0, r5
 800f944:	f000 f830 	bl	800f9a8 <_getpid_r>
 800f948:	4622      	mov	r2, r4
 800f94a:	4601      	mov	r1, r0
 800f94c:	4628      	mov	r0, r5
 800f94e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f952:	f000 b817 	b.w	800f984 <_kill_r>
 800f956:	2b01      	cmp	r3, #1
 800f958:	d00a      	beq.n	800f970 <_raise_r+0x4c>
 800f95a:	1c59      	adds	r1, r3, #1
 800f95c:	d103      	bne.n	800f966 <_raise_r+0x42>
 800f95e:	2316      	movs	r3, #22
 800f960:	6003      	str	r3, [r0, #0]
 800f962:	2001      	movs	r0, #1
 800f964:	e7e7      	b.n	800f936 <_raise_r+0x12>
 800f966:	2100      	movs	r1, #0
 800f968:	4620      	mov	r0, r4
 800f96a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f96e:	4798      	blx	r3
 800f970:	2000      	movs	r0, #0
 800f972:	e7e0      	b.n	800f936 <_raise_r+0x12>

0800f974 <raise>:
 800f974:	4b02      	ldr	r3, [pc, #8]	@ (800f980 <raise+0xc>)
 800f976:	4601      	mov	r1, r0
 800f978:	6818      	ldr	r0, [r3, #0]
 800f97a:	f7ff bfd3 	b.w	800f924 <_raise_r>
 800f97e:	bf00      	nop
 800f980:	20000018 	.word	0x20000018

0800f984 <_kill_r>:
 800f984:	b538      	push	{r3, r4, r5, lr}
 800f986:	2300      	movs	r3, #0
 800f988:	4d06      	ldr	r5, [pc, #24]	@ (800f9a4 <_kill_r+0x20>)
 800f98a:	4604      	mov	r4, r0
 800f98c:	4608      	mov	r0, r1
 800f98e:	4611      	mov	r1, r2
 800f990:	602b      	str	r3, [r5, #0]
 800f992:	f7f1 fecd 	bl	8001730 <_kill>
 800f996:	1c43      	adds	r3, r0, #1
 800f998:	d102      	bne.n	800f9a0 <_kill_r+0x1c>
 800f99a:	682b      	ldr	r3, [r5, #0]
 800f99c:	b103      	cbz	r3, 800f9a0 <_kill_r+0x1c>
 800f99e:	6023      	str	r3, [r4, #0]
 800f9a0:	bd38      	pop	{r3, r4, r5, pc}
 800f9a2:	bf00      	nop
 800f9a4:	200004bc 	.word	0x200004bc

0800f9a8 <_getpid_r>:
 800f9a8:	f7f1 beba 	b.w	8001720 <_getpid>

0800f9ac <__swhatbuf_r>:
 800f9ac:	b570      	push	{r4, r5, r6, lr}
 800f9ae:	460c      	mov	r4, r1
 800f9b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9b4:	b096      	sub	sp, #88	@ 0x58
 800f9b6:	4615      	mov	r5, r2
 800f9b8:	2900      	cmp	r1, #0
 800f9ba:	461e      	mov	r6, r3
 800f9bc:	da0c      	bge.n	800f9d8 <__swhatbuf_r+0x2c>
 800f9be:	89a3      	ldrh	r3, [r4, #12]
 800f9c0:	2100      	movs	r1, #0
 800f9c2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f9c6:	bf14      	ite	ne
 800f9c8:	2340      	movne	r3, #64	@ 0x40
 800f9ca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f9ce:	2000      	movs	r0, #0
 800f9d0:	6031      	str	r1, [r6, #0]
 800f9d2:	602b      	str	r3, [r5, #0]
 800f9d4:	b016      	add	sp, #88	@ 0x58
 800f9d6:	bd70      	pop	{r4, r5, r6, pc}
 800f9d8:	466a      	mov	r2, sp
 800f9da:	f000 f849 	bl	800fa70 <_fstat_r>
 800f9de:	2800      	cmp	r0, #0
 800f9e0:	dbed      	blt.n	800f9be <__swhatbuf_r+0x12>
 800f9e2:	9901      	ldr	r1, [sp, #4]
 800f9e4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f9e8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f9ec:	4259      	negs	r1, r3
 800f9ee:	4159      	adcs	r1, r3
 800f9f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f9f4:	e7eb      	b.n	800f9ce <__swhatbuf_r+0x22>

0800f9f6 <__smakebuf_r>:
 800f9f6:	898b      	ldrh	r3, [r1, #12]
 800f9f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f9fa:	079d      	lsls	r5, r3, #30
 800f9fc:	4606      	mov	r6, r0
 800f9fe:	460c      	mov	r4, r1
 800fa00:	d507      	bpl.n	800fa12 <__smakebuf_r+0x1c>
 800fa02:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fa06:	6023      	str	r3, [r4, #0]
 800fa08:	6123      	str	r3, [r4, #16]
 800fa0a:	2301      	movs	r3, #1
 800fa0c:	6163      	str	r3, [r4, #20]
 800fa0e:	b003      	add	sp, #12
 800fa10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa12:	ab01      	add	r3, sp, #4
 800fa14:	466a      	mov	r2, sp
 800fa16:	f7ff ffc9 	bl	800f9ac <__swhatbuf_r>
 800fa1a:	9f00      	ldr	r7, [sp, #0]
 800fa1c:	4605      	mov	r5, r0
 800fa1e:	4630      	mov	r0, r6
 800fa20:	4639      	mov	r1, r7
 800fa22:	f7fd fbb7 	bl	800d194 <_malloc_r>
 800fa26:	b948      	cbnz	r0, 800fa3c <__smakebuf_r+0x46>
 800fa28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa2c:	059a      	lsls	r2, r3, #22
 800fa2e:	d4ee      	bmi.n	800fa0e <__smakebuf_r+0x18>
 800fa30:	f023 0303 	bic.w	r3, r3, #3
 800fa34:	f043 0302 	orr.w	r3, r3, #2
 800fa38:	81a3      	strh	r3, [r4, #12]
 800fa3a:	e7e2      	b.n	800fa02 <__smakebuf_r+0xc>
 800fa3c:	89a3      	ldrh	r3, [r4, #12]
 800fa3e:	6020      	str	r0, [r4, #0]
 800fa40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa44:	81a3      	strh	r3, [r4, #12]
 800fa46:	9b01      	ldr	r3, [sp, #4]
 800fa48:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fa4c:	b15b      	cbz	r3, 800fa66 <__smakebuf_r+0x70>
 800fa4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa52:	4630      	mov	r0, r6
 800fa54:	f000 f81e 	bl	800fa94 <_isatty_r>
 800fa58:	b128      	cbz	r0, 800fa66 <__smakebuf_r+0x70>
 800fa5a:	89a3      	ldrh	r3, [r4, #12]
 800fa5c:	f023 0303 	bic.w	r3, r3, #3
 800fa60:	f043 0301 	orr.w	r3, r3, #1
 800fa64:	81a3      	strh	r3, [r4, #12]
 800fa66:	89a3      	ldrh	r3, [r4, #12]
 800fa68:	431d      	orrs	r5, r3
 800fa6a:	81a5      	strh	r5, [r4, #12]
 800fa6c:	e7cf      	b.n	800fa0e <__smakebuf_r+0x18>
	...

0800fa70 <_fstat_r>:
 800fa70:	b538      	push	{r3, r4, r5, lr}
 800fa72:	2300      	movs	r3, #0
 800fa74:	4d06      	ldr	r5, [pc, #24]	@ (800fa90 <_fstat_r+0x20>)
 800fa76:	4604      	mov	r4, r0
 800fa78:	4608      	mov	r0, r1
 800fa7a:	4611      	mov	r1, r2
 800fa7c:	602b      	str	r3, [r5, #0]
 800fa7e:	f7f1 feb7 	bl	80017f0 <_fstat>
 800fa82:	1c43      	adds	r3, r0, #1
 800fa84:	d102      	bne.n	800fa8c <_fstat_r+0x1c>
 800fa86:	682b      	ldr	r3, [r5, #0]
 800fa88:	b103      	cbz	r3, 800fa8c <_fstat_r+0x1c>
 800fa8a:	6023      	str	r3, [r4, #0]
 800fa8c:	bd38      	pop	{r3, r4, r5, pc}
 800fa8e:	bf00      	nop
 800fa90:	200004bc 	.word	0x200004bc

0800fa94 <_isatty_r>:
 800fa94:	b538      	push	{r3, r4, r5, lr}
 800fa96:	2300      	movs	r3, #0
 800fa98:	4d05      	ldr	r5, [pc, #20]	@ (800fab0 <_isatty_r+0x1c>)
 800fa9a:	4604      	mov	r4, r0
 800fa9c:	4608      	mov	r0, r1
 800fa9e:	602b      	str	r3, [r5, #0]
 800faa0:	f7f1 feb6 	bl	8001810 <_isatty>
 800faa4:	1c43      	adds	r3, r0, #1
 800faa6:	d102      	bne.n	800faae <_isatty_r+0x1a>
 800faa8:	682b      	ldr	r3, [r5, #0]
 800faaa:	b103      	cbz	r3, 800faae <_isatty_r+0x1a>
 800faac:	6023      	str	r3, [r4, #0]
 800faae:	bd38      	pop	{r3, r4, r5, pc}
 800fab0:	200004bc 	.word	0x200004bc

0800fab4 <_init>:
 800fab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fab6:	bf00      	nop
 800fab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800faba:	bc08      	pop	{r3}
 800fabc:	469e      	mov	lr, r3
 800fabe:	4770      	bx	lr

0800fac0 <_fini>:
 800fac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fac2:	bf00      	nop
 800fac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fac6:	bc08      	pop	{r3}
 800fac8:	469e      	mov	lr, r3
 800faca:	4770      	bx	lr
