#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b0623e1c70 .scope module, "cpu_tb" "cpu_tb" 2 9;
 .timescale 0 0;
v000001b06243e920_0 .net "ADDRESS", 7 0, L_000001b0623e3e10;  1 drivers
v000001b06243d020_0 .net "BUSYWAIT", 0 0, v000001b0623e7eb0_0;  1 drivers
v000001b06243ea60_0 .var "CLK", 0 0;
v000001b06243cbc0_0 .net "INSTRUCTION", 31 0, L_000001b062453570;  1 drivers
v000001b06243cc60_0 .net "PC", 31 0, v000001b06243d480_0;  1 drivers
v000001b06243cd00_0 .net "READ", 0 0, v000001b06243d980_0;  1 drivers
v000001b062454ab0_0 .net "READDATA", 7 0, v000001b0623e88b0_0;  1 drivers
v000001b062453a70_0 .var "RESET", 0 0;
v000001b0624543d0_0 .net "WRITE", 0 0, v000001b06243de80_0;  1 drivers
v000001b062453250_0 .net "WRITEDATA", 7 0, L_000001b0623e3e80;  1 drivers
v000001b062453d90_0 .net *"_ivl_0", 7 0, L_000001b062453c50;  1 drivers
v000001b0624546f0_0 .net *"_ivl_10", 31 0, L_000001b062453b10;  1 drivers
v000001b0624536b0_0 .net *"_ivl_12", 7 0, L_000001b0624534d0;  1 drivers
L_000001b0624570d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b062454650_0 .net/2u *"_ivl_14", 31 0, L_000001b0624570d8;  1 drivers
v000001b062454f10_0 .net *"_ivl_16", 31 0, L_000001b062454790;  1 drivers
v000001b062454470_0 .net *"_ivl_18", 7 0, L_000001b062454830;  1 drivers
L_000001b062457048 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001b062453110_0 .net/2u *"_ivl_2", 31 0, L_000001b062457048;  1 drivers
v000001b062454510_0 .net *"_ivl_4", 31 0, L_000001b062453390;  1 drivers
v000001b0624532f0_0 .net *"_ivl_6", 7 0, L_000001b062453430;  1 drivers
L_000001b062457090 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001b0624531b0_0 .net/2u *"_ivl_8", 31 0, L_000001b062457090;  1 drivers
v000001b062453890 .array "instr_mem", 1023 0, 7 0;
L_000001b062453c50 .array/port v000001b062453890, L_000001b062453390;
L_000001b062453390 .arith/sum 32, v000001b06243d480_0, L_000001b062457048;
L_000001b062453430 .array/port v000001b062453890, L_000001b062453b10;
L_000001b062453b10 .arith/sum 32, v000001b06243d480_0, L_000001b062457090;
L_000001b0624534d0 .array/port v000001b062453890, L_000001b062454790;
L_000001b062454790 .arith/sum 32, v000001b06243d480_0, L_000001b0624570d8;
L_000001b062454830 .array/port v000001b062453890, v000001b06243d480_0;
L_000001b062453570 .delay 32 (2,2,2) L_000001b062453570/d;
L_000001b062453570/d .concat [ 8 8 8 8], L_000001b062454830, L_000001b0624534d0, L_000001b062453430, L_000001b062453c50;
S_000001b0623e1fd0 .scope module, "cpu_dmem" "data_memory" 2 51, 3 12 0, S_000001b0623e1c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000001b0623e9490_0 .var *"_ivl_3", 7 0; Local signal
v000001b0623e7cd0_0 .var *"_ivl_4", 7 0; Local signal
v000001b0623e98f0_0 .net "address", 7 0, L_000001b0623e3e10;  alias, 1 drivers
v000001b0623e7eb0_0 .var "busywait", 0 0;
v000001b0623e8090_0 .net "clock", 0 0, v000001b06243ea60_0;  1 drivers
v000001b0623e7af0_0 .var/i "i", 31 0;
v000001b0623e90d0 .array "memory_array", 0 255, 7 0;
v000001b0623e7f50_0 .net "read", 0 0, v000001b06243d980_0;  alias, 1 drivers
v000001b0623e95d0_0 .var "readaccess", 0 0;
v000001b0623e88b0_0 .var "readdata", 7 0;
v000001b0623e7b90_0 .net "reset", 0 0, v000001b062453a70_0;  1 drivers
v000001b0623e83b0_0 .net "write", 0 0, v000001b06243de80_0;  alias, 1 drivers
v000001b0623e9170_0 .var "writeaccess", 0 0;
v000001b0623e93f0_0 .net "writedata", 7 0, L_000001b0623e3e80;  alias, 1 drivers
E_000001b0623d8d90 .event posedge, v000001b0623e7b90_0;
E_000001b0623d8150 .event posedge, v000001b0623e8090_0;
E_000001b0623d8c90 .event anyedge, v000001b0623e83b0_0, v000001b0623e7f50_0;
S_000001b0623f1270 .scope module, "mycpu" "cpu" 2 49, 4 23 0, S_000001b0623e1c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "BUSYWAIT";
    .port_info 5 /INPUT 8 "READDATA";
    .port_info 6 /OUTPUT 1 "WRITE";
    .port_info 7 /OUTPUT 1 "READ";
    .port_info 8 /OUTPUT 8 "WRITEDATA";
    .port_info 9 /OUTPUT 8 "ADDRESS";
L_000001b0623e44a0 .functor AND 1, v000001b06243dca0_0, L_000001b062454970, C4<1>, C4<1>;
L_000001b0623e3e80 .functor BUFZ 8, L_000001b0623e3da0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b0623e3e10 .functor BUFZ 8, v000001b0623e8310_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b0623e4580 .functor BUFZ 8, L_000001b0623e4270, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b0623e3a90 .functor BUFZ 8, v000001b062436260_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b0623e4200 .functor AND 1, v000001b0624375c0_0, v000001b0623e8db0_0, C4<1>, C4<1>;
L_000001b0623e3ef0 .functor OR 1, v000001b06243d160_0, L_000001b0623e4200, C4<0>, C4<0>;
L_000001b0623e43c0 .functor BUFZ 8, L_000001b0623e3da0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b0623e3b00 .functor BUFZ 8, v000001b0623e89f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b062437520_0 .net "ADDRESS", 7 0, L_000001b0623e3e10;  alias, 1 drivers
v000001b062435c20_0 .var "ALUOP", 2 0;
v000001b062436c60_0 .net "ALURESULT", 7 0, v000001b0623e8310_0;  1 drivers
v000001b0624375c0_0 .var "BEQSELECT", 0 0;
v000001b062435cc0_0 .net "BUSYWAIT", 0 0, v000001b0623e7eb0_0;  alias, 1 drivers
v000001b062436d00_0 .net "CLK", 0 0, v000001b06243ea60_0;  alias, 1 drivers
v000001b062435d60_0 .net "DATA1", 7 0, L_000001b0623e43c0;  1 drivers
v000001b06243d840_0 .net "DATA2", 7 0, L_000001b0623e3b00;  1 drivers
v000001b06243e600_0 .net "DATAMEM_TO_REG", 7 0, v000001b0624373e0_0;  1 drivers
v000001b06243e9c0_0 .var "DATA_MEM_SELECT", 0 0;
v000001b06243e7e0_0 .net "IMMEDIATE", 7 0, L_000001b062454d30;  1 drivers
v000001b06243d520_0 .net "IMMUXOUT", 7 0, v000001b0623e89f0_0;  1 drivers
v000001b06243e2e0_0 .var "IMSELECT", 0 0;
v000001b06243cda0_0 .net "INSTRUCTION", 31 0, L_000001b062453570;  alias, 1 drivers
v000001b06243d160_0 .var "JUMPSELECT", 0 0;
v000001b06243d200_0 .net "NEGMUXIN", 7 0, L_000001b0623e4580;  1 drivers
v000001b06243d340_0 .net "NEGMUXOUT", 7 0, v000001b062436260_0;  1 drivers
v000001b06243cf80_0 .var "NEGSELECT", 0 0;
v000001b06243d3e0_0 .net "OFFSET", 0 0, L_000001b0624537f0;  1 drivers
v000001b06243d660_0 .var "OPCODE", 7 0;
v000001b06243d480_0 .var "PC", 31 0;
v000001b06243d7a0_0 .net "PCADDED", 31 0, v000001b0624372a0_0;  1 drivers
v000001b06243d5c0_0 .net "PCADDED_J_BEQ", 31 0, v000001b062435ea0_0;  1 drivers
v000001b06243d8e0_0 .net "PCUPDATED", 31 0, v000001b062435b80_0;  1 drivers
v000001b06243d980_0 .var "READ", 0 0;
v000001b06243d0c0_0 .net "READDATA", 7 0, v000001b0623e88b0_0;  alias, 1 drivers
v000001b06243d700_0 .net "READREG1", 2 0, L_000001b062454c90;  1 drivers
v000001b06243e6a0_0 .net "READREG2", 2 0, L_000001b062453e30;  1 drivers
v000001b06243dc00_0 .net "REGOUT1", 7 0, L_000001b0623e3da0;  1 drivers
v000001b06243ce40_0 .net "REGOUT2", 7 0, L_000001b0623e4270;  1 drivers
v000001b06243da20_0 .net "REGVAL", 7 0, L_000001b0623e3a90;  1 drivers
v000001b06243dac0_0 .net "RESET", 0 0, v000001b062453a70_0;  alias, 1 drivers
v000001b06243e060_0 .net "SE_OFFSET_SHIFTED", 31 0, v000001b062436760_0;  1 drivers
v000001b06243dde0_0 .net "S_EXTENDED_OFFSET", 31 0, v000001b062437340_0;  1 drivers
v000001b06243db60_0 .net "TWOSOUT", 7 0, L_000001b062453f70;  1 drivers
v000001b06243de80_0 .var "WRITE", 0 0;
v000001b06243e100_0 .net "WRITEDATA", 7 0, L_000001b0623e3e80;  alias, 1 drivers
v000001b06243dca0_0 .var "WRITEENABLE", 0 0;
v000001b06243dd40_0 .net "WRITEREG", 2 0, L_000001b062454bf0;  1 drivers
v000001b06243e1a0_0 .net "WRITE_IN_REG", 0 0, L_000001b0623e44a0;  1 drivers
v000001b06243e380_0 .net "ZERO", 0 0, v000001b0623e8db0_0;  1 drivers
v000001b06243df20_0 .net *"_ivl_1", 7 0, L_000001b062453610;  1 drivers
v000001b06243cee0_0 .net *"_ivl_13", 7 0, L_000001b062453930;  1 drivers
v000001b06243e240_0 .net *"_ivl_18", 7 0, L_000001b0624548d0;  1 drivers
L_000001b062457120 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001b06243d2a0_0 .net *"_ivl_21", 6 0, L_000001b062457120;  1 drivers
L_000001b062457168 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001b06243e880_0 .net/2u *"_ivl_22", 7 0, L_000001b062457168;  1 drivers
v000001b06243e420_0 .net *"_ivl_27", 0 0, L_000001b062454970;  1 drivers
v000001b06243dfc0_0 .net *"_ivl_5", 7 0, L_000001b062453750;  1 drivers
v000001b06243e4c0_0 .net *"_ivl_9", 7 0, L_000001b062453bb0;  1 drivers
v000001b06243e560_0 .net "isBEQ", 0 0, L_000001b0623e4200;  1 drivers
v000001b06243e740_0 .net "isJ_OR_BEQ", 0 0, L_000001b0623e3ef0;  1 drivers
E_000001b0623d8810 .event anyedge, v000001b0623e7eb0_0;
L_000001b062453610 .part L_000001b062453570, 16, 8;
L_000001b062454bf0 .part L_000001b062453610, 0, 3;
L_000001b062453750 .part L_000001b062453570, 16, 8;
L_000001b0624537f0 .part L_000001b062453750, 0, 1;
L_000001b062453bb0 .part L_000001b062453570, 8, 8;
L_000001b062454c90 .part L_000001b062453bb0, 0, 3;
L_000001b062453930 .part L_000001b062453570, 0, 8;
L_000001b062453e30 .part L_000001b062453930, 0, 3;
L_000001b062454d30 .part L_000001b062453570, 0, 8;
L_000001b0624548d0 .concat [ 1 7 0 0], L_000001b0624537f0, L_000001b062457120;
L_000001b062453ed0 .arith/sum 8, L_000001b0624548d0, L_000001b062457168;
L_000001b062454970 .reduce/nor v000001b0623e7eb0_0;
S_000001b062395f50 .scope module, "cpu_alu" "alu" 4 343, 5 47 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000001b0623e8c70_0 .net "ANS_ADD", 7 0, L_000001b062454b50;  1 drivers
v000001b0623e8d10_0 .net "ANS_AND", 7 0, L_000001b0623e46d0;  1 drivers
v000001b0623e81d0_0 .net "ANS_FORWARD", 7 0, L_000001b0623e45f0;  1 drivers
v000001b0623e8590_0 .net "ANS_OR", 7 0, L_000001b0623e4740;  1 drivers
v000001b0623e8270_0 .net "DATA1", 7 0, L_000001b0623e43c0;  alias, 1 drivers
v000001b0623e8bd0_0 .net "DATA2", 7 0, L_000001b0623e3b00;  alias, 1 drivers
v000001b0623e8310_0 .var "RESULT", 7 0;
v000001b0623e86d0_0 .net "SELECT", 2 0, v000001b062435c20_0;  1 drivers
v000001b0623e8db0_0 .var "ZERO", 0 0;
E_000001b0623d8e90 .event anyedge, v000001b0623e8630_0;
E_000001b0623d8690 .event anyedge, v000001b0623e8310_0, v000001b0623e9350_0, v000001b0623e9670_0;
S_000001b0623960e0 .scope module, "f1" "aluFORWARD" 5 58, 5 10 0, S_000001b062395f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001b0623e45f0/d .functor BUFZ 8, L_000001b0623e3b00, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b0623e45f0 .delay 8 (1,1,1) L_000001b0623e45f0/d;
v000001b0623e9350_0 .net "DATA2", 7 0, L_000001b0623e3b00;  alias, 1 drivers
v000001b0623e8810_0 .net "RESULT", 7 0, L_000001b0623e45f0;  alias, 1 drivers
S_000001b062399970 .scope module, "f2" "aluADD" 5 59, 5 19 0, S_000001b062395f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b0623e9670_0 .net "DATA1", 7 0, L_000001b0623e43c0;  alias, 1 drivers
v000001b0623e9530_0 .net "DATA2", 7 0, L_000001b0623e3b00;  alias, 1 drivers
v000001b0623e8630_0 .net "RESULT", 7 0, L_000001b062454b50;  alias, 1 drivers
L_000001b062454b50 .delay 8 (2,2,2) L_000001b062454b50/d;
L_000001b062454b50/d .arith/sum 8, L_000001b0623e43c0, L_000001b0623e3b00;
S_000001b062399b00 .scope module, "f3" "aluAND" 5 60, 5 28 0, S_000001b062395f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001b0623e46d0/d .functor AND 8, L_000001b0623e43c0, L_000001b0623e3b00, C4<11111111>, C4<11111111>;
L_000001b0623e46d0 .delay 8 (1,1,1) L_000001b0623e46d0/d;
v000001b0623e92b0_0 .net "DATA1", 7 0, L_000001b0623e43c0;  alias, 1 drivers
v000001b0623e7ff0_0 .net "DATA2", 7 0, L_000001b0623e3b00;  alias, 1 drivers
v000001b0623e7c30_0 .net "RESULT", 7 0, L_000001b0623e46d0;  alias, 1 drivers
S_000001b062398100 .scope module, "f4" "aluOR" 5 61, 5 37 0, S_000001b062395f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001b0623e4740/d .functor OR 8, L_000001b0623e43c0, L_000001b0623e3b00, C4<00000000>, C4<00000000>;
L_000001b0623e4740 .delay 8 (1,1,1) L_000001b0623e4740/d;
v000001b0623e8b30_0 .net "DATA1", 7 0, L_000001b0623e43c0;  alias, 1 drivers
v000001b0623e8130_0 .net "DATA2", 7 0, L_000001b0623e3b00;  alias, 1 drivers
v000001b0623e8770_0 .net "RESULT", 7 0, L_000001b0623e4740;  alias, 1 drivers
S_000001b062398290 .scope module, "cpu_im_mux" "mux" 4 332, 6 10 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001b0623e8950_0 .net "IN1", 7 0, L_000001b0623e3a90;  alias, 1 drivers
v000001b0623e8e50_0 .net "IN2", 7 0, L_000001b062454d30;  alias, 1 drivers
v000001b0623e89f0_0 .var "OUT", 7 0;
v000001b0623e8a90_0 .net "SELECT", 0 0, v000001b06243e2e0_0;  1 drivers
E_000001b0623d8550 .event anyedge, v000001b0623e8a90_0, v000001b0623e8e50_0, v000001b0623e8950_0;
S_000001b06238be10 .scope module, "cpu_mux32" "mux32" 4 338, 7 9 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v000001b0623d7ec0_0 .net "IN1", 31 0, v000001b0624372a0_0;  alias, 1 drivers
v000001b062436f80_0 .net "IN2", 31 0, v000001b062435ea0_0;  alias, 1 drivers
v000001b062435b80_0 .var "OUT", 31 0;
v000001b062435f40_0 .net "SELECT", 0 0, L_000001b0623e3ef0;  alias, 1 drivers
E_000001b0623d85d0 .event anyedge, v000001b062435f40_0, v000001b062436f80_0, v000001b0623d7ec0_0;
S_000001b06238bfa0 .scope module, "cpu_neg_mux" "mux" 4 328, 6 10 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001b0624361c0_0 .net "IN1", 7 0, L_000001b0623e4580;  alias, 1 drivers
v000001b0624363a0_0 .net "IN2", 7 0, L_000001b062453f70;  alias, 1 drivers
v000001b062436260_0 .var "OUT", 7 0;
v000001b062436da0_0 .net "SELECT", 0 0, v000001b06243cf80_0;  1 drivers
E_000001b0623d81d0 .event anyedge, v000001b062436da0_0, v000001b0624363a0_0, v000001b0624361c0_0;
S_000001b06239b9f0 .scope module, "cpu_pc_add" "pc_add" 4 102, 8 10 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCADDED";
v000001b062436120_0 .net "PC", 31 0, v000001b06243d480_0;  alias, 1 drivers
v000001b0624372a0_0 .var "PCADDED", 31 0;
E_000001b0623d9050 .event anyedge, v000001b062436120_0;
S_000001b06239bb80 .scope module, "cpu_pc_add_j_beq" "pc_add_j_beq" 4 111, 9 10 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 32 "OFFSET";
    .port_info 3 /OUTPUT 32 "PCADDED";
v000001b062436800_0 .net "INSTRUCTION", 31 0, L_000001b062453570;  alias, 1 drivers
v000001b062437660_0 .net "OFFSET", 31 0, v000001b062436760_0;  alias, 1 drivers
v000001b062436b20_0 .net "PC", 31 0, v000001b0624372a0_0;  alias, 1 drivers
v000001b062435ea0_0 .var "PCADDED", 31 0;
E_000001b0623d8290 .event anyedge, v000001b062436800_0;
S_000001b0623978a0 .scope module, "cpu_reg_file" "reg_file" 4 319, 10 10 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001b0623e3da0/d .functor BUFZ 8, L_000001b0624539d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b0623e3da0 .delay 8 (2,2,2) L_000001b0623e3da0/d;
L_000001b0623e4270/d .functor BUFZ 8, L_000001b0624545b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b0623e4270 .delay 8 (2,2,2) L_000001b0623e4270/d;
v000001b0624366c0_0 .net "CLK", 0 0, v000001b06243ea60_0;  alias, 1 drivers
v000001b062436bc0_0 .net "IN", 7 0, v000001b0624373e0_0;  alias, 1 drivers
v000001b062436e40_0 .net "INADDRESS", 2 0, L_000001b062454bf0;  alias, 1 drivers
v000001b062437700_0 .net "OUT1", 7 0, L_000001b0623e3da0;  alias, 1 drivers
v000001b062436ee0_0 .net "OUT1ADDRESS", 2 0, L_000001b062454c90;  alias, 1 drivers
v000001b0624377a0_0 .net "OUT2", 7 0, L_000001b0623e4270;  alias, 1 drivers
v000001b062437840_0 .net "OUT2ADDRESS", 2 0, L_000001b062453e30;  alias, 1 drivers
v000001b062435e00 .array "REGISTER", 7 0, 7 0;
v000001b062436300_0 .net "RESET", 0 0, v000001b062453a70_0;  alias, 1 drivers
v000001b062437980_0 .net "WRITE", 0 0, L_000001b0623e44a0;  alias, 1 drivers
v000001b0624370c0_0 .net *"_ivl_0", 7 0, L_000001b0624539d0;  1 drivers
v000001b062435fe0_0 .net *"_ivl_10", 4 0, L_000001b0624540b0;  1 drivers
L_000001b0624571f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b062437020_0 .net *"_ivl_13", 1 0, L_000001b0624571f8;  1 drivers
v000001b062436620_0 .net *"_ivl_2", 4 0, L_000001b062453cf0;  1 drivers
L_000001b0624571b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b062436940_0 .net *"_ivl_5", 1 0, L_000001b0624571b0;  1 drivers
v000001b062437160_0 .net *"_ivl_8", 7 0, L_000001b0624545b0;  1 drivers
v000001b062437a20_0 .var/i "i", 31 0;
L_000001b0624539d0 .array/port v000001b062435e00, L_000001b062453cf0;
L_000001b062453cf0 .concat [ 3 2 0 0], L_000001b062454c90, L_000001b0624571b0;
L_000001b0624545b0 .array/port v000001b062435e00, L_000001b0624540b0;
L_000001b0624540b0 .concat [ 3 2 0 0], L_000001b062453e30, L_000001b0624571f8;
S_000001b062397a30 .scope module, "cpu_shift" "shift" 4 108, 11 9 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "OFFSET";
    .port_info 1 /OUTPUT 32 "SHIFTED_OFFSET";
v000001b062436080_0 .net "OFFSET", 31 0, v000001b062437340_0;  alias, 1 drivers
v000001b062436760_0 .var "SHIFTED_OFFSET", 31 0;
E_000001b0623d8610 .event anyedge, v000001b062436080_0;
S_000001b06239e7a0 .scope module, "cpu_sign_extend" "sign_extend" 4 105, 12 9 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v000001b0624369e0_0 .net "IN", 7 0, L_000001b062453ed0;  1 drivers
v000001b062437340_0 .var "OUT", 31 0;
E_000001b0623d9c90 .event anyedge, v000001b0624369e0_0;
S_000001b06239e930 .scope module, "cpu_tc" "twos_compliment" 4 324, 13 9 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_000001b0623e3cc0 .functor NOT 8, L_000001b0623e4270, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b0624364e0_0 .net "IN", 7 0, L_000001b0623e4270;  alias, 1 drivers
v000001b062436580_0 .net "OUT", 7 0, L_000001b062453f70;  alias, 1 drivers
v000001b062437200_0 .net *"_ivl_0", 7 0, L_000001b0623e3cc0;  1 drivers
L_000001b062457240 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001b062437480_0 .net/2u *"_ivl_2", 7 0, L_000001b062457240;  1 drivers
L_000001b062453f70 .delay 8 (1,1,1) L_000001b062453f70/d;
L_000001b062453f70/d .arith/sum 8, L_000001b0623e3cc0, L_000001b062457240;
S_000001b0624529c0 .scope module, "data_mem_mux" "mux" 4 346, 6 10 0, S_000001b0623f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001b062436a80_0 .net "IN1", 7 0, v000001b0623e8310_0;  alias, 1 drivers
v000001b0624368a0_0 .net "IN2", 7 0, v000001b0623e88b0_0;  alias, 1 drivers
v000001b0624373e0_0 .var "OUT", 7 0;
v000001b0624378e0_0 .net "SELECT", 0 0, v000001b06243e9c0_0;  1 drivers
E_000001b0623d9fd0 .event anyedge, v000001b0624378e0_0, v000001b0623e88b0_0, v000001b0623e8310_0;
    .scope S_000001b06239b9f0;
T_0 ;
    %wait E_000001b0623d9050;
    %delay 1, 0;
    %load/vec4 v000001b062436120_0;
    %addi 4, 0, 32;
    %store/vec4 v000001b0624372a0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b06239e7a0;
T_1 ;
    %wait E_000001b0623d9c90;
    %load/vec4 v000001b0624369e0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001b0624369e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b062437340_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b062397a30;
T_2 ;
    %wait E_000001b0623d8610;
    %load/vec4 v000001b062436080_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001b062436760_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b06239bb80;
T_3 ;
    %wait E_000001b0623d8290;
    %delay 2, 0;
    %load/vec4 v000001b062436b20_0;
    %load/vec4 v000001b062437660_0;
    %add;
    %store/vec4 v000001b062435ea0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b0623978a0;
T_4 ;
    %wait E_000001b0623d8150;
    %load/vec4 v000001b062436300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b062437a20_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b062437a20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001b062437a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b062435e00, 0, 4;
    %load/vec4 v000001b062437a20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b062437a20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b062437980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %delay 1, 0;
    %load/vec4 v000001b062436bc0_0;
    %load/vec4 v000001b062436e40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b062435e00, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b0623978a0;
T_5 ;
    %delay 5, 0;
    %vpi_call 10 88 "$display", "\011\011 TIME \011 R1 \011 R2 \011 R3 \011 R4 \011 R5 \011 R6 \011 R7" {0 0 0};
    %vpi_call 10 89 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v000001b062435e00, 1>, &A<v000001b062435e00, 2>, &A<v000001b062435e00, 3>, &A<v000001b062435e00, 4>, &A<v000001b062435e00, 5>, &A<v000001b062435e00, 6>, &A<v000001b062435e00, 7> {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001b06238bfa0;
T_6 ;
    %wait E_000001b0623d81d0;
    %load/vec4 v000001b062436da0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001b0624361c0_0;
    %cassign/vec4 v000001b062436260_0;
    %cassign/link v000001b062436260_0, v000001b0624361c0_0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b0624363a0_0;
    %cassign/vec4 v000001b062436260_0;
    %cassign/link v000001b062436260_0, v000001b0624363a0_0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b062398290;
T_7 ;
    %wait E_000001b0623d8550;
    %load/vec4 v000001b0623e8a90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001b0623e8950_0;
    %cassign/vec4 v000001b0623e89f0_0;
    %cassign/link v000001b0623e89f0_0, v000001b0623e8950_0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b0623e8e50_0;
    %cassign/vec4 v000001b0623e89f0_0;
    %cassign/link v000001b0623e89f0_0, v000001b0623e8e50_0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b06238be10;
T_8 ;
    %wait E_000001b0623d85d0;
    %load/vec4 v000001b062435f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001b062436f80_0;
    %store/vec4 v000001b062435b80_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b0623d7ec0_0;
    %store/vec4 v000001b062435b80_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b062395f50;
T_9 ;
    %wait E_000001b0623d8690;
    %load/vec4 v000001b0623e86d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001b0623e8310_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v000001b0623e81d0_0;
    %cassign/vec4 v000001b0623e8310_0;
    %cassign/link v000001b0623e8310_0, v000001b0623e81d0_0;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v000001b0623e8c70_0;
    %cassign/vec4 v000001b0623e8310_0;
    %cassign/link v000001b0623e8310_0, v000001b0623e8c70_0;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v000001b0623e8d10_0;
    %cassign/vec4 v000001b0623e8310_0;
    %cassign/link v000001b0623e8310_0, v000001b0623e8d10_0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v000001b0623e8590_0;
    %cassign/vec4 v000001b0623e8310_0;
    %cassign/link v000001b0623e8310_0, v000001b0623e8590_0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b062395f50;
T_10 ;
    %wait E_000001b0623d8e90;
    %load/vec4 v000001b0623e8c70_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b0623e8db0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0623e8db0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b0624529c0;
T_11 ;
    %wait E_000001b0623d9fd0;
    %load/vec4 v000001b0624378e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001b062436a80_0;
    %cassign/vec4 v000001b0624373e0_0;
    %cassign/link v000001b0624373e0_0, v000001b062436a80_0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b0624368a0_0;
    %cassign/vec4 v000001b0624373e0_0;
    %cassign/link v000001b0624373e0_0, v000001b0624368a0_0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001b0623f1270;
T_12 ;
    %wait E_000001b0623d8150;
    %load/vec4 v000001b06243dac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b06243d480_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b062435cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %delay 1, 0;
    %load/vec4 v000001b06243d8e0_0;
    %store/vec4 v000001b06243d480_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b0623f1270;
T_13 ;
    %wait E_000001b0623d8810;
    %load/vec4 v000001b062435cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b0623f1270;
T_14 ;
    %wait E_000001b0623d8290;
    %load/vec4 v000001b06243cda0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001b06243d660_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v000001b06243d660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b062435c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0624375c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243d980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b06243de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243e9c0_0, 0, 1;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b0623e1fd0;
T_15 ;
    %wait E_000001b0623d8c90;
    %load/vec4 v000001b0623e7f50_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v000001b0623e83b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/s 1;
    %store/vec4 v000001b0623e7eb0_0, 0, 1;
    %load/vec4 v000001b0623e7f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.5, 9;
    %load/vec4 v000001b0623e83b0_0;
    %nor/r;
    %and;
T_15.5;
    %flag_set/vec4 8;
    %jmp/0 T_15.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.4, 8;
T_15.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.4, 8;
 ; End of false expr.
    %blend;
T_15.4;
    %pad/s 1;
    %store/vec4 v000001b0623e95d0_0, 0, 1;
    %load/vec4 v000001b0623e7f50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v000001b0623e83b0_0;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %pad/s 1;
    %store/vec4 v000001b0623e9170_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001b0623e1fd0;
T_16 ;
    %wait E_000001b0623d8150;
    %load/vec4 v000001b0623e95d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001b0623e98f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001b0623e90d0, 4;
    %store/vec4 v000001b0623e9490_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001b0623e9490_0;
    %store/vec4 v000001b0623e88b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0623e7eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0623e95d0_0, 0, 1;
T_16.0 ;
    %load/vec4 v000001b0623e9170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001b0623e93f0_0;
    %store/vec4 v000001b0623e7cd0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001b0623e7cd0_0;
    %load/vec4 v000001b0623e98f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001b0623e90d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0623e7eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0623e9170_0, 0, 1;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b0623e1fd0;
T_17 ;
    %wait E_000001b0623d8d90;
    %load/vec4 v000001b0623e7b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0623e7af0_0, 0, 32;
T_17.2 ;
    %load/vec4 v000001b0623e7af0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001b0623e7af0_0;
    %store/vec4a v000001b0623e90d0, 4, 0;
    %load/vec4 v000001b0623e7af0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0623e7af0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0623e7eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0623e95d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0623e9170_0, 0, 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b0623e1c70;
T_18 ;
    %vpi_call 2 41 "$readmemb", "instr_mem.mem", v000001b062453890 {0 0 0};
    %end;
    .thread T_18;
    .scope S_000001b0623e1c70;
T_19 ;
    %vpi_call 2 57 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b0623e1c70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b06243ea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b062453a70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b062453a70_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001b0623e1c70;
T_20 ;
    %delay 4, 0;
    %load/vec4 v000001b06243ea60_0;
    %inv;
    %store/vec4 v000001b06243ea60_0, 0, 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\cpu_tb.v";
    "./dmem.v";
    "./cpu.v";
    "./alu.v";
    "./mux.v";
    "./mux32.v";
    "./pc_add.v";
    "./pc_add_j_beq.v";
    "./reg_file.v";
    "./shift.v";
    "./sign_extend.v";
    "./twos_compliment.v";
