
*** Running vivado
    with args -log leds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source leds_0.tcl



****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source leds_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jains/OneDrive - UC San Diego/research/Opal Kelly/FrontPanel-Vivado-IP-Dist-v1.0.5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: leds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 361a7aa09c9083c5 to dir: C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/leds_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.cache/ip/2023.2.2/3/6/361a7aa09c9083c5/leds_0.dcp to C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/leds_0_synth_1/leds_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.cache/ip/2023.2.2/3/6/361a7aa09c9083c5/leds_0_sim_netlist.v to C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/leds_0_synth_1/leds_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.cache/ip/2023.2.2/3/6/361a7aa09c9083c5/leds_0_sim_netlist.vhdl to C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/leds_0_synth_1/leds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.cache/ip/2023.2.2/3/6/361a7aa09c9083c5/leds_0_stub.v to C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/leds_0_synth_1/leds_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.cache/ip/2023.2.2/3/6/361a7aa09c9083c5/leds_0_stub.vhdl to C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/leds_0_synth_1/leds_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP leds_0, cache-ID = 361a7aa09c9083c5.
INFO: [Common 17-206] Exiting Vivado at Wed May  8 01:03:31 2024...
