library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity bcd is
    port (IA ,IB ,IC ,ID) : in std_logic ;
	 ABCDEFG: out std_logic_vector (6 down to 0);
end entity;

Architecture DECO_BCD/ of bcd is

     signal IAIBICID : std_logic_vector (3 downto 0);
	  
begin
    IAIBICID<= IA & IB & IC & ID;
	 with (IAIBICID select
	 ABCDEFG<= "0000001" when "0000"
	           "1001111" when "0001"
				  "0010010" when "0010"
				  "0000110" when "0011"
				  "1001100" when "0100"
				  "0100100" when "0101"
				  "0100000" when "0110"
				  "0001111" when "0111"
				  "0000000" when "1000"
				  "0001100" when "1001"
				  "1111111" when others;

end DECO_BCD;
				  
				 
     