{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1411669666911 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "warmup EP3C25F324I7 " "Selected device EP3C25F324I7 for design \"warmup\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1411669666930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1411669666999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1411669667002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1411669667002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1411669667166 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1411669667187 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324C7 " "Device EP3C25F324C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1411669667559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C7 " "Device EP3C40F324C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1411669667559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324I7 " "Device EP3C40F324I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1411669667559 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1411669667559 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 540 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1411669667576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 542 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1411669667576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 544 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1411669667576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 546 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1411669667576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 548 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1411669667576 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1411669667576 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1411669667581 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "overflow " "Pin overflow not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { overflow } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 136 968 1144 152 "overflow" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { overflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_alu\[7\] " "Pin result_alu\[7\] not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { result_alu[7] } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 120 968 1144 136 "result_alu" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { result_alu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_alu\[6\] " "Pin result_alu\[6\] not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { result_alu[6] } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 120 968 1144 136 "result_alu" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { result_alu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_alu\[5\] " "Pin result_alu\[5\] not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { result_alu[5] } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 120 968 1144 136 "result_alu" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { result_alu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_alu\[4\] " "Pin result_alu\[4\] not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { result_alu[4] } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 120 968 1144 136 "result_alu" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { result_alu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_alu\[3\] " "Pin result_alu\[3\] not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { result_alu[3] } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 120 968 1144 136 "result_alu" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { result_alu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_alu\[2\] " "Pin result_alu\[2\] not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { result_alu[2] } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 120 968 1144 136 "result_alu" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { result_alu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_alu\[1\] " "Pin result_alu\[1\] not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { result_alu[1] } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 120 968 1144 136 "result_alu" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { result_alu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_alu\[0\] " "Pin result_alu\[0\] not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { result_alu[0] } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 120 968 1144 136 "result_alu" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { result_alu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { reset } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 48 -112 56 64 "reset" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { clock } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 104 -112 56 120 "clock" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx " "Pin rx not assigned to an exact location on the device" {  } { { "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/di3go/altera/13.1/quartus/linux64/pin_planner.ppl" { rx } } } { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 136 -112 56 152 "rx" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1411669668417 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1411669668417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1411669668740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "warmup.sdc " "Synopsys Design Constraints File file not found: 'warmup.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1411669668744 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1411669668745 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1411669668756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1411669668757 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1411669668759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN F2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clock~input (placed in PIN F2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1411669668823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst\|rx_dataOperation\[2\] " "Destination node Interface_Control:inst\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst|rx_dataOperation[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1411669668823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst\|rx_dataOperation\[5\] " "Destination node Interface_Control:inst\|rx_dataOperation\[5\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst|rx_dataOperation[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1411669668823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst\|rx_dataOperation\[6\] " "Destination node Interface_Control:inst\|rx_dataOperation\[6\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst|rx_dataOperation[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1411669668823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst\|rx_dataOperation\[7\] " "Destination node Interface_Control:inst\|rx_dataOperation\[7\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst|rx_dataOperation[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1411669668823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst\|rx_dataOperation\[3\] " "Destination node Interface_Control:inst\|rx_dataOperation\[3\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst|rx_dataOperation[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1411669668823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst\|rx_dataOperation\[4\] " "Destination node Interface_Control:inst\|rx_dataOperation\[4\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst|rx_dataOperation[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1411669668823 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1411669668823 ""}  } { { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 104 -112 56 120 "clock" "" } } } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1411669668823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ula_k:inst1\|WideOr0~1  " "Automatically promoted node ula_k:inst1\|WideOr0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1411669668824 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 13 -1 0 } } { "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/di3go/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ula_k:inst1|WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1411669668824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1411669669127 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1411669669129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1411669669129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1411669669132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1411669669133 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1411669669134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1411669669177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1411669669178 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1411669669178 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1411669669178 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 2 9 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1411669669187 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1411669669187 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1411669669187 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1411669669190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 25 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1411669669190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 31 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1411669669190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1411669669190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1411669669190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1411669669190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1411669669190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1411669669190 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1411669669190 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1411669669190 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1411669669226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1411669671259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1411669671541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1411669671565 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1411669673504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1411669673504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1411669673838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/di3go/workspace/t02-warmup/rtl/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1411669675569 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1411669675569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1411669678289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1411669678290 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1411669678290 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1411669678319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1411669678393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1411669678930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1411669678990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1411669679377 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1411669679907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/di3go/workspace/t02-warmup/rtl/output_files/warmup.fit.smsg " "Generated suppressed messages file /home/di3go/workspace/t02-warmup/rtl/output_files/warmup.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1411669680613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411669681132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 15:28:01 2014 " "Processing ended: Thu Sep 25 15:28:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411669681132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411669681132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411669681132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1411669681132 ""}
