{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 02 03:07:46 2011 " "Info: Processing started: Sat Jul 02 03:07:46 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mul -c mul --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mul -c mul --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } } { "c:/downloads/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/downloads/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] register lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\] 177.62 MHz 5.63 ns Internal " "Info: Clock \"clk\" has Internal fmax of 177.62 MHz between source register \"lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination register \"lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\]\" (period= 5.63 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.453 ns + Longest register register " "Info: + Longest register to register delay is 5.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X22_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N9; Fanout = 3; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.378 ns) 0.653 ns 32BitAdder:inst10\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 2 COMB LCCOMB_X22_Y10_N10 3 " "Info: 2: + IC(0.275 ns) + CELL(0.378 ns) = 0.653 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 0.916 ns 32BitAdder:inst10\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 3 COMB LCCOMB_X22_Y10_N12 3 " "Info: 3: + IC(0.210 ns) + CELL(0.053 ns) = 0.916 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.053 ns) 1.340 ns 32BitAdder:inst10\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 4 COMB LCCOMB_X22_Y10_N16 3 " "Info: 4: + IC(0.371 ns) + CELL(0.053 ns) = 1.340 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.607 ns 32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 5 COMB LCCOMB_X22_Y10_N20 3 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 1.607 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 1.892 ns 32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 6 COMB LCCOMB_X22_Y10_N0 3 " "Info: 6: + IC(0.232 ns) + CELL(0.053 ns) = 1.892 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.157 ns 32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 7 COMB LCCOMB_X22_Y10_N30 3 " "Info: 7: + IC(0.212 ns) + CELL(0.053 ns) = 2.157 ns; Loc. = LCCOMB_X22_Y10_N30; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 2.437 ns 32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LCCOMB_X22_Y10_N4 2 " "Info: 8: + IC(0.227 ns) + CELL(0.053 ns) = 2.437 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 2; COMB Node = '32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.053 ns) 3.004 ns 32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 9 COMB LCCOMB_X26_Y10_N26 3 " "Info: 9: + IC(0.514 ns) + CELL(0.053 ns) = 3.004 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 3.280 ns 32BitAdder:inst10\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 10 COMB LCCOMB_X26_Y10_N14 3 " "Info: 10: + IC(0.223 ns) + CELL(0.053 ns) = 3.280 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.549 ns 32BitAdder:inst10\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 11 COMB LCCOMB_X26_Y10_N10 3 " "Info: 11: + IC(0.216 ns) + CELL(0.053 ns) = 3.549 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 3.828 ns 32BitAdder:inst10\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 12 COMB LCCOMB_X26_Y10_N20 3 " "Info: 12: + IC(0.226 ns) + CELL(0.053 ns) = 3.828 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.107 ns 32BitAdder:inst10\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 13 COMB LCCOMB_X26_Y10_N16 3 " "Info: 13: + IC(0.226 ns) + CELL(0.053 ns) = 4.107 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.379 ns 32BitAdder:inst10\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 14 COMB LCCOMB_X26_Y10_N30 3 " "Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 4.379 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 4.662 ns 32BitAdder:inst10\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LCCOMB_X26_Y10_N0 3 " "Info: 15: + IC(0.230 ns) + CELL(0.053 ns) = 4.662 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 3; COMB Node = '32BitAdder:inst10\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.939 ns 32BitAdder:inst10\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 16 COMB LCCOMB_X26_Y10_N4 2 " "Info: 16: + IC(0.224 ns) + CELL(0.053 ns) = 4.939 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 2; COMB Node = '32BitAdder:inst10\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 5.298 ns 32BitAdder:inst10\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst\|inst 17 COMB LCCOMB_X27_Y10_N16 1 " "Info: 17: + IC(0.306 ns) + CELL(0.053 ns) = 5.298 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 1; COMB Node = '32BitAdder:inst10\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst\|inst'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst } "NODE_NAME" } } { "1BitAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/1BitAdder.bdf" { { 64 480 544 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.453 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\] 18 REG LCFF_X27_Y10_N17 2 " "Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 5.453 ns; Loc. = LCFF_X27_Y10_N17; Fanout = 2; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 24.35 % ) " "Info: Total cell delay = 1.328 ns ( 24.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.125 ns ( 75.65 % ) " "Info: Total interconnect delay = 4.125 ns ( 75.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.453 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.453 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] {} 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.275ns 0.210ns 0.371ns 0.214ns 0.232ns 0.212ns 0.227ns 0.514ns 0.223ns 0.216ns 0.226ns 0.226ns 0.219ns 0.230ns 0.224ns 0.306ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.487 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\] 3 REG LCFF_X27_Y10_N17 2 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X27_Y10_N17; Fanout = 2; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.480 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X22_Y10_N9 3 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X22_Y10_N9; Fanout = 3; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.453 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.453 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] {} 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst10|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.275ns 0.210ns 0.371ns 0.214ns 0.232ns 0.212ns 0.227ns 0.514ns 0.223ns 0.216ns 0.226ns 0.226ns 0.219ns 0.230ns 0.224ns 0.306ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[19\] input1\[19\] clk 3.982 ns register " "Info: tsu for register \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[19\]\" (data pin = \"input1\[19\]\", clock pin = \"clk\") is 3.982 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.377 ns + Longest pin register " "Info: + Longest pin to register delay is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns input1\[19\] 1 PIN PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G21; Fanout = 1; PIN Node = 'input1\[19\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[19] } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 136 -8 160 152 "input1\[31..0\]" "" } { 48 440 520 72 "input1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.026 ns) + CELL(0.366 ns) 6.222 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[19\]~feeder 2 COMB LCCOMB_X25_Y10_N18 1 " "Info: 2: + IC(5.026 ns) + CELL(0.366 ns) = 6.222 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 1; COMB Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[19\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { input1[19] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.377 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[19\] 3 REG LCFF_X25_Y10_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.377 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 4; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[19\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.351 ns ( 21.19 % ) " "Info: Total cell delay = 1.351 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.026 ns ( 78.81 % ) " "Info: Total interconnect delay = 5.026 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { input1[19] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { input1[19] {} input1[19]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] {} } { 0.000ns 0.000ns 5.026ns 0.000ns } { 0.000ns 0.830ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[19\] 3 REG LCFF_X25_Y10_N19 4 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 4; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[19\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { input1[19] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { input1[19] {} input1[19]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] {} } { 0.000ns 0.000ns 5.026ns 0.000ns } { 0.000ns 0.830ns 0.366ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[19] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk in1\[26\] lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[26\] 7.376 ns register " "Info: tco from clock \"clk\" to destination pin \"in1\[26\]\" through register \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[26\]\" is 7.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[26\] 3 REG LCFF_X27_Y10_N29 5 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 5; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[26\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.795 ns + Longest register pin " "Info: + Longest register to pin delay is 4.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[26\] 1 REG LCFF_X27_Y10_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 5; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[26\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.671 ns) + CELL(2.124 ns) 4.795 ns in1\[26\] 2 PIN PIN_K17 0 " "Info: 2: + IC(2.671 ns) + CELL(2.124 ns) = 4.795 ns; Loc. = PIN_K17; Fanout = 0; PIN Node = 'in1\[26\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] in1[26] } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 120 952 1128 136 "in1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 44.30 % ) " "Info: Total cell delay = 2.124 ns ( 44.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.671 ns ( 55.70 % ) " "Info: Total interconnect delay = 2.671 ns ( 55.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] in1[26] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] {} in1[26] {} } { 0.000ns 2.671ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] in1[26] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[26] {} in1[26] {} } { 0.000ns 2.671ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\] input2\[30\] clk -2.291 ns register " "Info: th for register \"lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]\" (data pin = \"input2\[30\]\", clock pin = \"clk\") is -2.291 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\] 3 REG LCFF_X10_Y4_N19 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N19; Fanout = 2; REG Node = 'lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.931 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns input2\[30\] 1 PIN PIN_T20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T20; Fanout = 1; PIN Node = 'input2\[30\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[30] } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 96 -24 144 112 "input2\[31..0\]" "" } { 248 -48 16 264 "input2\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.913 ns) + CELL(0.053 ns) 4.776 ns lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~feeder 2 COMB LCCOMB_X10_Y4_N18 1 " "Info: 2: + IC(3.913 ns) + CELL(0.053 ns) = 4.776 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 1; COMB Node = 'lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "3.966 ns" { input2[30] lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.931 ns lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\] 3 REG LCFF_X10_Y4_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.931 ns; Loc. = LCFF_X10_Y4_N19; Fanout = 2; REG Node = 'lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30]~feeder lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 20.64 % ) " "Info: Total cell delay = 1.018 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 79.36 % ) " "Info: Total interconnect delay = 3.913 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { input2[30] lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30]~feeder lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { input2[30] {} input2[30]~combout {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30]~feeder {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] {} } { 0.000ns 0.000ns 3.913ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { input2[30] lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30]~feeder lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { input2[30] {} input2[30]~combout {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30]~feeder {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[30] {} } { 0.000ns 0.000ns 3.913ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 02 03:07:48 2011 " "Info: Processing ended: Sat Jul 02 03:07:48 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
