// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4.1 (lin64) Build 1431336 Fri Dec 11 14:52:39 MST 2015
// Date        : Tue Mar  7 18:05:45 2017
// Host        : asiclab05.physik.uni-bonn.de running 64-bit CentOS release 6.8 (Final)
// Command     : write_verilog -force -mode funcsim
//               /faust/user/mvogt/xilinx/projects/axi-stream-fifo-test-ddr/axi-stream-fifo-test-ddr.runs/axi_vfifo_ctrl_0_synth_1/axi_vfifo_ctrl_0_sim_netlist.v
// Design      : axi_vfifo_ctrl_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k160tfbg676-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0_9,{}" *) (* core_generation_info = "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0_9,{x_ipProduct=Vivado 2015.4.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_vfifo_ctrl,x_ipVersion=2.0,x_ipCoreRevision=9,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_DRAM_BASE_ADDR=00000000,C_HAS_AXIS_TUSER=0,C_AXIS_TDATA_WIDTH=32,C_AXIS_TUSER_WIDTH=1,C_AXIS_TID_WIDTH=1,C_AXI_BURST_SIZE=512,C_AXI_ADDR_WIDTH=32,C_NUM_CHANNEL=2,C_NUM_PAGE_CH0=4096,C_NUM_PAGE_CH1=4096,C_NUM_PAGE_CH2=8,C_NUM_PAGE_CH3=8,C_NUM_PAGE_CH4=8,C_NUM_PAGE_CH5=8,C_NUM_PAGE_CH6=8,C_NUM_PAGE_CH7=8,C_IMPLEMENTATION_TYPE=1,C_HAS_AXIS_TID=1,C_ENABLE_INTERRUPT=1,C_AR_WEIGHT_CH0=8,C_AR_WEIGHT_CH1=8,C_AR_WEIGHT_CH2=8,C_AR_WEIGHT_CH3=8,C_AR_WEIGHT_CH4=8,C_AR_WEIGHT_CH5=8,C_AR_WEIGHT_CH6=8,C_AR_WEIGHT_CH7=8,C_DEASSERT_TREADY=0,C_S2MM_TXN_TIMEOUT_VAL=64}" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_vfifo_ctrl_v2_0_9,Vivado 2015.4.1" *) 
(* NotValidForBitStream *)
module axi_vfifo_ctrl_0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [31:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TSTRB" *) input [3:0]s_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [3:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TID" *) input [0:0]s_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDEST" *) input [0:0]s_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]m_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TSTRB" *) output [3:0]m_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [3:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output m_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TID" *) output [0:0]m_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDEST" *) output [0:0]m_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) output [0:0]m_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWUSER" *) output [0:0]m_axi_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WUSER" *) output [0:0]m_axi_wuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [0:0]m_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BUSER" *) input [0:0]m_axi_buser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [0:0]m_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARUSER" *) output [0:0]m_axi_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [0:0]m_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RUSER" *) input [0:0]m_axi_ruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_aruser;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [3:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire vfifo_mm2s_rresp_err_intr;
  wire vfifo_s2mm_bresp_err_intr;
  wire [1:0]vfifo_s2mm_channel_full;
  wire vfifo_s2mm_overrun_err_intr;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;

  (* C_AR_WEIGHT_CH0 = "8" *) 
  (* C_AR_WEIGHT_CH1 = "8" *) 
  (* C_AR_WEIGHT_CH2 = "8" *) 
  (* C_AR_WEIGHT_CH3 = "8" *) 
  (* C_AR_WEIGHT_CH4 = "8" *) 
  (* C_AR_WEIGHT_CH5 = "8" *) 
  (* C_AR_WEIGHT_CH6 = "8" *) 
  (* C_AR_WEIGHT_CH7 = "8" *) 
  (* C_AXIS_TDATA_WIDTH = "32" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_BURST_SIZE = "512" *) 
  (* C_DEASSERT_TREADY = "0" *) 
  (* C_DRAM_BASE_ADDR = "00000000" *) 
  (* C_ENABLE_INTERRUPT = "1" *) 
  (* C_FAMILY = "kintex7" *) 
  (* C_HAS_AXIS_TID = "1" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "1" *) 
  (* C_NUM_CHANNEL = "2" *) 
  (* C_NUM_PAGE_CH0 = "4096" *) 
  (* C_NUM_PAGE_CH1 = "4096" *) 
  (* C_NUM_PAGE_CH2 = "8" *) 
  (* C_NUM_PAGE_CH3 = "8" *) 
  (* C_NUM_PAGE_CH4 = "8" *) 
  (* C_NUM_PAGE_CH5 = "8" *) 
  (* C_NUM_PAGE_CH6 = "8" *) 
  (* C_NUM_PAGE_CH7 = "8" *) 
  (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9 U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(m_axi_aruser),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(m_axi_awuser),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(m_axi_buser),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(m_axi_ruser),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(m_axi_wuser),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tuser(1'b1),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_empty(vfifo_mm2s_channel_empty),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(vfifo_mm2s_rresp_err_intr),
        .vfifo_s2mm_bresp_err_intr(vfifo_s2mm_bresp_err_intr),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(vfifo_s2mm_overrun_err_intr));
endmodule

(* C_AR_WEIGHT_CH0 = "8" *) (* C_AR_WEIGHT_CH1 = "8" *) (* C_AR_WEIGHT_CH2 = "8" *) 
(* C_AR_WEIGHT_CH3 = "8" *) (* C_AR_WEIGHT_CH4 = "8" *) (* C_AR_WEIGHT_CH5 = "8" *) 
(* C_AR_WEIGHT_CH6 = "8" *) (* C_AR_WEIGHT_CH7 = "8" *) (* C_AXIS_TDATA_WIDTH = "32" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TUSER_WIDTH = "1" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_BURST_SIZE = "512" *) (* C_DEASSERT_TREADY = "0" *) (* C_DRAM_BASE_ADDR = "00000000" *) 
(* C_ENABLE_INTERRUPT = "1" *) (* C_FAMILY = "kintex7" *) (* C_HAS_AXIS_TID = "1" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_IMPLEMENTATION_TYPE = "1" *) (* C_NUM_CHANNEL = "2" *) 
(* C_NUM_PAGE_CH0 = "4096" *) (* C_NUM_PAGE_CH1 = "4096" *) (* C_NUM_PAGE_CH2 = "8" *) 
(* C_NUM_PAGE_CH3 = "8" *) (* C_NUM_PAGE_CH4 = "8" *) (* C_NUM_PAGE_CH5 = "8" *) 
(* C_NUM_PAGE_CH6 = "8" *) (* C_NUM_PAGE_CH7 = "8" *) (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle);
  input aclk;
  input aresetn;
  input s_axis_tvalid;
  output s_axis_tready;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_0 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_4 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_5 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_6 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_7 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_11_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_4 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_5 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_6 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_7 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_4 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_5 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_6 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_7 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_4 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_5 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_6 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_7 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9_n_0 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_0 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_1 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_2 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_3 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_4 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_5 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_0 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_1 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_2 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_3 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_0 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_1 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_2 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_3 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_4 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_5 ;
  wire \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ;
  wire \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 ;
  wire \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_2 ;
  wire \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3 ;
  wire \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0 ;
  wire \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1 ;
  wire \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_2 ;
  wire \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_3 ;
  wire \gfwd_mode.storage_data1[66]_i_10_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_11_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_13_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_14_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_16_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_17_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_18_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_21_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_22_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_23_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_24_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_26_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_27_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_28_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_29_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_30_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_5_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_6_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_7_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_8_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_12_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_12_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_12_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_12_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_20_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_20_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_20_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_20_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_2_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_2_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_2_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_3_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_3_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_3_n_3 ;
  wire \gmux.gm[0].gm1.m1_i_3__0_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_3__1_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_3_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_4__0_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_4__1_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_4_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_5__0_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_5__1_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_5_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_6__0_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_6__1_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_6_n_0 ;
  wire \gmux.gm[10].gms.ms_i_3_n_0 ;
  wire \gmux.gm[10].gms.ms_i_4_n_0 ;
  wire \gmux.gm[10].gms.ms_i_5_n_0 ;
  wire \gmux.gm[10].gms.ms_i_6_n_0 ;
  wire \gmux.gm[12].gms.ms_i_3_n_0 ;
  wire \gmux.gm[12].gms.ms_i_4_n_0 ;
  wire \gmux.gm[12].gms.ms_i_5_n_0 ;
  wire \gmux.gm[12].gms.ms_i_6_n_0 ;
  wire \gmux.gm[14].gms.ms_i_3_n_0 ;
  wire \gmux.gm[14].gms.ms_i_4_n_0 ;
  wire \gmux.gm[14].gms.ms_i_5_n_0 ;
  wire \gmux.gm[14].gms.ms_i_6_n_0 ;
  wire \gmux.gm[2].gms.ms_i_3__0_n_0 ;
  wire \gmux.gm[2].gms.ms_i_3__1_n_0 ;
  wire \gmux.gm[2].gms.ms_i_3_n_0 ;
  wire \gmux.gm[2].gms.ms_i_4__0_n_0 ;
  wire \gmux.gm[2].gms.ms_i_4__1_n_0 ;
  wire \gmux.gm[2].gms.ms_i_4_n_0 ;
  wire \gmux.gm[2].gms.ms_i_5__0_n_0 ;
  wire \gmux.gm[2].gms.ms_i_5__1_n_0 ;
  wire \gmux.gm[2].gms.ms_i_5_n_0 ;
  wire \gmux.gm[2].gms.ms_i_6__0_n_0 ;
  wire \gmux.gm[2].gms.ms_i_6__1_n_0 ;
  wire \gmux.gm[2].gms.ms_i_6_n_0 ;
  wire \gmux.gm[4].gms.ms_i_3__0_n_0 ;
  wire \gmux.gm[4].gms.ms_i_3__1_n_0 ;
  wire \gmux.gm[4].gms.ms_i_3_n_0 ;
  wire \gmux.gm[4].gms.ms_i_4__0_n_0 ;
  wire \gmux.gm[4].gms.ms_i_4__1_n_0 ;
  wire \gmux.gm[4].gms.ms_i_4_n_0 ;
  wire \gmux.gm[4].gms.ms_i_5__0_n_0 ;
  wire \gmux.gm[4].gms.ms_i_5__1_n_0 ;
  wire \gmux.gm[4].gms.ms_i_5_n_0 ;
  wire \gmux.gm[4].gms.ms_i_6__0_n_0 ;
  wire \gmux.gm[4].gms.ms_i_6__1_n_0 ;
  wire \gmux.gm[4].gms.ms_i_6_n_0 ;
  wire \gmux.gm[6].gms.ms_i_3__0_n_0 ;
  wire \gmux.gm[6].gms.ms_i_3__1_n_0 ;
  wire \gmux.gm[6].gms.ms_i_3_n_0 ;
  wire \gmux.gm[6].gms.ms_i_4__0_n_0 ;
  wire \gmux.gm[6].gms.ms_i_4__1_n_0 ;
  wire \gmux.gm[6].gms.ms_i_4_n_0 ;
  wire \gmux.gm[6].gms.ms_i_5__0_n_0 ;
  wire \gmux.gm[6].gms.ms_i_5__1_n_0 ;
  wire \gmux.gm[6].gms.ms_i_5_n_0 ;
  wire \gmux.gm[6].gms.ms_i_6__0_n_0 ;
  wire \gmux.gm[6].gms.ms_i_6__1_n_0 ;
  wire \gmux.gm[6].gms.ms_i_6_n_0 ;
  wire \gmux.gm[8].gms.ms_i_3_n_0 ;
  wire \gmux.gm[8].gms.ms_i_4_n_0 ;
  wire \gmux.gm[8].gms.ms_i_5_n_0 ;
  wire \gmux.gm[8].gms.ms_i_6_n_0 ;
  wire [29:0]\gvfifo_top/argen_inst/ar_address_inc ;
  wire [3:0]\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ;
  wire [3:0]\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ;
  wire \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire [15:0]\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt ;
  wire [15:0]\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt ;
  wire [15:0]\gvfifo_top/argen_inst/sdpo_int ;
  wire \gvfifo_top/argen_to_mctf_tvalid ;
  wire [2:0]\gvfifo_top/awgen_to_mcpf_payload ;
  wire \gvfifo_top/garb/mem_init_done ;
  wire [3:0]\gvfifo_top/garb/rd_data_mm2s_gcnt ;
  wire \gvfifo_top/garb/wr_addr_gcnt ;
  wire \gvfifo_top/garb/wr_addr_mm2s_cnt ;
  wire [3:0]\gvfifo_top/garb/wr_data_gcnt ;
  wire [3:0]\gvfifo_top/garb/wr_data_mm2s_cnt ;
  wire [24:24]\gvfifo_top/mcdf_inst/WR_DATA ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ;
  wire [66:66]\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ;
  wire [31:0]\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ;
  wire [31:0]\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 ;
  wire [30:20]\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 ;
  wire \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ;
  wire \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ;
  wire [31:0]\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i ;
  wire [31:0]\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i ;
  wire [28:13]\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA ;
  wire [15:15]\gvfifo_top/mcpf_inst/WR_DATA ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ;
  wire [15:0]\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ;
  wire [15:0]\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ;
  wire [15:0]\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i ;
  wire [15:0]\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i ;
  wire [16:12]\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 ;
  wire [30:15]\gvfifo_top/mctf_inst/S_PAYLOAD_DATA ;
  wire [15:15]\gvfifo_top/mctf_inst/WR_DATA ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ;
  wire [15:0]\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ;
  wire [15:0]\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 ;
  wire \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ;
  wire [15:0]\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i ;
  wire [15:0]\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i ;
  wire [16:12]\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 ;
  wire [6:1]\gvfifo_top/mctf_to_argen_payload ;
  wire \gvfifo_top/s_axis_tid_arb_i ;
  wire [0:0]\gvfifo_top/tid_fifo_dout ;
  wire [5:0]\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ;
  wire [5:0]\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ;
  wire \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire inst_vfifo_n_100;
  wire inst_vfifo_n_101;
  wire inst_vfifo_n_104;
  wire inst_vfifo_n_105;
  wire inst_vfifo_n_106;
  wire inst_vfifo_n_107;
  wire inst_vfifo_n_108;
  wire inst_vfifo_n_109;
  wire inst_vfifo_n_110;
  wire inst_vfifo_n_111;
  wire inst_vfifo_n_112;
  wire inst_vfifo_n_113;
  wire inst_vfifo_n_114;
  wire inst_vfifo_n_115;
  wire inst_vfifo_n_116;
  wire inst_vfifo_n_117;
  wire inst_vfifo_n_118;
  wire inst_vfifo_n_122;
  wire inst_vfifo_n_123;
  wire inst_vfifo_n_124;
  wire inst_vfifo_n_125;
  wire inst_vfifo_n_126;
  wire inst_vfifo_n_127;
  wire inst_vfifo_n_128;
  wire inst_vfifo_n_129;
  wire inst_vfifo_n_130;
  wire inst_vfifo_n_131;
  wire inst_vfifo_n_132;
  wire inst_vfifo_n_133;
  wire inst_vfifo_n_134;
  wire inst_vfifo_n_135;
  wire inst_vfifo_n_136;
  wire inst_vfifo_n_137;
  wire inst_vfifo_n_138;
  wire inst_vfifo_n_144;
  wire inst_vfifo_n_145;
  wire inst_vfifo_n_146;
  wire inst_vfifo_n_147;
  wire inst_vfifo_n_148;
  wire inst_vfifo_n_149;
  wire inst_vfifo_n_152;
  wire inst_vfifo_n_153;
  wire inst_vfifo_n_154;
  wire inst_vfifo_n_155;
  wire inst_vfifo_n_156;
  wire inst_vfifo_n_157;
  wire inst_vfifo_n_158;
  wire inst_vfifo_n_159;
  wire inst_vfifo_n_160;
  wire inst_vfifo_n_161;
  wire inst_vfifo_n_162;
  wire inst_vfifo_n_163;
  wire inst_vfifo_n_164;
  wire inst_vfifo_n_165;
  wire inst_vfifo_n_166;
  wire inst_vfifo_n_172;
  wire inst_vfifo_n_173;
  wire inst_vfifo_n_174;
  wire inst_vfifo_n_175;
  wire inst_vfifo_n_176;
  wire inst_vfifo_n_177;
  wire inst_vfifo_n_178;
  wire inst_vfifo_n_179;
  wire inst_vfifo_n_180;
  wire inst_vfifo_n_181;
  wire inst_vfifo_n_182;
  wire inst_vfifo_n_183;
  wire inst_vfifo_n_184;
  wire inst_vfifo_n_185;
  wire inst_vfifo_n_186;
  wire inst_vfifo_n_187;
  wire inst_vfifo_n_188;
  wire inst_vfifo_n_194;
  wire inst_vfifo_n_195;
  wire inst_vfifo_n_196;
  wire inst_vfifo_n_197;
  wire inst_vfifo_n_198;
  wire inst_vfifo_n_199;
  wire inst_vfifo_n_202;
  wire inst_vfifo_n_203;
  wire inst_vfifo_n_204;
  wire inst_vfifo_n_205;
  wire inst_vfifo_n_206;
  wire inst_vfifo_n_207;
  wire inst_vfifo_n_208;
  wire inst_vfifo_n_209;
  wire inst_vfifo_n_210;
  wire inst_vfifo_n_211;
  wire inst_vfifo_n_212;
  wire inst_vfifo_n_213;
  wire inst_vfifo_n_214;
  wire inst_vfifo_n_215;
  wire inst_vfifo_n_216;
  wire inst_vfifo_n_217;
  wire inst_vfifo_n_218;
  wire inst_vfifo_n_219;
  wire inst_vfifo_n_220;
  wire inst_vfifo_n_221;
  wire inst_vfifo_n_222;
  wire inst_vfifo_n_223;
  wire inst_vfifo_n_224;
  wire inst_vfifo_n_225;
  wire inst_vfifo_n_226;
  wire inst_vfifo_n_227;
  wire inst_vfifo_n_228;
  wire inst_vfifo_n_229;
  wire inst_vfifo_n_230;
  wire inst_vfifo_n_231;
  wire inst_vfifo_n_268;
  wire inst_vfifo_n_269;
  wire inst_vfifo_n_270;
  wire inst_vfifo_n_271;
  wire inst_vfifo_n_272;
  wire inst_vfifo_n_273;
  wire inst_vfifo_n_274;
  wire inst_vfifo_n_275;
  wire inst_vfifo_n_276;
  wire inst_vfifo_n_277;
  wire inst_vfifo_n_278;
  wire inst_vfifo_n_279;
  wire inst_vfifo_n_280;
  wire inst_vfifo_n_281;
  wire inst_vfifo_n_282;
  wire inst_vfifo_n_283;
  wire inst_vfifo_n_299;
  wire inst_vfifo_n_300;
  wire inst_vfifo_n_301;
  wire inst_vfifo_n_302;
  wire inst_vfifo_n_76;
  wire inst_vfifo_n_85;
  wire inst_vfifo_n_97;
  wire inst_vfifo_n_98;
  wire inst_vfifo_n_99;
  wire [31:0]m_axi_araddr;
  wire [31:0]m_axi_araddr_i;
  wire [0:0]m_axi_arid;
  wire m_axi_arid_i;
  wire [7:0]m_axi_arlen;
  wire [7:0]m_axi_arlen_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:1]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[14].gms.ms_i_2_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[14].gms.ms_i_2_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[14].gms.ms_i_2_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire ram_reg_0_1_0_0_i_10__0_n_0;
  wire ram_reg_0_1_0_0_i_10_n_0;
  wire ram_reg_0_1_0_0_i_11__0_n_0;
  wire ram_reg_0_1_0_0_i_11__1_n_0;
  wire ram_reg_0_1_0_0_i_13__0_n_0;
  wire ram_reg_0_1_0_0_i_13__1_n_0;
  wire ram_reg_0_1_0_0_i_14__0_n_0;
  wire ram_reg_0_1_0_0_i_14__1_n_0;
  wire ram_reg_0_1_0_0_i_15_n_0;
  wire ram_reg_0_1_0_0_i_16__0_n_0;
  wire ram_reg_0_1_0_0_i_16__1_n_0;
  wire ram_reg_0_1_0_0_i_17__0_n_0;
  wire ram_reg_0_1_0_0_i_17__1_n_0;
  wire ram_reg_0_1_0_0_i_18__0_n_0;
  wire ram_reg_0_1_0_0_i_18__1_n_0;
  wire ram_reg_0_1_0_0_i_19__0_n_0;
  wire ram_reg_0_1_0_0_i_19__1_n_0;
  wire ram_reg_0_1_0_0_i_1__0_n_0;
  wire ram_reg_0_1_0_0_i_1__1_n_0;
  wire ram_reg_0_1_0_0_i_1__2_n_0;
  wire ram_reg_0_1_0_0_i_1__3_n_0;
  wire ram_reg_0_1_0_0_i_1__4_n_0;
  wire ram_reg_0_1_0_0_i_1_n_0;
  wire ram_reg_0_1_0_0_i_20__0_n_0;
  wire ram_reg_0_1_0_0_i_20__1_n_0;
  wire ram_reg_0_1_0_0_i_20_n_0;
  wire ram_reg_0_1_0_0_i_25_n_0;
  wire ram_reg_0_1_0_0_i_5__0_n_0;
  wire ram_reg_0_1_0_0_i_5__0_n_1;
  wire ram_reg_0_1_0_0_i_5__0_n_2;
  wire ram_reg_0_1_0_0_i_5__0_n_3;
  wire ram_reg_0_1_0_0_i_5__1_n_0;
  wire ram_reg_0_1_0_0_i_5__1_n_1;
  wire ram_reg_0_1_0_0_i_5__1_n_2;
  wire ram_reg_0_1_0_0_i_5__1_n_3;
  wire ram_reg_0_1_0_0_i_7__0_n_0;
  wire ram_reg_0_1_0_0_i_7__1_n_0;
  wire ram_reg_0_1_0_0_i_7_n_0;
  wire ram_reg_0_1_0_0_i_8__0_n_0;
  wire ram_reg_0_1_0_0_i_8__0_n_1;
  wire ram_reg_0_1_0_0_i_8__0_n_2;
  wire ram_reg_0_1_0_0_i_8__0_n_3;
  wire ram_reg_0_1_0_0_i_8_n_0;
  wire ram_reg_0_1_0_0_i_8_n_1;
  wire ram_reg_0_1_0_0_i_8_n_2;
  wire ram_reg_0_1_0_0_i_8_n_3;
  wire ram_reg_0_1_0_0_i_9__0_n_0;
  wire ram_reg_0_1_0_0_i_9__1_n_0;
  wire ram_reg_0_1_0_3_i_2__0_n_0;
  wire ram_reg_0_1_0_3_i_5__0_n_0;
  wire ram_reg_0_1_0_5_i_10__0_n_0;
  wire ram_reg_0_1_0_5_i_10__0_n_1;
  wire ram_reg_0_1_0_5_i_10__0_n_2;
  wire ram_reg_0_1_0_5_i_10__0_n_3;
  wire ram_reg_0_1_0_5_i_10__1_n_0;
  wire ram_reg_0_1_0_5_i_10__2_n_0;
  wire ram_reg_0_1_0_5_i_10__3_n_0;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_10_n_1;
  wire ram_reg_0_1_0_5_i_10_n_2;
  wire ram_reg_0_1_0_5_i_10_n_3;
  wire ram_reg_0_1_0_5_i_11__0_n_0;
  wire ram_reg_0_1_0_5_i_11__1_n_0;
  wire ram_reg_0_1_0_5_i_11__2_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_12__0_n_0;
  wire ram_reg_0_1_0_5_i_12__1_n_0;
  wire ram_reg_0_1_0_5_i_12__2_n_0;
  wire ram_reg_0_1_0_5_i_12__3_n_0;
  wire ram_reg_0_1_0_5_i_12_n_0;
  wire ram_reg_0_1_0_5_i_13__0_n_0;
  wire ram_reg_0_1_0_5_i_13__0_n_1;
  wire ram_reg_0_1_0_5_i_13__0_n_2;
  wire ram_reg_0_1_0_5_i_13__0_n_3;
  wire ram_reg_0_1_0_5_i_13__1_n_0;
  wire ram_reg_0_1_0_5_i_13__2_n_0;
  wire ram_reg_0_1_0_5_i_13__3_n_0;
  wire ram_reg_0_1_0_5_i_13_n_0;
  wire ram_reg_0_1_0_5_i_13_n_1;
  wire ram_reg_0_1_0_5_i_13_n_2;
  wire ram_reg_0_1_0_5_i_13_n_3;
  wire ram_reg_0_1_0_5_i_14__0_n_0;
  wire ram_reg_0_1_0_5_i_14__1_n_0;
  wire ram_reg_0_1_0_5_i_14__2_n_0;
  wire ram_reg_0_1_0_5_i_14__3_n_0;
  wire ram_reg_0_1_0_5_i_14_n_0;
  wire ram_reg_0_1_0_5_i_15__0_n_0;
  wire ram_reg_0_1_0_5_i_15__1_n_0;
  wire ram_reg_0_1_0_5_i_15__2_n_0;
  wire ram_reg_0_1_0_5_i_15__3_n_0;
  wire ram_reg_0_1_0_5_i_15_n_0;
  wire ram_reg_0_1_0_5_i_16__0_n_0;
  wire ram_reg_0_1_0_5_i_16__1_n_0;
  wire ram_reg_0_1_0_5_i_16__2_n_0;
  wire ram_reg_0_1_0_5_i_16__3_n_0;
  wire ram_reg_0_1_0_5_i_16_n_0;
  wire ram_reg_0_1_0_5_i_17__1_n_0;
  wire ram_reg_0_1_0_5_i_18__0_n_0;
  wire ram_reg_0_1_0_5_i_18__1_n_0;
  wire ram_reg_0_1_0_5_i_18_n_0;
  wire ram_reg_0_1_0_5_i_19__0_n_0;
  wire ram_reg_0_1_0_5_i_19_n_0;
  wire ram_reg_0_1_0_5_i_1__5_n_0;
  wire ram_reg_0_1_0_5_i_21__0_n_0;
  wire ram_reg_0_1_0_5_i_21_n_0;
  wire ram_reg_0_1_0_5_i_22__0_n_0;
  wire ram_reg_0_1_0_5_i_22_n_0;
  wire ram_reg_0_1_0_5_i_23__0_n_0;
  wire ram_reg_0_1_0_5_i_23_n_0;
  wire ram_reg_0_1_0_5_i_24__0_n_0;
  wire ram_reg_0_1_0_5_i_24_n_0;
  wire ram_reg_0_1_0_5_i_25__0_n_0;
  wire ram_reg_0_1_0_5_i_25_n_0;
  wire ram_reg_0_1_0_5_i_2__1_n_0;
  wire ram_reg_0_1_0_5_i_2__2_n_0;
  wire ram_reg_0_1_0_5_i_3__1_n_0;
  wire ram_reg_0_1_0_5_i_3__2_n_0;
  wire ram_reg_0_1_0_5_i_4__1_n_0;
  wire ram_reg_0_1_0_5_i_4__2_n_0;
  wire ram_reg_0_1_0_5_i_5__1_n_0;
  wire ram_reg_0_1_0_5_i_6__7_n_0;
  wire ram_reg_0_1_0_5_i_7__3_n_0;
  wire ram_reg_0_1_0_5_i_8__3_n_0;
  wire ram_reg_0_1_0_5_i_8__4_n_0;
  wire ram_reg_0_1_0_5_i_9__1_n_0;
  wire ram_reg_0_1_0_5_i_9__2_n_0;
  wire ram_reg_0_1_0_5_i_9__3_n_0;
  wire ram_reg_0_1_0_5_i_9__4_n_0;
  wire ram_reg_0_1_12_15_i_10__0_n_0;
  wire ram_reg_0_1_12_15_i_10_n_0;
  wire ram_reg_0_1_12_15_i_6__1_n_0;
  wire ram_reg_0_1_12_15_i_7__0_n_0;
  wire ram_reg_0_1_12_15_i_7__1_n_0;
  wire ram_reg_0_1_12_15_i_7_n_0;
  wire ram_reg_0_1_12_15_i_8__0_n_0;
  wire ram_reg_0_1_12_15_i_8__1_n_0;
  wire ram_reg_0_1_12_15_i_8_n_0;
  wire ram_reg_0_1_12_15_i_9__0_n_0;
  wire ram_reg_0_1_12_15_i_9__1_n_0;
  wire ram_reg_0_1_12_15_i_9_n_0;
  wire ram_reg_0_1_12_17_i_10__0_n_0;
  wire ram_reg_0_1_12_17_i_10__1_n_0;
  wire ram_reg_0_1_12_17_i_10_n_0;
  wire ram_reg_0_1_12_17_i_11__0_n_0;
  wire ram_reg_0_1_12_17_i_11__1_n_0;
  wire ram_reg_0_1_12_17_i_11_n_0;
  wire ram_reg_0_1_12_17_i_1__0_n_0;
  wire ram_reg_0_1_12_17_i_1_n_0;
  wire ram_reg_0_1_12_17_i_2__0_n_0;
  wire ram_reg_0_1_12_17_i_2_n_0;
  wire ram_reg_0_1_12_17_i_3__0_n_0;
  wire ram_reg_0_1_12_17_i_3_n_0;
  wire ram_reg_0_1_12_17_i_4__0_n_0;
  wire ram_reg_0_1_12_17_i_4_n_0;
  wire ram_reg_0_1_12_17_i_5__0_n_0;
  wire ram_reg_0_1_12_17_i_5_n_0;
  wire ram_reg_0_1_12_17_i_6__0_n_0;
  wire ram_reg_0_1_12_17_i_6_n_0;
  wire ram_reg_0_1_12_17_i_8__0_n_0;
  wire ram_reg_0_1_12_17_i_8__1_n_0;
  wire ram_reg_0_1_12_17_i_8_n_0;
  wire ram_reg_0_1_12_17_i_9__0_n_0;
  wire ram_reg_0_1_12_17_i_9__1_n_0;
  wire ram_reg_0_1_12_17_i_9_n_0;
  wire ram_reg_0_1_18_23_i_10__0_n_0;
  wire ram_reg_0_1_18_23_i_10__1_n_0;
  wire ram_reg_0_1_18_23_i_10_n_0;
  wire ram_reg_0_1_18_23_i_11__0_n_0;
  wire ram_reg_0_1_18_23_i_11__1_n_0;
  wire ram_reg_0_1_18_23_i_11_n_0;
  wire ram_reg_0_1_18_23_i_12__0_n_0;
  wire ram_reg_0_1_18_23_i_12__1_n_0;
  wire ram_reg_0_1_18_23_i_12_n_0;
  wire ram_reg_0_1_18_23_i_13__0_n_0;
  wire ram_reg_0_1_18_23_i_13__1_n_0;
  wire ram_reg_0_1_18_23_i_13_n_0;
  wire ram_reg_0_1_18_23_i_14__0_n_0;
  wire ram_reg_0_1_18_23_i_14__1_n_0;
  wire ram_reg_0_1_18_23_i_14_n_0;
  wire ram_reg_0_1_18_23_i_15__0_n_0;
  wire ram_reg_0_1_18_23_i_15__1_n_0;
  wire ram_reg_0_1_18_23_i_15_n_0;
  wire ram_reg_0_1_18_23_i_16__0_n_0;
  wire ram_reg_0_1_18_23_i_16__1_n_0;
  wire ram_reg_0_1_18_23_i_16_n_0;
  wire ram_reg_0_1_18_23_i_1__0_n_0;
  wire ram_reg_0_1_18_23_i_1_n_0;
  wire ram_reg_0_1_18_23_i_2__0_n_0;
  wire ram_reg_0_1_18_23_i_2_n_0;
  wire ram_reg_0_1_18_23_i_3__0_n_0;
  wire ram_reg_0_1_18_23_i_3_n_0;
  wire ram_reg_0_1_18_23_i_4__0_n_0;
  wire ram_reg_0_1_18_23_i_4_n_0;
  wire ram_reg_0_1_18_23_i_5__0_n_0;
  wire ram_reg_0_1_18_23_i_5_n_0;
  wire ram_reg_0_1_18_23_i_6__0_n_0;
  wire ram_reg_0_1_18_23_i_6_n_0;
  wire ram_reg_0_1_18_23_i_9__0_n_0;
  wire ram_reg_0_1_18_23_i_9__1_n_0;
  wire ram_reg_0_1_18_23_i_9_n_0;
  wire ram_reg_0_1_24_29_i_10__0_n_0;
  wire ram_reg_0_1_24_29_i_10__1_n_0;
  wire ram_reg_0_1_24_29_i_10_n_0;
  wire ram_reg_0_1_24_29_i_11__0_n_0;
  wire ram_reg_0_1_24_29_i_11__1_n_0;
  wire ram_reg_0_1_24_29_i_11_n_0;
  wire ram_reg_0_1_24_29_i_12__0_n_0;
  wire ram_reg_0_1_24_29_i_12_n_0;
  wire ram_reg_0_1_24_29_i_1__0_n_0;
  wire ram_reg_0_1_24_29_i_1_n_0;
  wire ram_reg_0_1_24_29_i_2__0_n_0;
  wire ram_reg_0_1_24_29_i_3__0_n_0;
  wire ram_reg_0_1_24_29_i_3_n_0;
  wire ram_reg_0_1_24_29_i_4__0_n_0;
  wire ram_reg_0_1_24_29_i_4_n_0;
  wire ram_reg_0_1_24_29_i_5__0_n_0;
  wire ram_reg_0_1_24_29_i_5_n_0;
  wire ram_reg_0_1_24_29_i_6__0_n_0;
  wire ram_reg_0_1_24_29_i_6_n_0;
  wire ram_reg_0_1_24_29_i_8_n_0;
  wire ram_reg_0_1_24_29_i_9__0_n_0;
  wire ram_reg_0_1_24_29_i_9__1_n_0;
  wire ram_reg_0_1_24_29_i_9_n_0;
  wire ram_reg_0_1_30_31_i_1__0_n_0;
  wire ram_reg_0_1_30_31_i_1_n_0;
  wire ram_reg_0_1_30_31_i_2__0_n_0;
  wire ram_reg_0_1_30_31_i_2_n_0;
  wire ram_reg_0_1_30_31_i_4__0_n_0;
  wire ram_reg_0_1_30_31_i_4__1_n_0;
  wire ram_reg_0_1_30_31_i_4_n_0;
  wire ram_reg_0_1_30_31_i_5__0_n_0;
  wire ram_reg_0_1_30_31_i_5__1_n_0;
  wire ram_reg_0_1_30_31_i_5_n_0;
  wire ram_reg_0_1_6_11_i_10__0_n_0;
  wire ram_reg_0_1_6_11_i_10__1_n_0;
  wire ram_reg_0_1_6_11_i_10__2_n_0;
  wire ram_reg_0_1_6_11_i_10__3_n_0;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11__0_n_0;
  wire ram_reg_0_1_6_11_i_11__1_n_0;
  wire ram_reg_0_1_6_11_i_11__2_n_0;
  wire ram_reg_0_1_6_11_i_11__3_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_12__0_n_0;
  wire ram_reg_0_1_6_11_i_12_n_0;
  wire ram_reg_0_1_6_11_i_13__0_n_0;
  wire ram_reg_0_1_6_11_i_13__1_n_0;
  wire ram_reg_0_1_6_11_i_13_n_0;
  wire ram_reg_0_1_6_11_i_14__0_n_0;
  wire ram_reg_0_1_6_11_i_14__1_n_0;
  wire ram_reg_0_1_6_11_i_14_n_0;
  wire ram_reg_0_1_6_11_i_15__0_n_0;
  wire ram_reg_0_1_6_11_i_15__1_n_0;
  wire ram_reg_0_1_6_11_i_15_n_0;
  wire ram_reg_0_1_6_11_i_16__0_n_0;
  wire ram_reg_0_1_6_11_i_16__1_n_0;
  wire ram_reg_0_1_6_11_i_16_n_0;
  wire ram_reg_0_1_6_11_i_1__1_n_0;
  wire ram_reg_0_1_6_11_i_1__2_n_0;
  wire ram_reg_0_1_6_11_i_2__1_n_0;
  wire ram_reg_0_1_6_11_i_2__2_n_0;
  wire ram_reg_0_1_6_11_i_3__1_n_0;
  wire ram_reg_0_1_6_11_i_3__2_n_0;
  wire ram_reg_0_1_6_11_i_4__1_n_0;
  wire ram_reg_0_1_6_11_i_4__2_n_0;
  wire ram_reg_0_1_6_11_i_5__1_n_0;
  wire ram_reg_0_1_6_11_i_5__2_n_0;
  wire ram_reg_0_1_6_11_i_6__1_n_0;
  wire ram_reg_0_1_6_11_i_6__2_n_0;
  wire ram_reg_0_1_6_11_i_8__0_n_0;
  wire ram_reg_0_1_6_11_i_8__1_n_0;
  wire ram_reg_0_1_6_11_i_8_n_0;
  wire ram_reg_0_1_6_11_i_9__0_n_0;
  wire ram_reg_0_1_6_11_i_9__1_n_0;
  wire ram_reg_0_1_6_11_i_9__2_n_0;
  wire ram_reg_0_1_6_11_i_9__3_n_0;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_0 ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_1 ;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire vfifo_mm2s_rresp_err_intr;
  wire vfifo_s2mm_bresp_err_intr;
  wire [1:0]vfifo_s2mm_channel_full;
  wire vfifo_s2mm_overrun_err_intr;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOA_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOB_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOD_UNCONNECTED ;
  wire [3:3]\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOC_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOD_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[66]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[66]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[66]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[66]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mcdf_inst/mcf_dfl_wr_inst/gmux.gm[14].gms.ms_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_4__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__0_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_4__1_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_8_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_8__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_10_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_10__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_13_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_13__0_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_5_i_9_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_9_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_5_i_9__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_9__0_O_UNCONNECTED;
  wire \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOC_UNCONNECTED ;
  wire \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOD_UNCONNECTED ;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \^m_axi_awsize [1];
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tstrb[3] = \<const1> ;
  assign m_axis_tstrb[2] = \<const1> ;
  assign m_axis_tstrb[1] = \<const1> ;
  assign m_axis_tstrb[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5 
       (.ADDRA({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRB({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRC({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRD({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out }),
        .DIA({\gvfifo_top/mctf_to_argen_payload [1],m_axi_arid_i}),
        .DIB(\gvfifo_top/mctf_to_argen_payload [3:2]),
        .DIC(\gvfifo_top/mctf_to_argen_payload [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_0 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1 }),
        .DOB({\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3 }),
        .DOC({\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5 }),
        .DOD(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6 
       (.ADDRA({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRB({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRC({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRD({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out }),
        .DIA({1'b0,\gvfifo_top/mctf_to_argen_payload [6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOA_UNCONNECTED [1],\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_n_1 }),
        .DOB(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_7 }),
        .S({ram_reg_0_1_0_5_i_15__3_n_0,ram_reg_0_1_0_5_i_16__3_n_0,ram_reg_0_1_0_5_i_17__1_n_0,ram_reg_0_1_0_5_i_18__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0 
       (.I0(m_axi_araddr_i[3]),
        .I1(m_axi_arlen_i[1]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_11 
       (.I0(m_axi_araddr_i[2]),
        .I1(m_axi_arlen_i[0]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_11_n_0 ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7 
       (.CI(1'b0),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI(m_axi_araddr_i[5:2]),
        .O(\gvfifo_top/argen_inst/ar_address_inc [3:0]),
        .S({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_11_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8 
       (.I0(m_axi_araddr_i[5]),
        .I1(m_axi_arlen_i[3]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8_n_0 ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 
       (.CI(1'b0),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/sdpo_int [0]}),
        .O({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_7 }),
        .S({ram_reg_0_1_0_5_i_11__2_n_0,ram_reg_0_1_0_5_i_12__3_n_0,ram_reg_0_1_0_5_i_13__3_n_0,ram_reg_0_1_0_5_i_14__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0 
       (.I0(m_axi_araddr_i[4]),
        .I1(m_axi_arlen_i[2]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0_n_0 ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_7 }),
        .S({ram_reg_0_1_12_15_i_6__1_n_0,ram_reg_0_1_12_15_i_7__1_n_0,ram_reg_0_1_12_15_i_8__1_n_0,ram_reg_0_1_12_15_i_9__1_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [15:12]),
        .S({ram_reg_0_1_12_17_i_8__1_n_0,ram_reg_0_1_12_17_i_9__1_n_0,ram_reg_0_1_12_17_i_10__1_n_0,ram_reg_0_1_12_17_i_11__1_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [19:16]),
        .S({ram_reg_0_1_18_23_i_9__1_n_0,ram_reg_0_1_18_23_i_10__1_n_0,ram_reg_0_1_18_23_i_11__1_n_0,ram_reg_0_1_18_23_i_12__1_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [23:20]),
        .S({ram_reg_0_1_18_23_i_13__1_n_0,ram_reg_0_1_18_23_i_14__1_n_0,ram_reg_0_1_18_23_i_15__1_n_0,ram_reg_0_1_18_23_i_16__1_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [27:24]),
        .S({ram_reg_0_1_24_29_i_8_n_0,ram_reg_0_1_24_29_i_9__1_n_0,ram_reg_0_1_24_29_i_10__1_n_0,ram_reg_0_1_24_29_i_11__1_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_0 ),
        .CO({\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED [3:1],\argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED [3:2],\gvfifo_top/argen_inst/ar_address_inc [29:28]}),
        .S({1'b0,1'b0,ram_reg_0_1_30_31_i_4__1_n_0,ram_reg_0_1_30_31_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10 
       (.I0(m_axi_araddr_i[8]),
        .I1(m_axi_arlen_i[6]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11 
       (.I0(m_axi_araddr_i[7]),
        .I1(m_axi_arlen_i[5]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12 
       (.I0(m_axi_araddr_i[6]),
        .I1(m_axi_arlen_i[4]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12_n_0 ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_7 }),
        .S({ram_reg_0_1_6_11_i_8__1_n_0,ram_reg_0_1_6_11_i_9__3_n_0,ram_reg_0_1_6_11_i_10__3_n_0,ram_reg_0_1_6_11_i_11__3_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_araddr_i[9:6]),
        .O(\gvfifo_top/argen_inst/ar_address_inc [7:4]),
        .S({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12_n_0 }));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [11:8]),
        .S({ram_reg_0_1_6_11_i_13__1_n_0,ram_reg_0_1_6_11_i_14__1_n_0,ram_reg_0_1_6_11_i_15__1_n_0,ram_reg_0_1_6_11_i_16__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9 
       (.I0(m_axi_araddr_i[9]),
        .I1(m_axi_arlen_i[7]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({1'b0,1'b0}),
        .DIB({inst_vfifo_n_230,inst_vfifo_n_231}),
        .DIC({inst_vfifo_n_228,inst_vfifo_n_229}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[1:0]),
        .DOB(m_axi_araddr_i[3:2]),
        .DOC(m_axi_araddr_i[5:4]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_220,inst_vfifo_n_221}),
        .DIB({inst_vfifo_n_218,inst_vfifo_n_219}),
        .DIC({inst_vfifo_n_216,inst_vfifo_n_217}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[13:12]),
        .DOB(m_axi_araddr_i[15:14]),
        .DOC(m_axi_araddr_i[17:16]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_214,inst_vfifo_n_215}),
        .DIB({inst_vfifo_n_212,inst_vfifo_n_213}),
        .DIC({inst_vfifo_n_210,inst_vfifo_n_211}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[19:18]),
        .DOB(m_axi_araddr_i[21:20]),
        .DOC(m_axi_araddr_i[23:22]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_208,inst_vfifo_n_209}),
        .DIB({inst_vfifo_n_206,inst_vfifo_n_207}),
        .DIC({inst_vfifo_n_204,inst_vfifo_n_205}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[25:24]),
        .DOB(m_axi_araddr_i[27:26]),
        .DOC(m_axi_araddr_i[29:28]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_202,inst_vfifo_n_203}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[31:30]),
        .DOB(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_226,inst_vfifo_n_227}),
        .DIB({inst_vfifo_n_224,inst_vfifo_n_225}),
        .DIC({inst_vfifo_n_222,inst_vfifo_n_223}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[7:6]),
        .DOB(m_axi_araddr_i[9:8]),
        .DOC(m_axi_araddr_i[11:10]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt }),
        .DIA(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [1:0]),
        .DIB(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [3:2]),
        .DIC(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_1 }),
        .DOB({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_3 }),
        .DOC({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_4 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_300));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt }),
        .DIA(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [13:12]),
        .DIB(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_1 }),
        .DOB({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_300));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt }),
        .DIA(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [7:6]),
        .DIB(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [9:8]),
        .DIC(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_1 }),
        .DOB({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_3 }),
        .DOC({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_4 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_300));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_282,inst_vfifo_n_283}),
        .DIB({inst_vfifo_n_280,inst_vfifo_n_281}),
        .DIC({inst_vfifo_n_278,inst_vfifo_n_279}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/sdpo_int [1:0]),
        .DOB(\gvfifo_top/argen_inst/sdpo_int [3:2]),
        .DOC(\gvfifo_top/argen_inst/sdpo_int [5:4]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_301));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_270,inst_vfifo_n_271}),
        .DIB({inst_vfifo_n_268,inst_vfifo_n_269}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/sdpo_int [13:12]),
        .DOB(\gvfifo_top/argen_inst/sdpo_int [15:14]),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_301));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_276,inst_vfifo_n_277}),
        .DIB({inst_vfifo_n_274,inst_vfifo_n_275}),
        .DIC({inst_vfifo_n_272,inst_vfifo_n_273}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/sdpo_int [7:6]),
        .DOB(\gvfifo_top/argen_inst/sdpo_int [9:8]),
        .DOC(\gvfifo_top/argen_inst/sdpo_int [11:10]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_301));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_282,inst_vfifo_n_283}),
        .DIB({inst_vfifo_n_280,inst_vfifo_n_281}),
        .DIC({inst_vfifo_n_278,inst_vfifo_n_279}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [1:0]),
        .DOB(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [3:2]),
        .DOC(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [5:4]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_301));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_270,inst_vfifo_n_271}),
        .DIB({inst_vfifo_n_268,inst_vfifo_n_269}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [13:12]),
        .DOB(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [15:14]),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_301));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_276,inst_vfifo_n_277}),
        .DIB({inst_vfifo_n_274,inst_vfifo_n_275}),
        .DIC({inst_vfifo_n_272,inst_vfifo_n_273}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [7:6]),
        .DOB(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [9:8]),
        .DOC(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [11:10]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_301));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \garb/sdpram_gcnt/ram_reg_0_1_0_3 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/garb/wr_addr_gcnt }),
        .DIA(\gvfifo_top/garb/wr_data_gcnt [1:0]),
        .DIB({\gvfifo_top/garb/wr_data_gcnt [3],ram_reg_0_1_0_3_i_5__0_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ,\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 }),
        .DOB({\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_2 ,\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3 }),
        .DOC(\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_302));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/garb/wr_addr_mm2s_cnt }),
        .DIA({ram_reg_0_1_0_3_i_2__0_n_0,\gvfifo_top/garb/wr_data_mm2s_cnt [0]}),
        .DIB({\gvfifo_top/garb/wr_data_mm2s_cnt [3],inst_vfifo_n_76}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0 ,\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1 }),
        .DOB({\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_2 ,\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_3 }),
        .DOC(\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_299));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/garb/wr_addr_gcnt }),
        .DIA(\gvfifo_top/garb/wr_data_gcnt [1:0]),
        .DIB({\gvfifo_top/garb/wr_data_gcnt [3],ram_reg_0_1_0_3_i_5__0_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/garb/rd_data_mm2s_gcnt [1:0]),
        .DOB(\gvfifo_top/garb/rd_data_mm2s_gcnt [3:2]),
        .DOC(\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_302));
  LUT4 #(
    .INIT(16'h9009)) 
    \gfwd_mode.storage_data1[66]_i_10 
       (.I0(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [27]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [26]),
        .O(\gfwd_mode.storage_data1[66]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gfwd_mode.storage_data1[66]_i_11 
       (.I0(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [25]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [26]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [24]),
        .O(\gfwd_mode.storage_data1[66]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gfwd_mode.storage_data1[66]_i_13 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [23]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [24]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [22]),
        .O(\gfwd_mode.storage_data1[66]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gfwd_mode.storage_data1[66]_i_14 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [21]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [22]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [20]),
        .O(\gfwd_mode.storage_data1[66]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gfwd_mode.storage_data1[66]_i_16 
       (.I0(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [21]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [22]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [20]),
        .O(\gfwd_mode.storage_data1[66]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_17 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [20]),
        .O(\gfwd_mode.storage_data1[66]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_18 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [18]),
        .O(\gfwd_mode.storage_data1[66]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_21 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [16]),
        .O(\gfwd_mode.storage_data1[66]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_22 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [14]),
        .O(\gfwd_mode.storage_data1[66]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_23 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [12]),
        .O(\gfwd_mode.storage_data1[66]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_24 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [10]),
        .O(\gfwd_mode.storage_data1[66]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_26 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [2]),
        .O(\gfwd_mode.storage_data1[66]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_27 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [8]),
        .O(\gfwd_mode.storage_data1[66]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_28 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [6]),
        .O(\gfwd_mode.storage_data1[66]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[66]_i_29 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [4]),
        .O(\gfwd_mode.storage_data1[66]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[66]_i_30 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [2]),
        .O(\gfwd_mode.storage_data1[66]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gfwd_mode.storage_data1[66]_i_5 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [29]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [30]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [28]),
        .O(\gfwd_mode.storage_data1[66]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gfwd_mode.storage_data1[66]_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [27]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [26]),
        .O(\gfwd_mode.storage_data1[66]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gfwd_mode.storage_data1[66]_i_7 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [25]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [26]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [24]),
        .O(\gfwd_mode.storage_data1[66]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gfwd_mode.storage_data1[66]_i_8 
       (.I0(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [30]),
        .O(\gfwd_mode.storage_data1[66]_i_8_n_0 ));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_12 
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_20_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_12_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_12_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_12_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gfwd_mode.storage_data1_reg[66]_i_12_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[66]_i_21_n_0 ,\gfwd_mode.storage_data1[66]_i_22_n_0 ,\gfwd_mode.storage_data1[66]_i_23_n_0 ,\gfwd_mode.storage_data1[66]_i_24_n_0 }));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_2 
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_3_n_0 ),
        .CO({\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ,\gfwd_mode.storage_data1_reg[66]_i_2_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_2_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [30],\gfwd_mode.storage_data1[66]_i_5_n_0 ,\gfwd_mode.storage_data1[66]_i_6_n_0 ,\gfwd_mode.storage_data1[66]_i_7_n_0 }),
        .O(\NLW_gfwd_mode.storage_data1_reg[66]_i_2_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[66]_i_8_n_0 ,inst_vfifo_n_97,\gfwd_mode.storage_data1[66]_i_10_n_0 ,\gfwd_mode.storage_data1[66]_i_11_n_0 }));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_20 
       (.CI(1'b0),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_20_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_20_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_20_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1[66]_i_26_n_0 }),
        .O(\NLW_gfwd_mode.storage_data1_reg[66]_i_20_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[66]_i_27_n_0 ,\gfwd_mode.storage_data1[66]_i_28_n_0 ,\gfwd_mode.storage_data1[66]_i_29_n_0 ,\gfwd_mode.storage_data1[66]_i_30_n_0 }));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_3 
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_12_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_3_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_3_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_3_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\gfwd_mode.storage_data1[66]_i_13_n_0 ,\gfwd_mode.storage_data1[66]_i_14_n_0 ,1'b0,1'b0}),
        .O(\NLW_gfwd_mode.storage_data1_reg[66]_i_3_O_UNCONNECTED [3:0]),
        .S({inst_vfifo_n_85,\gfwd_mode.storage_data1[66]_i_16_n_0 ,\gfwd_mode.storage_data1[66]_i_17_n_0 ,\gfwd_mode.storage_data1[66]_i_18_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_3 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .O(\gmux.gm[0].gm1.m1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_3__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [18]),
        .O(\gmux.gm[0].gm1.m1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_3__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [16]),
        .O(\gmux.gm[0].gm1.m1_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_4 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [2]),
        .O(\gmux.gm[0].gm1.m1_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_4__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [17]),
        .O(\gmux.gm[0].gm1.m1_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_4__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [15]),
        .O(\gmux.gm[0].gm1.m1_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_5 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [1]),
        .O(\gmux.gm[0].gm1.m1_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_5__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16]),
        .O(\gmux.gm[0].gm1.m1_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_5__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14]),
        .O(\gmux.gm[0].gm1.m1_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmux.gm[0].gm1.m1_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [0]),
        .O(\gmux.gm[0].gm1.m1_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmux.gm[0].gm1.m1_i_6__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .O(\gmux.gm[0].gm1.m1_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmux.gm[0].gm1.m1_i_6__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [13]),
        .O(\gmux.gm[0].gm1.m1_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[10].gms.ms_i_3 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .O(\gmux.gm[10].gms.ms_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[10].gms.ms_i_4 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [22]),
        .O(\gmux.gm[10].gms.ms_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[10].gms.ms_i_5 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21]),
        .O(\gmux.gm[10].gms.ms_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[10].gms.ms_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [20]),
        .O(\gmux.gm[10].gms.ms_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[12].gms.ms_i_3 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .O(\gmux.gm[12].gms.ms_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[12].gms.ms_i_4 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [26]),
        .O(\gmux.gm[12].gms.ms_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[12].gms.ms_i_5 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25]),
        .O(\gmux.gm[12].gms.ms_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[12].gms.ms_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [24]),
        .O(\gmux.gm[12].gms.ms_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[14].gms.ms_i_3 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31]),
        .O(\gmux.gm[14].gms.ms_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[14].gms.ms_i_4 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [30]),
        .O(\gmux.gm[14].gms.ms_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[14].gms.ms_i_5 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .O(\gmux.gm[14].gms.ms_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[14].gms.ms_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .O(\gmux.gm[14].gms.ms_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_3 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7]),
        .O(\gmux.gm[2].gms.ms_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_3__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [22]),
        .O(\gmux.gm[2].gms.ms_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_3__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [20]),
        .O(\gmux.gm[2].gms.ms_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_4 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [6]),
        .O(\gmux.gm[2].gms.ms_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_4__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [21]),
        .O(\gmux.gm[2].gms.ms_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_4__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [19]),
        .O(\gmux.gm[2].gms.ms_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_5 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5]),
        .O(\gmux.gm[2].gms.ms_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_5__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [20]),
        .O(\gmux.gm[2].gms.ms_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_5__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [18]),
        .O(\gmux.gm[2].gms.ms_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [4]),
        .O(\gmux.gm[2].gms.ms_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_6__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [19]),
        .O(\gmux.gm[2].gms.ms_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_6__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [17]),
        .O(\gmux.gm[2].gms.ms_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_3 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11]),
        .O(\gmux.gm[4].gms.ms_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_3__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [26]),
        .O(\gmux.gm[4].gms.ms_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_3__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [24]),
        .O(\gmux.gm[4].gms.ms_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_4 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [10]),
        .O(\gmux.gm[4].gms.ms_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_4__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [25]),
        .O(\gmux.gm[4].gms.ms_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_4__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [23]),
        .O(\gmux.gm[4].gms.ms_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_5 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9]),
        .O(\gmux.gm[4].gms.ms_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_5__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [24]),
        .O(\gmux.gm[4].gms.ms_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_5__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [22]),
        .O(\gmux.gm[4].gms.ms_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [8]),
        .O(\gmux.gm[4].gms.ms_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_6__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [23]),
        .O(\gmux.gm[4].gms.ms_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_6__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [21]),
        .O(\gmux.gm[4].gms.ms_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_3 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15]),
        .O(\gmux.gm[6].gms.ms_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_3__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [30]),
        .O(\gmux.gm[6].gms.ms_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_3__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [28]),
        .O(\gmux.gm[6].gms.ms_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_4 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [14]),
        .O(\gmux.gm[6].gms.ms_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_4__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [29]),
        .O(\gmux.gm[6].gms.ms_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_4__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [27]),
        .O(\gmux.gm[6].gms.ms_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_5 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13]),
        .O(\gmux.gm[6].gms.ms_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_5__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [28]),
        .O(\gmux.gm[6].gms.ms_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_5__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [26]),
        .O(\gmux.gm[6].gms.ms_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [12]),
        .O(\gmux.gm[6].gms.ms_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_6__0 
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [27]),
        .O(\gmux.gm[6].gms.ms_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_6__1 
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [25]),
        .O(\gmux.gm[6].gms.ms_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[8].gms.ms_i_3 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19]),
        .O(\gmux.gm[8].gms.ms_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[8].gms.ms_i_4 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [18]),
        .O(\gmux.gm[8].gms.ms_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[8].gms.ms_i_5 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17]),
        .O(\gmux.gm[8].gms.ms_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[8].gms.ms_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [16]),
        .O(\gmux.gm[8].gms.ms_i_6_n_0 ));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_synth inst_vfifo
       (.ADDRD(\gvfifo_top/garb/wr_addr_gcnt ),
        .CO(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .D({\gvfifo_top/awgen_to_mcpf_payload [2],\gvfifo_top/awgen_to_mcpf_payload [0]}),
        .DI(ram_reg_0_1_0_0_i_15_n_0),
        .DIA(\gvfifo_top/garb/wr_data_mm2s_cnt [0]),
        .DIB({\gvfifo_top/garb/wr_data_mm2s_cnt [3],inst_vfifo_n_76}),
        .DOA({\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0 ,\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1 }),
        .DOB({\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_2 ,\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_3 }),
        .E(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .I129({m_axi_arid_i,m_axi_arlen_i}),
        .Q(\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ),
        .Q_reg(\gvfifo_top/garb/wr_addr_mm2s_cnt ),
        .Q_reg_0(\gvfifo_top/garb/wr_data_gcnt [1:0]),
        .Q_reg_1(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt ),
        .Q_reg_2({inst_vfifo_n_268,inst_vfifo_n_269,inst_vfifo_n_270,inst_vfifo_n_271,inst_vfifo_n_272,inst_vfifo_n_273,inst_vfifo_n_274,inst_vfifo_n_275,inst_vfifo_n_276,inst_vfifo_n_277,inst_vfifo_n_278,inst_vfifo_n_279,inst_vfifo_n_280,inst_vfifo_n_281,inst_vfifo_n_282,inst_vfifo_n_283}),
        .Q_reg_3(inst_vfifo_n_299),
        .Q_reg_4(inst_vfifo_n_302),
        .S(ram_reg_0_1_0_0_i_25_n_0),
        .WR_DATA({\gvfifo_top/mctf_inst/WR_DATA ,inst_vfifo_n_104,inst_vfifo_n_105,inst_vfifo_n_106,inst_vfifo_n_107,inst_vfifo_n_108,inst_vfifo_n_109,inst_vfifo_n_110,inst_vfifo_n_111,inst_vfifo_n_112,inst_vfifo_n_113,inst_vfifo_n_114,inst_vfifo_n_115,inst_vfifo_n_116,inst_vfifo_n_117,inst_vfifo_n_118}),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 (\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .ar_address_inc(\gvfifo_top/argen_inst/ar_address_inc ),
        .aresetn(aresetn),
        .argen_to_mctf_tvalid(\gvfifo_top/argen_to_mctf_tvalid ),
        .\aw_id_r_reg[0] (\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_0 ),
        .\gcc0.gc0.count_d1_reg[5] (\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .\gfwd_mode.storage_data1_reg[0] (\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_10 ({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 }),
        .\gfwd_mode.storage_data1_reg[0]_11 (\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .\gfwd_mode.storage_data1_reg[0]_12 (\gvfifo_top/mctf_inst/S_PAYLOAD_DATA ),
        .\gfwd_mode.storage_data1_reg[0]_13 (\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .\gfwd_mode.storage_data1_reg[0]_14 (\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 ),
        .\gfwd_mode.storage_data1_reg[0]_15 ({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .\gfwd_mode.storage_data1_reg[0]_16 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .\gfwd_mode.storage_data1_reg[0]_17 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 ),
        .\gfwd_mode.storage_data1_reg[0]_18 (\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA ),
        .\gfwd_mode.storage_data1_reg[0]_19 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_20 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 ),
        .\gfwd_mode.storage_data1_reg[0]_21 ({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .\gfwd_mode.storage_data1_reg[0]_22 (\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i ),
        .\gfwd_mode.storage_data1_reg[0]_23 (\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 ),
        .\gfwd_mode.storage_data1_reg[0]_24 (\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i ),
        .\gfwd_mode.storage_data1_reg[0]_25 (\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i ),
        .\gfwd_mode.storage_data1_reg[0]_26 (\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i ),
        .\gfwd_mode.storage_data1_reg[0]_27 (\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i ),
        .\gfwd_mode.storage_data1_reg[0]_28 (\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (ram_reg_0_1_0_0_i_20_n_0),
        .\gfwd_mode.storage_data1_reg[0]_6 (ram_reg_0_1_0_0_i_7_n_0),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .\gfwd_mode.storage_data1_reg[0]_8 ({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6 }),
        .\gfwd_mode.storage_data1_reg[0]_9 ({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_7 }),
        .\gfwd_mode.storage_data1_reg[66] (inst_vfifo_n_85),
        .\gfwd_mode.storage_data1_reg[66]_0 (inst_vfifo_n_97),
        .\gfwd_rev.storage_data1_reg[0] ({\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ,\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 }),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb ),
        .\gfwd_rev.storage_data1_reg[0]_1 ({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_3 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_1 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_4 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_5 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_3 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_1 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_4 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_5 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_3 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_1 }),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] ({inst_vfifo_n_122,inst_vfifo_n_123,inst_vfifo_n_124,inst_vfifo_n_125,inst_vfifo_n_126,inst_vfifo_n_127,inst_vfifo_n_128,inst_vfifo_n_129,inst_vfifo_n_130,inst_vfifo_n_131,inst_vfifo_n_132,inst_vfifo_n_133,inst_vfifo_n_134,inst_vfifo_n_135,inst_vfifo_n_136,inst_vfifo_n_137}),
        .\gin_reg.rd_pntr_pf_dly_reg[13]_0 ({inst_vfifo_n_172,inst_vfifo_n_173,inst_vfifo_n_174,inst_vfifo_n_175,inst_vfifo_n_176,inst_vfifo_n_177,inst_vfifo_n_178,inst_vfifo_n_179,inst_vfifo_n_180,inst_vfifo_n_181,inst_vfifo_n_182,inst_vfifo_n_183,inst_vfifo_n_184,inst_vfifo_n_185,inst_vfifo_n_186,inst_vfifo_n_187}),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (inst_vfifo_n_144),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 ({inst_vfifo_n_145,inst_vfifo_n_146,inst_vfifo_n_147,inst_vfifo_n_148,inst_vfifo_n_149}),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_1 (inst_vfifo_n_194),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_2 ({inst_vfifo_n_195,inst_vfifo_n_196,inst_vfifo_n_197,inst_vfifo_n_198,inst_vfifo_n_199}),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.rd_pntr_pf_dly_reg[1]_0 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_1 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] ({\gvfifo_top/mcpf_inst/WR_DATA ,inst_vfifo_n_152,inst_vfifo_n_153,inst_vfifo_n_154,inst_vfifo_n_155,inst_vfifo_n_156,inst_vfifo_n_157,inst_vfifo_n_158,inst_vfifo_n_159,inst_vfifo_n_160,inst_vfifo_n_161,inst_vfifo_n_162,inst_vfifo_n_163,inst_vfifo_n_164,inst_vfifo_n_165,inst_vfifo_n_166}),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (inst_vfifo_n_138),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_0 (\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_1 (inst_vfifo_n_188),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_2 (\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({inst_vfifo_n_98,inst_vfifo_n_99,inst_vfifo_n_100,inst_vfifo_n_101}),
        .\gnstage1.q_dly_reg[1][0] (m_axi_araddr_i),
        .\goreg_dm.dout_i_reg[0] ({\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_7 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_7 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_7 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_7 }),
        .\gpr1.dout_i_reg[0] (\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ),
        .\gpr1.dout_i_reg[0]_0 (\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .\gpr1.dout_i_reg[1] (\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ),
        .\gpr1.dout_i_reg[37] ({inst_vfifo_n_202,inst_vfifo_n_203,inst_vfifo_n_204,inst_vfifo_n_205,inst_vfifo_n_206,inst_vfifo_n_207,inst_vfifo_n_208,inst_vfifo_n_209,inst_vfifo_n_210,inst_vfifo_n_211,inst_vfifo_n_212,inst_vfifo_n_213,inst_vfifo_n_214,inst_vfifo_n_215,inst_vfifo_n_216,inst_vfifo_n_217,inst_vfifo_n_218,inst_vfifo_n_219,inst_vfifo_n_220,inst_vfifo_n_221,inst_vfifo_n_222,inst_vfifo_n_223,inst_vfifo_n_224,inst_vfifo_n_225,inst_vfifo_n_226,inst_vfifo_n_227,inst_vfifo_n_228,inst_vfifo_n_229,inst_vfifo_n_230,inst_vfifo_n_231}),
        .\gpr1.dout_i_reg[6] (\gvfifo_top/mctf_to_argen_payload ),
        .\gpr1.dout_i_reg[7] (\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i ),
        .\m_axi_arid[0] ({m_axi_arid,m_axi_araddr,m_axi_arlen}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_axi_awid[0] ({m_axi_awid,m_axi_awaddr,m_axi_awlen}),
        .m_axi_awready(m_axi_awready),
        .\m_axi_awsize[1] ({\^m_axi_awsize ,\^m_axi_awburst }),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_axi_wdata[31] ({m_axi_wdata,m_axi_wlast}),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tlast({m_axis_tlast,m_axis_tid,m_axis_tuser,m_axis_tdest,m_axis_tkeep,m_axis_tdata}),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done(\gvfifo_top/garb/mem_init_done ),
        .p_0_out({\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_n_1 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_0 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1 }),
        .pntr_rchd_end_addr1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 ),
        .pntr_roll_over_reg(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_14(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_15(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_16(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_17(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_18(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .ram_init_done_i(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_init_done_i_2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .ram_init_done_i_4(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_init_done_i_5(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .ram_init_done_i_6(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_init_done_i_7(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .rd_data_mm2s_gcnt(\gvfifo_top/garb/rd_data_mm2s_gcnt ),
        .rom_rd_addr_int(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .rom_rd_addr_int_8(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .\s_axis_tid[0] ({s_axis_tid,s_axis_tkeep,s_axis_tuser,s_axis_tlast,s_axis_tdata,s_axis_tdest}),
        .s_axis_tid_arb_i(\gvfifo_top/s_axis_tid_arb_i ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .s_axis_tvalid_wr_in_i(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .s_axis_tvalid_wr_in_i_3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .sdp_rd_addr_in_i(\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ),
        .sdp_rd_addr_in_i_0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .sdp_rd_addr_in_i_1(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .sdpo_int(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i ),
        .tid_fifo_dout(\gvfifo_top/tid_fifo_dout ),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (vfifo_mm2s_channel_empty[0]),
        .\vfifo_mm2s_channel_empty[1] (vfifo_mm2s_channel_empty[1]),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(vfifo_mm2s_rresp_err_intr),
        .vfifo_s2mm_bresp_err_intr(vfifo_s2mm_bresp_err_intr),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(vfifo_s2mm_overrun_err_intr),
        .we_ar_txn(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ),
        .we_arcnt(inst_vfifo_n_300),
        .we_bcnt(inst_vfifo_n_301),
        .we_int(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ),
        .we_int_10(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ),
        .we_int_11(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ),
        .we_int_12(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ),
        .we_int_13(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ),
        .we_int_9(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ),
        .wr_addr_arcnt(\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt ),
        .wr_addr_bcnt(\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt ),
        .wr_pntr_plus1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 ));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5 
       (.CI(1'b0),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 }),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_7 }),
        .S({ram_reg_0_1_0_5_i_6__7_n_0,ram_reg_0_1_0_5_i_7__3_n_0,ram_reg_0_1_0_5_i_8__4_n_0,ram_reg_0_1_0_5_i_9__1_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7 }),
        .S({ram_reg_0_1_12_17_i_8__0_n_0,ram_reg_0_1_12_17_i_9__0_n_0,ram_reg_0_1_12_17_i_10__0_n_0,ram_reg_0_1_12_17_i_11__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7 }),
        .S({ram_reg_0_1_18_23_i_9__0_n_0,ram_reg_0_1_18_23_i_10__0_n_0,ram_reg_0_1_18_23_i_11__0_n_0,ram_reg_0_1_18_23_i_12__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7 }),
        .S({ram_reg_0_1_18_23_i_13__0_n_0,ram_reg_0_1_18_23_i_14__0_n_0,ram_reg_0_1_18_23_i_15__0_n_0,ram_reg_0_1_18_23_i_16__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7 }),
        .S({ram_reg_0_1_24_29_i_9__0_n_0,ram_reg_0_1_24_29_i_10__0_n_0,ram_reg_0_1_24_29_i_11__0_n_0,ram_reg_0_1_24_29_i_12__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_0 ),
        .CO({\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED [3:1],\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED [3:2],\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7 }),
        .S({1'b0,1'b0,ram_reg_0_1_30_31_i_4__0_n_0,ram_reg_0_1_30_31_i_5__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 }),
        .S({ram_reg_0_1_6_11_i_9__0_n_0,ram_reg_0_1_6_11_i_10__0_n_0,ram_reg_0_1_6_11_i_11__0_n_0,ram_reg_0_1_6_11_i_12__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7 }),
        .S({ram_reg_0_1_6_11_i_13__0_n_0,ram_reg_0_1_6_11_i_14__0_n_0,ram_reg_0_1_6_11_i_15__0_n_0,ram_reg_0_1_6_11_i_16__0_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__0_n_0),
        .DPO(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__0_n_0),
        .DPO(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({1'b0,1'b0}),
        .DIB({ram_reg_0_1_0_5_i_1__5_n_0,ram_reg_0_1_0_5_i_2__2_n_0}),
        .DIC({ram_reg_0_1_0_5_i_3__2_n_0,ram_reg_0_1_0_5_i_4__2_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_12_17_i_1__0_n_0,ram_reg_0_1_12_17_i_2__0_n_0}),
        .DIB({ram_reg_0_1_12_17_i_3__0_n_0,ram_reg_0_1_12_17_i_4__0_n_0}),
        .DIC({ram_reg_0_1_12_17_i_5__0_n_0,ram_reg_0_1_12_17_i_6__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_18_23_i_1__0_n_0,ram_reg_0_1_18_23_i_2__0_n_0}),
        .DIB({ram_reg_0_1_18_23_i_3__0_n_0,ram_reg_0_1_18_23_i_4__0_n_0}),
        .DIC({ram_reg_0_1_18_23_i_5__0_n_0,ram_reg_0_1_18_23_i_6__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_24_29_i_1__0_n_0,ram_reg_0_1_24_29_i_2__0_n_0}),
        .DIB({ram_reg_0_1_24_29_i_3__0_n_0,ram_reg_0_1_24_29_i_4__0_n_0}),
        .DIC({ram_reg_0_1_24_29_i_5__0_n_0,ram_reg_0_1_24_29_i_6__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_30_31_i_1__0_n_0,ram_reg_0_1_30_31_i_2__0_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 }),
        .DOB(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_6_11_i_1__2_n_0,ram_reg_0_1_6_11_i_2__2_n_0}),
        .DIB({ram_reg_0_1_6_11_i_3__2_n_0,ram_reg_0_1_6_11_i_4__2_n_0}),
        .DIC({ram_reg_0_1_6_11_i_5__2_n_0,ram_reg_0_1_6_11_i_6__2_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({1'b0,1'b0}),
        .DIB({ram_reg_0_1_0_5_i_1__5_n_0,ram_reg_0_1_0_5_i_2__2_n_0}),
        .DIC({ram_reg_0_1_0_5_i_3__2_n_0,ram_reg_0_1_0_5_i_4__2_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [1:0]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [3:2]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [5:4]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_12_17_i_1__0_n_0,ram_reg_0_1_12_17_i_2__0_n_0}),
        .DIB({ram_reg_0_1_12_17_i_3__0_n_0,ram_reg_0_1_12_17_i_4__0_n_0}),
        .DIC({ram_reg_0_1_12_17_i_5__0_n_0,ram_reg_0_1_12_17_i_6__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [13:12]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [15:14]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [17:16]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_18_23_i_1__0_n_0,ram_reg_0_1_18_23_i_2__0_n_0}),
        .DIB({ram_reg_0_1_18_23_i_3__0_n_0,ram_reg_0_1_18_23_i_4__0_n_0}),
        .DIC({ram_reg_0_1_18_23_i_5__0_n_0,ram_reg_0_1_18_23_i_6__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [19:18]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [21:20]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [23:22]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_24_29_i_1__0_n_0,ram_reg_0_1_24_29_i_2__0_n_0}),
        .DIB({ram_reg_0_1_24_29_i_3__0_n_0,ram_reg_0_1_24_29_i_4__0_n_0}),
        .DIC({ram_reg_0_1_24_29_i_5__0_n_0,ram_reg_0_1_24_29_i_6__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [25:24]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [27:26]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [29:28]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_30_31_i_1__0_n_0,ram_reg_0_1_30_31_i_2__0_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [31:30]),
        .DOB(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_6_11_i_1__2_n_0,ram_reg_0_1_6_11_i_2__2_n_0}),
        .DIB({ram_reg_0_1_6_11_i_3__2_n_0,ram_reg_0_1_6_11_i_4__2_n_0}),
        .DIC({ram_reg_0_1_6_11_i_5__2_n_0,ram_reg_0_1_6_11_i_6__2_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [7:6]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [9:8]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_in_i [11:10]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2 
       (.CI(1'b0),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [0]}),
        .O(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [3:0]),
        .S({\gmux.gm[0].gm1.m1_i_3_n_0 ,\gmux.gm[0].gm1.m1_i_4_n_0 ,\gmux.gm[0].gm1.m1_i_5_n_0 ,\gmux.gm[0].gm1.m1_i_6_n_0 }));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [23:20]),
        .S({\gmux.gm[10].gms.ms_i_3_n_0 ,\gmux.gm[10].gms.ms_i_4_n_0 ,\gmux.gm[10].gms.ms_i_5_n_0 ,\gmux.gm[10].gms.ms_i_6_n_0 }));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[10].gms.ms_i_2_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [27:24]),
        .S({\gmux.gm[12].gms.ms_i_3_n_0 ,\gmux.gm[12].gms.ms_i_4_n_0 ,\gmux.gm[12].gms.ms_i_5_n_0 ,\gmux.gm[12].gms.ms_i_6_n_0 }));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[14].gms.ms_i_2 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[12].gms.ms_i_2_n_0 ),
        .CO({\NLW_mcdf_inst/mcf_dfl_wr_inst/gmux.gm[14].gms.ms_i_2_CO_UNCONNECTED [3],\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[14].gms.ms_i_2_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[14].gms.ms_i_2_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[14].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [31:28]),
        .S({\gmux.gm[14].gms.ms_i_3_n_0 ,\gmux.gm[14].gms.ms_i_4_n_0 ,\gmux.gm[14].gms.ms_i_5_n_0 ,\gmux.gm[14].gms.ms_i_6_n_0 }));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [7:4]),
        .S({\gmux.gm[2].gms.ms_i_3_n_0 ,\gmux.gm[2].gms.ms_i_4_n_0 ,\gmux.gm[2].gms.ms_i_5_n_0 ,\gmux.gm[2].gms.ms_i_6_n_0 }));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [11:8]),
        .S({\gmux.gm[4].gms.ms_i_3_n_0 ,\gmux.gm[4].gms.ms_i_4_n_0 ,\gmux.gm[4].gms.ms_i_5_n_0 ,\gmux.gm[4].gms.ms_i_6_n_0 }));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [15:12]),
        .S({\gmux.gm[6].gms.ms_i_3_n_0 ,\gmux.gm[6].gms.ms_i_4_n_0 ,\gmux.gm[6].gms.ms_i_5_n_0 ,\gmux.gm[6].gms.ms_i_6_n_0 }));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/gmux.gm[8].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [19:16]),
        .S({\gmux.gm[8].gms.ms_i_3_n_0 ,\gmux.gm[8].gms.ms_i_4_n_0 ,\gmux.gm[8].gms.ms_i_5_n_0 ,\gmux.gm[8].gms.ms_i_6_n_0 }));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 
       (.CI(1'b0),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [2]}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_7 }),
        .S({ram_reg_0_1_0_5_i_8__3_n_0,ram_reg_0_1_0_5_i_9__2_n_0,ram_reg_0_1_0_5_i_10__1_n_0,ram_reg_0_1_0_5_i_11_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_7 }),
        .S({ram_reg_0_1_12_17_i_8_n_0,ram_reg_0_1_12_17_i_9_n_0,ram_reg_0_1_12_17_i_10_n_0,ram_reg_0_1_12_17_i_11_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7 }),
        .S({ram_reg_0_1_18_23_i_9_n_0,ram_reg_0_1_18_23_i_10_n_0,ram_reg_0_1_18_23_i_11_n_0,ram_reg_0_1_18_23_i_12_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7 }),
        .S({ram_reg_0_1_18_23_i_13_n_0,ram_reg_0_1_18_23_i_14_n_0,ram_reg_0_1_18_23_i_15_n_0,ram_reg_0_1_18_23_i_16_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7 }),
        .S({ram_reg_0_1_24_29_i_9_n_0,ram_reg_0_1_24_29_i_10_n_0,ram_reg_0_1_24_29_i_11_n_0,ram_reg_0_1_24_29_i_12_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_0 ),
        .CO({\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED [3:1],\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED [3:2],\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_7 }),
        .S({1'b0,1'b0,ram_reg_0_1_30_31_i_4_n_0,ram_reg_0_1_30_31_i_5_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_7 }),
        .S({ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0,ram_reg_0_1_6_11_i_12_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_7 }),
        .S({ram_reg_0_1_6_11_i_13_n_0,ram_reg_0_1_6_11_i_14_n_0,ram_reg_0_1_6_11_i_15_n_0,ram_reg_0_1_6_11_i_16_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1_n_0),
        .DPO(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1_n_0),
        .DPO(\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({1'b0,1'b0}),
        .DIB({ram_reg_0_1_0_5_i_2__1_n_0,ram_reg_0_1_0_5_i_3__1_n_0}),
        .DIC({ram_reg_0_1_0_5_i_4__1_n_0,ram_reg_0_1_0_5_i_5__1_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [1:0]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3:2]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5:4]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_12_17_i_1_n_0,ram_reg_0_1_12_17_i_2_n_0}),
        .DIB({ram_reg_0_1_12_17_i_3_n_0,ram_reg_0_1_12_17_i_4_n_0}),
        .DIC({ram_reg_0_1_12_17_i_5_n_0,ram_reg_0_1_12_17_i_6_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13:12]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15:14]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17:16]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_18_23_i_1_n_0,ram_reg_0_1_18_23_i_2_n_0}),
        .DIB({ram_reg_0_1_18_23_i_3_n_0,ram_reg_0_1_18_23_i_4_n_0}),
        .DIC({ram_reg_0_1_18_23_i_5_n_0,ram_reg_0_1_18_23_i_6_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19:18]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21:20]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23:22]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_24_29_i_1_n_0,\gvfifo_top/mcdf_inst/WR_DATA }),
        .DIB({ram_reg_0_1_24_29_i_3_n_0,ram_reg_0_1_24_29_i_4_n_0}),
        .DIC({ram_reg_0_1_24_29_i_5_n_0,ram_reg_0_1_24_29_i_6_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25:24]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27:26]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29:28]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_30_31_i_1_n_0,ram_reg_0_1_30_31_i_2_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31:30]),
        .DOB(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_6_11_i_1__1_n_0,ram_reg_0_1_6_11_i_2__1_n_0}),
        .DIB({ram_reg_0_1_6_11_i_3__1_n_0,ram_reg_0_1_6_11_i_4__1_n_0}),
        .DIC({ram_reg_0_1_6_11_i_5__1_n_0,ram_reg_0_1_6_11_i_6__1_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7:6]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9:8]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11:10]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({1'b0,1'b0}),
        .DIB({ram_reg_0_1_0_5_i_2__1_n_0,ram_reg_0_1_0_5_i_3__1_n_0}),
        .DIC({ram_reg_0_1_0_5_i_4__1_n_0,ram_reg_0_1_0_5_i_5__1_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [1:0]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [3:2]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [5:4]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_12_17_i_1_n_0,ram_reg_0_1_12_17_i_2_n_0}),
        .DIB({ram_reg_0_1_12_17_i_3_n_0,ram_reg_0_1_12_17_i_4_n_0}),
        .DIC({ram_reg_0_1_12_17_i_5_n_0,ram_reg_0_1_12_17_i_6_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [13:12]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [15:14]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [17:16]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_18_23_i_1_n_0,ram_reg_0_1_18_23_i_2_n_0}),
        .DIB({ram_reg_0_1_18_23_i_3_n_0,ram_reg_0_1_18_23_i_4_n_0}),
        .DIC({ram_reg_0_1_18_23_i_5_n_0,ram_reg_0_1_18_23_i_6_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [19:18]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [21:20]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [23:22]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_24_29_i_1_n_0,\gvfifo_top/mcdf_inst/WR_DATA }),
        .DIB({ram_reg_0_1_24_29_i_3_n_0,ram_reg_0_1_24_29_i_4_n_0}),
        .DIC({ram_reg_0_1_24_29_i_5_n_0,ram_reg_0_1_24_29_i_6_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [25:24]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [27:26]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [29:28]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_30_31_i_1_n_0,ram_reg_0_1_30_31_i_2_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [31:30]),
        .DOB(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_6_11_i_1__1_n_0,ram_reg_0_1_6_11_i_2__1_n_0}),
        .DIB({ram_reg_0_1_6_11_i_3__1_n_0,ram_reg_0_1_6_11_i_4__1_n_0}),
        .DIC({ram_reg_0_1_6_11_i_5__1_n_0,ram_reg_0_1_6_11_i_6__1_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [7:6]),
        .DOB(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [9:8]),
        .DOC(\gvfifo_top/mcdf_inst/sdpo_rd_data_out_i [11:10]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 
       (.CI(1'b0),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .O(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 [3:0]),
        .S({ram_reg_0_1_0_5_i_9__4_n_0,ram_reg_0_1_0_5_i_10__3_n_0,ram_reg_0_1_0_5_i_11__1_n_0,ram_reg_0_1_0_5_i_12__2_n_0}));
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 [7:4]),
        .S({ram_reg_0_1_0_5_i_13__2_n_0,ram_reg_0_1_0_5_i_14__3_n_0,ram_reg_0_1_0_5_i_15__2_n_0,ram_reg_0_1_0_5_i_16__2_n_0}));
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 [15:12]),
        .S({ram_reg_0_1_12_15_i_7__0_n_0,ram_reg_0_1_12_15_i_8__0_n_0,ram_reg_0_1_12_15_i_9__0_n_0,ram_reg_0_1_12_15_i_10__0_n_0}));
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 [11:8]),
        .S({ram_reg_0_1_6_11_i_8__0_n_0,ram_reg_0_1_6_11_i_9__2_n_0,ram_reg_0_1_6_11_i_10__2_n_0,ram_reg_0_1_6_11_i_11__2_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__4_n_0),
        .DPO(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__4_n_0),
        .DPO(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_186,inst_vfifo_n_187}),
        .DIB({inst_vfifo_n_184,inst_vfifo_n_185}),
        .DIC({inst_vfifo_n_182,inst_vfifo_n_183}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_174,inst_vfifo_n_175}),
        .DIB({inst_vfifo_n_172,inst_vfifo_n_173}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_180,inst_vfifo_n_181}),
        .DIB({inst_vfifo_n_178,inst_vfifo_n_179}),
        .DIC({inst_vfifo_n_176,inst_vfifo_n_177}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_186,inst_vfifo_n_187}),
        .DIB({inst_vfifo_n_184,inst_vfifo_n_185}),
        .DIC({inst_vfifo_n_182,inst_vfifo_n_183}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i [1:0]),
        .DOB(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i [3:2]),
        .DOC(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i [5:4]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_174,inst_vfifo_n_175}),
        .DIB({inst_vfifo_n_172,inst_vfifo_n_173}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i [13:12]),
        .DOB(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i [15:14]),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_180,inst_vfifo_n_181}),
        .DIB({inst_vfifo_n_178,inst_vfifo_n_179}),
        .DIC({inst_vfifo_n_176,inst_vfifo_n_177}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i [7:6]),
        .DOB(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i [9:8]),
        .DOC(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_in_i [11:10]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2 
       (.CI(1'b0),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [13]}),
        .O(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [3:0]),
        .S({\gmux.gm[0].gm1.m1_i_3__1_n_0 ,\gmux.gm[0].gm1.m1_i_4__1_n_0 ,\gmux.gm[0].gm1.m1_i_5__1_n_0 ,\gmux.gm[0].gm1.m1_i_6__1_n_0 }));
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_0 ),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [7:4]),
        .S({\gmux.gm[2].gms.ms_i_3__1_n_0 ,\gmux.gm[2].gms.ms_i_4__1_n_0 ,\gmux.gm[2].gms.ms_i_5__1_n_0 ,\gmux.gm[2].gms.ms_i_6__1_n_0 }));
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_0 ),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [11:8]),
        .S({\gmux.gm[4].gms.ms_i_3__1_n_0 ,\gmux.gm[4].gms.ms_i_4__1_n_0 ,\gmux.gm[4].gms.ms_i_5__1_n_0 ,\gmux.gm[4].gms.ms_i_6__1_n_0 }));
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_0 ),
        .CO({\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED [3],\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [15:12]),
        .S({\gmux.gm[6].gms.ms_i_3__1_n_0 ,\gmux.gm[6].gms.ms_i_4__1_n_0 ,\gmux.gm[6].gms.ms_i_5__1_n_0 ,\gmux.gm[6].gms.ms_i_6__1_n_0 }));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__3_n_0),
        .DPO(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__3_n_0),
        .DPO(\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_165,inst_vfifo_n_166}),
        .DIB({inst_vfifo_n_163,inst_vfifo_n_164}),
        .DIC({inst_vfifo_n_161,inst_vfifo_n_162}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14:13]),
        .DOB(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [16:15]),
        .DOC(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [18:17]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_153,inst_vfifo_n_154}),
        .DIB({\gvfifo_top/mcpf_inst/WR_DATA ,inst_vfifo_n_152}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [26:25]),
        .DOB(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [28:27]),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_159,inst_vfifo_n_160}),
        .DIB({inst_vfifo_n_157,inst_vfifo_n_158}),
        .DIC({inst_vfifo_n_155,inst_vfifo_n_156}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [20:19]),
        .DOB(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [22:21]),
        .DOC(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [24:23]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_165,inst_vfifo_n_166}),
        .DIB({inst_vfifo_n_163,inst_vfifo_n_164}),
        .DIC({inst_vfifo_n_161,inst_vfifo_n_162}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i [1:0]),
        .DOB(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i [3:2]),
        .DOC(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i [5:4]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_153,inst_vfifo_n_154}),
        .DIB({\gvfifo_top/mcpf_inst/WR_DATA ,inst_vfifo_n_152}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i [13:12]),
        .DOB(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i [15:14]),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_159,inst_vfifo_n_160}),
        .DIB({inst_vfifo_n_157,inst_vfifo_n_158}),
        .DIC({inst_vfifo_n_155,inst_vfifo_n_156}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i [7:6]),
        .DOB(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i [9:8]),
        .DOC(\gvfifo_top/mcpf_inst/mcf_inst/sdpo_rd_data_out_i [11:10]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 
       (.CI(1'b0),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .O(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 [3:0]),
        .S({ram_reg_0_1_0_5_i_9__3_n_0,ram_reg_0_1_0_5_i_10__2_n_0,ram_reg_0_1_0_5_i_11__0_n_0,ram_reg_0_1_0_5_i_12__0_n_0}));
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 [7:4]),
        .S({ram_reg_0_1_0_5_i_13__1_n_0,ram_reg_0_1_0_5_i_14__2_n_0,ram_reg_0_1_0_5_i_15__1_n_0,ram_reg_0_1_0_5_i_16__1_n_0}));
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 [15:12]),
        .S({ram_reg_0_1_12_15_i_7_n_0,ram_reg_0_1_12_15_i_8_n_0,ram_reg_0_1_12_15_i_9_n_0,ram_reg_0_1_12_15_i_10_n_0}));
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/wr_pntr_plus1 [11:8]),
        .S({ram_reg_0_1_6_11_i_8_n_0,ram_reg_0_1_6_11_i_9__1_n_0,ram_reg_0_1_6_11_i_10__1_n_0,ram_reg_0_1_6_11_i_11__1_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__2_n_0),
        .DPO(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__2_n_0),
        .DPO(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_136,inst_vfifo_n_137}),
        .DIB({inst_vfifo_n_134,inst_vfifo_n_135}),
        .DIC({inst_vfifo_n_132,inst_vfifo_n_133}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_124,inst_vfifo_n_125}),
        .DIB({inst_vfifo_n_122,inst_vfifo_n_123}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_130,inst_vfifo_n_131}),
        .DIB({inst_vfifo_n_128,inst_vfifo_n_129}),
        .DIC({inst_vfifo_n_126,inst_vfifo_n_127}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_136,inst_vfifo_n_137}),
        .DIB({inst_vfifo_n_134,inst_vfifo_n_135}),
        .DIC({inst_vfifo_n_132,inst_vfifo_n_133}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i [1:0]),
        .DOB(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i [3:2]),
        .DOC(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i [5:4]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_124,inst_vfifo_n_125}),
        .DIB({inst_vfifo_n_122,inst_vfifo_n_123}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i [13:12]),
        .DOB(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i [15:14]),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_130,inst_vfifo_n_131}),
        .DIB({inst_vfifo_n_128,inst_vfifo_n_129}),
        .DIC({inst_vfifo_n_126,inst_vfifo_n_127}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i [7:6]),
        .DOB(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i [9:8]),
        .DOC(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_in_i [11:10]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2 
       (.CI(1'b0),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]}),
        .O(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [3:0]),
        .S({\gmux.gm[0].gm1.m1_i_3__0_n_0 ,\gmux.gm[0].gm1.m1_i_4__0_n_0 ,\gmux.gm[0].gm1.m1_i_5__0_n_0 ,\gmux.gm[0].gm1.m1_i_6__0_n_0 }));
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[0].gm1.m1_i_2_n_0 ),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [7:4]),
        .S({\gmux.gm[2].gms.ms_i_3__0_n_0 ,\gmux.gm[2].gms.ms_i_4__0_n_0 ,\gmux.gm[2].gms.ms_i_5__0_n_0 ,\gmux.gm[2].gms.ms_i_6__0_n_0 }));
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[2].gms.ms_i_2_n_0 ),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [11:8]),
        .S({\gmux.gm[4].gms.ms_i_3__0_n_0 ,\gmux.gm[4].gms.ms_i_4__0_n_0 ,\gmux.gm[4].gms.ms_i_5__0_n_0 ,\gmux.gm[4].gms.ms_i_6__0_n_0 }));
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[4].gms.ms_i_2_n_0 ),
        .CO({\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED [3],\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmux.gm[6].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/wr_pntr_plus1 [15:12]),
        .S({\gmux.gm[6].gms.ms_i_3__0_n_0 ,\gmux.gm[6].gms.ms_i_4__0_n_0 ,\gmux.gm[6].gms.ms_i_5__0_n_0 ,\gmux.gm[6].gms.ms_i_6__0_n_0 }));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__1_n_0),
        .DPO(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__1_n_0),
        .DPO(\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_117,inst_vfifo_n_118}),
        .DIB({inst_vfifo_n_115,inst_vfifo_n_116}),
        .DIC({inst_vfifo_n_113,inst_vfifo_n_114}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16:15]),
        .DOB(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [18:17]),
        .DOC(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [20:19]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_105,inst_vfifo_n_106}),
        .DIB({\gvfifo_top/mctf_inst/WR_DATA ,inst_vfifo_n_104}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [28:27]),
        .DOB(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [30:29]),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_111,inst_vfifo_n_112}),
        .DIB({inst_vfifo_n_109,inst_vfifo_n_110}),
        .DIC({inst_vfifo_n_107,inst_vfifo_n_108}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [22:21]),
        .DOB(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [24:23]),
        .DOC(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [26:25]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_117,inst_vfifo_n_118}),
        .DIB({inst_vfifo_n_115,inst_vfifo_n_116}),
        .DIC({inst_vfifo_n_113,inst_vfifo_n_114}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i [1:0]),
        .DOB(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i [3:2]),
        .DOC(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i [5:4]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_105,inst_vfifo_n_106}),
        .DIB({\gvfifo_top/mctf_inst/WR_DATA ,inst_vfifo_n_104}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i [13:12]),
        .DOB(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i [15:14]),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_111,inst_vfifo_n_112}),
        .DIB({inst_vfifo_n_109,inst_vfifo_n_110}),
        .DIC({inst_vfifo_n_107,inst_vfifo_n_108}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i [7:6]),
        .DOB(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i [9:8]),
        .DOC(\gvfifo_top/mctf_inst/mcf_inst/sdpo_rd_data_out_i [11:10]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_10
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ),
        .I1(inst_vfifo_n_148),
        .I2(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ),
        .I3(inst_vfifo_n_149),
        .O(ram_reg_0_1_0_0_i_10_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_10__0
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ),
        .I1(inst_vfifo_n_198),
        .I2(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ),
        .I3(inst_vfifo_n_199),
        .O(ram_reg_0_1_0_0_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_11__0
       (.I0(inst_vfifo_n_146),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .I2(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I3(inst_vfifo_n_147),
        .O(ram_reg_0_1_0_0_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_11__1
       (.I0(inst_vfifo_n_196),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .I2(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I3(inst_vfifo_n_197),
        .O(ram_reg_0_1_0_0_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_13__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .O(ram_reg_0_1_0_0_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_13__1
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .O(ram_reg_0_1_0_0_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_14__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .O(ram_reg_0_1_0_0_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_14__1
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .O(ram_reg_0_1_0_0_i_14__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_15
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ),
        .I1(inst_vfifo_n_100),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ),
        .I3(inst_vfifo_n_101),
        .O(ram_reg_0_1_0_0_i_15_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_16__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_0_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_16__1
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_0_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_17__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .O(ram_reg_0_1_0_0_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_17__1
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .O(ram_reg_0_1_0_0_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_18__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .O(ram_reg_0_1_0_0_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_18__1
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .O(ram_reg_0_1_0_0_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_19__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .O(ram_reg_0_1_0_0_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_19__1
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .O(ram_reg_0_1_0_0_i_19__1_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__1
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__2
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__3
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__4
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_20
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 ),
        .O(ram_reg_0_1_0_0_i_20_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_0_i_20__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_0_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_0_i_20__1
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_0_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_25
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 ),
        .O(ram_reg_0_1_0_0_i_25_n_0));
  CARRY4 ram_reg_0_1_0_0_i_4__0
       (.CI(ram_reg_0_1_0_0_i_5__0_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_4__0_CO_UNCONNECTED[3:1],\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,inst_vfifo_n_145}),
        .O(NLW_ram_reg_0_1_0_0_i_4__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_7__0_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_4__1
       (.CI(ram_reg_0_1_0_0_i_5__1_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_4__1_CO_UNCONNECTED[3:1],\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,inst_vfifo_n_195}),
        .O(NLW_ram_reg_0_1_0_0_i_4__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_7__1_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_5__0
       (.CI(ram_reg_0_1_0_0_i_8_n_0),
        .CO({ram_reg_0_1_0_0_i_5__0_n_0,ram_reg_0_1_0_0_i_5__0_n_1,ram_reg_0_1_0_0_i_5__0_n_2,ram_reg_0_1_0_0_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_0_i_9__0_n_0,ram_reg_0_1_0_0_i_10_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_5__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_11__0_n_0,inst_vfifo_n_144,ram_reg_0_1_0_0_i_13__0_n_0,ram_reg_0_1_0_0_i_14__0_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_5__1
       (.CI(ram_reg_0_1_0_0_i_8__0_n_0),
        .CO({ram_reg_0_1_0_0_i_5__1_n_0,ram_reg_0_1_0_0_i_5__1_n_1,ram_reg_0_1_0_0_i_5__1_n_2,ram_reg_0_1_0_0_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_0_i_9__1_n_0,ram_reg_0_1_0_0_i_10__0_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_5__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_11__1_n_0,inst_vfifo_n_194,ram_reg_0_1_0_0_i_13__1_n_0,ram_reg_0_1_0_0_i_14__1_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_7
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ),
        .I1(inst_vfifo_n_98),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ),
        .I3(inst_vfifo_n_99),
        .O(ram_reg_0_1_0_0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_0_i_7__0
       (.I0(inst_vfifo_n_145),
        .O(ram_reg_0_1_0_0_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_0_i_7__1
       (.I0(inst_vfifo_n_195),
        .O(ram_reg_0_1_0_0_i_7__1_n_0));
  CARRY4 ram_reg_0_1_0_0_i_8
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_8_n_0,ram_reg_0_1_0_0_i_8_n_1,ram_reg_0_1_0_0_i_8_n_2,ram_reg_0_1_0_0_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_16__0_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_8_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_17__0_n_0,ram_reg_0_1_0_0_i_18__0_n_0,ram_reg_0_1_0_0_i_19__0_n_0,ram_reg_0_1_0_0_i_20__0_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_8__0
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_8__0_n_0,ram_reg_0_1_0_0_i_8__0_n_1,ram_reg_0_1_0_0_i_8__0_n_2,ram_reg_0_1_0_0_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_16__1_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_8__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_17__1_n_0,ram_reg_0_1_0_0_i_18__1_n_0,ram_reg_0_1_0_0_i_19__1_n_0,ram_reg_0_1_0_0_i_20__1_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_9__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .I1(inst_vfifo_n_146),
        .I2(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I3(inst_vfifo_n_147),
        .O(ram_reg_0_1_0_0_i_9__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_9__1
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .I1(inst_vfifo_n_196),
        .I2(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I3(inst_vfifo_n_197),
        .O(ram_reg_0_1_0_0_i_9__1_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_3_i_2__0
       (.I0(\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0 ),
        .I1(\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1 ),
        .I2(\gvfifo_top/garb/mem_init_done ),
        .O(ram_reg_0_1_0_3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    ram_reg_0_1_0_3_i_4__0
       (.I0(\gvfifo_top/garb/mem_init_done ),
        .I1(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3 ),
        .I2(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ),
        .I3(\gvfifo_top/argen_to_mctf_tvalid ),
        .I4(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 ),
        .I5(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_2 ),
        .O(\gvfifo_top/garb/wr_data_gcnt [3]));
  LUT5 #(
    .INIT(32'h7F800000)) 
    ram_reg_0_1_0_3_i_5__0
       (.I0(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 ),
        .I1(\gvfifo_top/argen_to_mctf_tvalid ),
        .I2(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ),
        .I3(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3 ),
        .I4(\gvfifo_top/garb/mem_init_done ),
        .O(ram_reg_0_1_0_3_i_5__0_n_0));
  CARRY4 ram_reg_0_1_0_5_i_10
       (.CI(ram_reg_0_1_0_5_i_13_n_0),
        .CO({ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_10_n_1,ram_reg_0_1_0_5_i_10_n_2,ram_reg_0_1_0_5_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_5_i_14_n_0,ram_reg_0_1_0_5_i_15_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_5_i_10_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_5_i_16_n_0,inst_vfifo_n_138,ram_reg_0_1_0_5_i_18_n_0,ram_reg_0_1_0_5_i_19_n_0}));
  CARRY4 ram_reg_0_1_0_5_i_10__0
       (.CI(ram_reg_0_1_0_5_i_13__0_n_0),
        .CO({ram_reg_0_1_0_5_i_10__0_n_0,ram_reg_0_1_0_5_i_10__0_n_1,ram_reg_0_1_0_5_i_10__0_n_2,ram_reg_0_1_0_5_i_10__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_5_i_14__0_n_0,ram_reg_0_1_0_5_i_15__0_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_5_i_10__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_5_i_16__0_n_0,inst_vfifo_n_188,ram_reg_0_1_0_5_i_18__0_n_0,ram_reg_0_1_0_5_i_19__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_10__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .O(ram_reg_0_1_0_5_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_10__2
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .O(ram_reg_0_1_0_5_i_10__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_10__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .O(ram_reg_0_1_0_5_i_10__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [2]),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_11__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .O(ram_reg_0_1_0_5_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_11__1
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .O(ram_reg_0_1_0_5_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_11__2
       (.I0(\gvfifo_top/argen_inst/sdpo_int [3]),
        .O(ram_reg_0_1_0_5_i_11__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_12
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [16]),
        .O(ram_reg_0_1_0_5_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_12__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_5_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_12__1
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [16]),
        .O(ram_reg_0_1_0_5_i_12__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_12__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_5_i_12__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_12__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [2]),
        .O(ram_reg_0_1_0_5_i_12__3_n_0));
  CARRY4 ram_reg_0_1_0_5_i_13
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_13_n_0,ram_reg_0_1_0_5_i_13_n_1,ram_reg_0_1_0_5_i_13_n_2,ram_reg_0_1_0_5_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_21_n_0}),
        .O(NLW_ram_reg_0_1_0_5_i_13_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_5_i_22_n_0,ram_reg_0_1_0_5_i_23_n_0,ram_reg_0_1_0_5_i_24_n_0,ram_reg_0_1_0_5_i_25_n_0}));
  CARRY4 ram_reg_0_1_0_5_i_13__0
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_13__0_n_0,ram_reg_0_1_0_5_i_13__0_n_1,ram_reg_0_1_0_5_i_13__0_n_2,ram_reg_0_1_0_5_i_13__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_21__0_n_0}),
        .O(NLW_ram_reg_0_1_0_5_i_13__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_5_i_22__0_n_0,ram_reg_0_1_0_5_i_23__0_n_0,ram_reg_0_1_0_5_i_24__0_n_0,ram_reg_0_1_0_5_i_25__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_13__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .O(ram_reg_0_1_0_5_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_13__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .O(ram_reg_0_1_0_5_i_13__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_13__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [1]),
        .O(ram_reg_0_1_0_5_i_13__3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_5_i_14
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [30]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [15]),
        .I2(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [29]),
        .I3(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [14]),
        .O(ram_reg_0_1_0_5_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_5_i_14__0
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [28]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [15]),
        .I2(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [27]),
        .I3(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [14]),
        .O(ram_reg_0_1_0_5_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_14__1
       (.I0(\gvfifo_top/argen_inst/sdpo_int [0]),
        .O(ram_reg_0_1_0_5_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_14__2
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .O(ram_reg_0_1_0_5_i_14__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_14__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .O(ram_reg_0_1_0_5_i_14__3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_5_i_15
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [28]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [13]),
        .I2(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [27]),
        .I3(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [12]),
        .O(ram_reg_0_1_0_5_i_15_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_5_i_15__0
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [26]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [13]),
        .I2(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [25]),
        .I3(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [12]),
        .O(ram_reg_0_1_0_5_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_15__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .O(ram_reg_0_1_0_5_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_15__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .O(ram_reg_0_1_0_5_i_15__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_15__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [7]),
        .O(ram_reg_0_1_0_5_i_15__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_5_i_16
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [15]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [30]),
        .I2(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [29]),
        .I3(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [14]),
        .O(ram_reg_0_1_0_5_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_5_i_16__0
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [15]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [28]),
        .I2(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [27]),
        .I3(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [14]),
        .O(ram_reg_0_1_0_5_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_16__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .O(ram_reg_0_1_0_5_i_16__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_16__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .O(ram_reg_0_1_0_5_i_16__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_16__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [6]),
        .O(ram_reg_0_1_0_5_i_16__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_17__1
       (.I0(\gvfifo_top/argen_inst/sdpo_int [5]),
        .O(ram_reg_0_1_0_5_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_18
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [26]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [25]),
        .O(ram_reg_0_1_0_5_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_18__0
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [24]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [23]),
        .O(ram_reg_0_1_0_5_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_18__1
       (.I0(\gvfifo_top/argen_inst/sdpo_int [4]),
        .O(ram_reg_0_1_0_5_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_19
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [24]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [23]),
        .O(ram_reg_0_1_0_5_i_19_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_19__0
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [22]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [21]),
        .O(ram_reg_0_1_0_5_i_19__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__5
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_6 ),
        .O(ram_reg_0_1_0_5_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_21
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .O(ram_reg_0_1_0_5_i_21_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_21__0
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [13]),
        .O(ram_reg_0_1_0_5_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_22
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [22]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [21]),
        .O(ram_reg_0_1_0_5_i_22_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_22__0
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [20]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [19]),
        .O(ram_reg_0_1_0_5_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_23
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [20]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [19]),
        .O(ram_reg_0_1_0_5_i_23_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_23__0
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [18]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [17]),
        .O(ram_reg_0_1_0_5_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_24
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [18]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [17]),
        .O(ram_reg_0_1_0_5_i_24_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_24__0
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [16]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [15]),
        .O(ram_reg_0_1_0_5_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_25
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .O(ram_reg_0_1_0_5_i_25_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_25__0
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [13]),
        .O(ram_reg_0_1_0_5_i_25__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_6 ),
        .O(ram_reg_0_1_0_5_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_7 ),
        .O(ram_reg_0_1_0_5_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [2]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_7 ),
        .O(ram_reg_0_1_0_5_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_4 ),
        .O(ram_reg_0_1_0_5_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_4 ),
        .O(ram_reg_0_1_0_5_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_5_n_5 ),
        .O(ram_reg_0_1_0_5_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [4]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_5 ),
        .O(ram_reg_0_1_0_5_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_6__7
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .O(ram_reg_0_1_0_5_i_6__7_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_7__3
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .O(ram_reg_0_1_0_5_i_7__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_8__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5]),
        .O(ram_reg_0_1_0_5_i_8__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_8__4
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .O(ram_reg_0_1_0_5_i_8__4_n_0));
  CARRY4 ram_reg_0_1_0_5_i_9
       (.CI(ram_reg_0_1_0_5_i_10_n_0),
        .CO({NLW_ram_reg_0_1_0_5_i_9_CO_UNCONNECTED[3:1],\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [16]}),
        .O(NLW_ram_reg_0_1_0_5_i_9_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_12_n_0}));
  CARRY4 ram_reg_0_1_0_5_i_9__0
       (.CI(ram_reg_0_1_0_5_i_10__0_n_0),
        .CO({NLW_ram_reg_0_1_0_5_i_9__0_CO_UNCONNECTED[3:1],\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [16]}),
        .O(NLW_ram_reg_0_1_0_5_i_9__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_12__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_9__1
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .O(ram_reg_0_1_0_5_i_9__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_9__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [4]),
        .O(ram_reg_0_1_0_5_i_9__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_9__3
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .O(ram_reg_0_1_0_5_i_9__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_9__4
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .O(ram_reg_0_1_0_5_i_9__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_10
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ),
        .O(ram_reg_0_1_12_15_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_10__0
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ),
        .O(ram_reg_0_1_12_15_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_6__1
       (.I0(\gvfifo_top/argen_inst/sdpo_int [15]),
        .O(ram_reg_0_1_12_15_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_7
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .O(ram_reg_0_1_12_15_i_7_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_7__0
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .O(ram_reg_0_1_12_15_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_7__1
       (.I0(\gvfifo_top/argen_inst/sdpo_int [14]),
        .O(ram_reg_0_1_12_15_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_8
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .O(ram_reg_0_1_12_15_i_8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_8__0
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .O(ram_reg_0_1_12_15_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_8__1
       (.I0(\gvfifo_top/argen_inst/sdpo_int [13]),
        .O(ram_reg_0_1_12_15_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_9
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ),
        .O(ram_reg_0_1_12_15_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_9__0
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ),
        .O(ram_reg_0_1_12_15_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_9__1
       (.I0(\gvfifo_top/argen_inst/sdpo_int [12]),
        .O(ram_reg_0_1_12_15_i_9__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_4 ),
        .O(ram_reg_0_1_12_17_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15]),
        .O(ram_reg_0_1_12_17_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_10__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ),
        .O(ram_reg_0_1_12_17_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_10__1
       (.I0(m_axi_araddr_i[15]),
        .O(ram_reg_0_1_12_17_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [14]),
        .O(ram_reg_0_1_12_17_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_11__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 ),
        .O(ram_reg_0_1_12_17_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_11__1
       (.I0(m_axi_araddr_i[14]),
        .O(ram_reg_0_1_12_17_i_11__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_1__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4 ),
        .O(ram_reg_0_1_12_17_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [12]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_5 ),
        .O(ram_reg_0_1_12_17_i_2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_2__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5 ),
        .O(ram_reg_0_1_12_17_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6 ),
        .O(ram_reg_0_1_12_17_i_3_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_3__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6 ),
        .O(ram_reg_0_1_12_17_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [14]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_7 ),
        .O(ram_reg_0_1_12_17_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_4__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7 ),
        .O(ram_reg_0_1_12_17_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_5
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4 ),
        .O(ram_reg_0_1_12_17_i_5_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_5__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4 ),
        .O(ram_reg_0_1_12_17_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_6
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [16]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5 ),
        .O(ram_reg_0_1_12_17_i_6_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_6__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5 ),
        .O(ram_reg_0_1_12_17_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_8
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17]),
        .O(ram_reg_0_1_12_17_i_8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_8__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ),
        .O(ram_reg_0_1_12_17_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_8__1
       (.I0(m_axi_araddr_i[17]),
        .O(ram_reg_0_1_12_17_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [16]),
        .O(ram_reg_0_1_12_17_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_9__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 ),
        .O(ram_reg_0_1_12_17_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_9__1
       (.I0(m_axi_araddr_i[16]),
        .O(ram_reg_0_1_12_17_i_9__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6 ),
        .O(ram_reg_0_1_18_23_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [20]),
        .O(ram_reg_0_1_18_23_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_10__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 ),
        .O(ram_reg_0_1_18_23_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_10__1
       (.I0(m_axi_araddr_i[20]),
        .O(ram_reg_0_1_18_23_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19]),
        .O(ram_reg_0_1_18_23_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_11__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ),
        .O(ram_reg_0_1_18_23_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_11__1
       (.I0(m_axi_araddr_i[19]),
        .O(ram_reg_0_1_18_23_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_12
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [18]),
        .O(ram_reg_0_1_18_23_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_12__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 ),
        .O(ram_reg_0_1_18_23_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_12__1
       (.I0(m_axi_araddr_i[18]),
        .O(ram_reg_0_1_18_23_i_12__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_13
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25]),
        .O(ram_reg_0_1_18_23_i_13_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_13__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ),
        .O(ram_reg_0_1_18_23_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_13__1
       (.I0(m_axi_araddr_i[25]),
        .O(ram_reg_0_1_18_23_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_14
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [24]),
        .O(ram_reg_0_1_18_23_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_14__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ),
        .O(ram_reg_0_1_18_23_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_14__1
       (.I0(m_axi_araddr_i[24]),
        .O(ram_reg_0_1_18_23_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_15
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .O(ram_reg_0_1_18_23_i_15_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_15__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ),
        .O(ram_reg_0_1_18_23_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_15__1
       (.I0(m_axi_araddr_i[23]),
        .O(ram_reg_0_1_18_23_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_16
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [22]),
        .O(ram_reg_0_1_18_23_i_16_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_16__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 ),
        .O(ram_reg_0_1_18_23_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_16__1
       (.I0(m_axi_araddr_i[22]),
        .O(ram_reg_0_1_18_23_i_16__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_1__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6 ),
        .O(ram_reg_0_1_18_23_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [18]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7 ),
        .O(ram_reg_0_1_18_23_i_2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_2__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7 ),
        .O(ram_reg_0_1_18_23_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4 ),
        .O(ram_reg_0_1_18_23_i_3_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_3__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4 ),
        .O(ram_reg_0_1_18_23_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [20]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5 ),
        .O(ram_reg_0_1_18_23_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_4__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5 ),
        .O(ram_reg_0_1_18_23_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_5
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6 ),
        .O(ram_reg_0_1_18_23_i_5_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_5__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6 ),
        .O(ram_reg_0_1_18_23_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_6
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [22]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7 ),
        .O(ram_reg_0_1_18_23_i_6_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_6__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7 ),
        .O(ram_reg_0_1_18_23_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21]),
        .O(ram_reg_0_1_18_23_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_9__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ),
        .O(ram_reg_0_1_18_23_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_9__1
       (.I0(m_axi_araddr_i[21]),
        .O(ram_reg_0_1_18_23_i_9__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4 ),
        .O(ram_reg_0_1_24_29_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .O(ram_reg_0_1_24_29_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_10__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 ),
        .O(ram_reg_0_1_24_29_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_10__1
       (.I0(m_axi_araddr_i[27]),
        .O(ram_reg_0_1_24_29_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .O(ram_reg_0_1_24_29_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_11__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ),
        .O(ram_reg_0_1_24_29_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_11__1
       (.I0(m_axi_araddr_i[26]),
        .O(ram_reg_0_1_24_29_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_12
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [26]),
        .O(ram_reg_0_1_24_29_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_12__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 ),
        .O(ram_reg_0_1_24_29_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_1__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4 ),
        .O(ram_reg_0_1_24_29_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_24_29_i_2
       (.I0(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5 ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [24]),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I5(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .O(\gvfifo_top/mcdf_inst/WR_DATA ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_24_29_i_2__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5 ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I5(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .O(ram_reg_0_1_24_29_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6 ),
        .O(ram_reg_0_1_24_29_i_3_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_3__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6 ),
        .O(ram_reg_0_1_24_29_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [26]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7 ),
        .O(ram_reg_0_1_24_29_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_4__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7 ),
        .O(ram_reg_0_1_24_29_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_5
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_4 ),
        .O(ram_reg_0_1_24_29_i_5_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_5__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4 ),
        .O(ram_reg_0_1_24_29_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_6
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_5 ),
        .O(ram_reg_0_1_24_29_i_6_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_6__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5 ),
        .O(ram_reg_0_1_24_29_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_8
       (.I0(m_axi_araddr_i[29]),
        .O(ram_reg_0_1_24_29_i_8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .O(ram_reg_0_1_24_29_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_9__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ),
        .O(ram_reg_0_1_24_29_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_9__1
       (.I0(m_axi_araddr_i[28]),
        .O(ram_reg_0_1_24_29_i_9__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_30_31_i_1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_6 ),
        .O(ram_reg_0_1_30_31_i_1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_30_31_i_1__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_6 ),
        .O(ram_reg_0_1_30_31_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_30_31_i_2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [30]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_7 ),
        .O(ram_reg_0_1_30_31_i_2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_30_31_i_2__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7 ),
        .O(ram_reg_0_1_30_31_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_30_31_i_4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31]),
        .O(ram_reg_0_1_30_31_i_4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_30_31_i_4__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ),
        .O(ram_reg_0_1_30_31_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_30_31_i_4__1
       (.I0(m_axi_araddr_i[31]),
        .O(ram_reg_0_1_30_31_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_30_31_i_5
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [30]),
        .O(ram_reg_0_1_30_31_i_5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_30_31_i_5__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ),
        .O(ram_reg_0_1_30_31_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_30_31_i_5__1
       (.I0(m_axi_araddr_i[30]),
        .O(ram_reg_0_1_30_31_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [8]),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_10__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .O(ram_reg_0_1_6_11_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_10__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .O(ram_reg_0_1_6_11_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_10__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .O(ram_reg_0_1_6_11_i_10__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_10__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [9]),
        .O(ram_reg_0_1_6_11_i_10__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7]),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_11__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .O(ram_reg_0_1_6_11_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_11__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .O(ram_reg_0_1_6_11_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_11__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .O(ram_reg_0_1_6_11_i_11__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_11__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [8]),
        .O(ram_reg_0_1_6_11_i_11__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_12
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [6]),
        .O(ram_reg_0_1_6_11_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_12__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .O(ram_reg_0_1_6_11_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_13
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13]),
        .O(ram_reg_0_1_6_11_i_13_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_13__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ),
        .O(ram_reg_0_1_6_11_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_13__1
       (.I0(m_axi_araddr_i[13]),
        .O(ram_reg_0_1_6_11_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_14
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [12]),
        .O(ram_reg_0_1_6_11_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_14__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 ),
        .O(ram_reg_0_1_6_11_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_14__1
       (.I0(m_axi_araddr_i[12]),
        .O(ram_reg_0_1_6_11_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_15
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11]),
        .O(ram_reg_0_1_6_11_i_15_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_15__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .O(ram_reg_0_1_6_11_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_15__1
       (.I0(m_axi_araddr_i[11]),
        .O(ram_reg_0_1_6_11_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_16
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [10]),
        .O(ram_reg_0_1_6_11_i_16_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_16__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .O(ram_reg_0_1_6_11_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_16__1
       (.I0(m_axi_araddr_i[10]),
        .O(ram_reg_0_1_6_11_i_16__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_6 ),
        .O(ram_reg_0_1_6_11_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ),
        .O(ram_reg_0_1_6_11_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [6]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_7 ),
        .O(ram_reg_0_1_6_11_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 ),
        .O(ram_reg_0_1_6_11_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_4 ),
        .O(ram_reg_0_1_6_11_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ),
        .O(ram_reg_0_1_6_11_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [8]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_5 ),
        .O(ram_reg_0_1_6_11_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ),
        .O(ram_reg_0_1_6_11_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_6 ),
        .O(ram_reg_0_1_6_11_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6 ),
        .O(ram_reg_0_1_6_11_i_5__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [10]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_7 ),
        .O(ram_reg_0_1_6_11_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7 ),
        .O(ram_reg_0_1_6_11_i_6__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_8
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .O(ram_reg_0_1_6_11_i_8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_8__0
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .O(ram_reg_0_1_6_11_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_8__1
       (.I0(\gvfifo_top/argen_inst/sdpo_int [11]),
        .O(ram_reg_0_1_6_11_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9]),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_9__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .O(ram_reg_0_1_6_11_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_9__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .O(ram_reg_0_1_6_11_i_9__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_9__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .O(ram_reg_0_1_6_11_i_9__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_9__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [10]),
        .O(ram_reg_0_1_6_11_i_9__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1 
       (.ADDRA(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRB(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRC(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRD(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ),
        .DIA(\gvfifo_top/awgen_to_mcpf_payload [0]),
        .DIB(\gvfifo_top/awgen_to_mcpf_payload [2]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_0 ),
        .DOB(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_1 ),
        .DOC(\NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOC_UNCONNECTED ),
        .DOD(\NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOD_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_compare" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_compare__parameterized0
   (overrun_err_mcdf_i,
    v1_reg);
  output overrun_err_mcdf_i;
  input [15:0]v1_reg;

  wire \gmux.gm[11].gms.ms_n_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gmux.gm[7].gms.ms_n_0 ;
  wire overrun_err_mcdf_i;
  wire [15:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_gmux.gm[12].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[12].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_gmux.gm[8].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[8].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[12].gms.ms_CARRY4 
       (.CI(\gmux.gm[11].gms.ms_n_0 ),
        .CO({overrun_err_mcdf_i,\NLW_gmux.gm[12].gms.ms_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[12].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[15:12]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\gmux.gm[7].gms.ms_n_0 ,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[7:4]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[8].gms.ms_CARRY4 
       (.CI(\gmux.gm[7].gms.ms_n_0 ),
        .CO({\gmux.gm[11].gms.ms_n_0 ,\NLW_gmux.gm[8].gms.ms_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[8].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[11:8]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_compare" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_compare__parameterized2
   (overrun_err_mctf_i,
    v1_reg);
  output overrun_err_mctf_i;
  input [7:0]v1_reg;

  wire \gmux.gm[3].gms.ms_n_0 ;
  wire overrun_err_mctf_i;
  wire [7:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({overrun_err_mctf_i,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[7:4]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_compare" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_compare__parameterized4
   (overrun_err_mcpf_i,
    v1_reg);
  output overrun_err_mcpf_i;
  input [7:0]v1_reg;

  wire \gmux.gm[3].gms.ms_n_0 ;
  wire overrun_err_mcpf_i;
  wire [7:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({overrun_err_mcpf_i,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[7:4]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_compare" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_compare__parameterized6
   (counts_matched,
    S,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    plusOp,
    \gfwd_rev.storage_data1_reg[0] ,
    mem_init_done_reg,
    \gfwd_rev.storage_data1_reg[0]_0 );
  output counts_matched;
  output [3:0]S;
  output [3:0]Q_reg;
  output [3:0]Q_reg_0;
  output [3:0]Q_reg_1;
  input [15:0]plusOp;
  input [15:0]\gfwd_rev.storage_data1_reg[0] ;
  input mem_init_done_reg;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;

  wire [3:0]Q_reg;
  wire [3:0]Q_reg_0;
  wire [3:0]Q_reg_1;
  wire [3:0]S;
  wire counts_matched;
  wire [15:0]\gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire mem_init_done_reg;
  wire [15:0]plusOp;
  wire [7:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(plusOp[0]),
        .I1(\gfwd_rev.storage_data1_reg[0] [0]),
        .I2(mem_init_done_reg),
        .I3(plusOp[1]),
        .I4(\gfwd_rev.storage_data1_reg[0] [1]),
        .O(v1_reg[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_3__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [3]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_4__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_5__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmux.gm[0].gm1.m1_i_6__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(plusOp[2]),
        .I1(\gfwd_rev.storage_data1_reg[0] [2]),
        .I2(mem_init_done_reg),
        .I3(plusOp[3]),
        .I4(\gfwd_rev.storage_data1_reg[0] [3]),
        .O(v1_reg[1]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(plusOp[4]),
        .I1(\gfwd_rev.storage_data1_reg[0] [4]),
        .I2(mem_init_done_reg),
        .I3(plusOp[5]),
        .I4(\gfwd_rev.storage_data1_reg[0] [5]),
        .O(v1_reg[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_3__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [7]),
        .O(Q_reg[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_4__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [6]),
        .O(Q_reg[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_5__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [5]),
        .O(Q_reg[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_6__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [4]),
        .O(Q_reg[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(plusOp[6]),
        .I1(\gfwd_rev.storage_data1_reg[0] [6]),
        .I2(mem_init_done_reg),
        .I3(plusOp[7]),
        .I4(\gfwd_rev.storage_data1_reg[0] [7]),
        .O(v1_reg[3]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({counts_matched,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[7:4]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(plusOp[8]),
        .I1(\gfwd_rev.storage_data1_reg[0] [8]),
        .I2(mem_init_done_reg),
        .I3(plusOp[9]),
        .I4(\gfwd_rev.storage_data1_reg[0] [9]),
        .O(v1_reg[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_3__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [11]),
        .O(Q_reg_0[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_4__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [10]),
        .O(Q_reg_0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_5__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [9]),
        .O(Q_reg_0[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_6__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [8]),
        .O(Q_reg_0[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(plusOp[10]),
        .I1(\gfwd_rev.storage_data1_reg[0] [10]),
        .I2(mem_init_done_reg),
        .I3(plusOp[11]),
        .I4(\gfwd_rev.storage_data1_reg[0] [11]),
        .O(v1_reg[5]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[6].gms.ms_i_1__2 
       (.I0(plusOp[12]),
        .I1(\gfwd_rev.storage_data1_reg[0] [12]),
        .I2(mem_init_done_reg),
        .I3(plusOp[13]),
        .I4(\gfwd_rev.storage_data1_reg[0] [13]),
        .O(v1_reg[6]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_3__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [15]),
        .O(Q_reg_1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_4__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [14]),
        .O(Q_reg_1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_5__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [13]),
        .O(Q_reg_1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_6__2 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [12]),
        .O(Q_reg_1[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[7].gms.ms_i_1__2 
       (.I0(plusOp[14]),
        .I1(\gfwd_rev.storage_data1_reg[0] [14]),
        .I2(mem_init_done_reg),
        .I3(plusOp[15]),
        .I4(\gfwd_rev.storage_data1_reg[0] [15]),
        .O(v1_reg[7]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay
   (S,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[0]_1 ,
    \gstage1.q_dly_reg[0]_2 ,
    Q,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]S;
  output [0:0]\gstage1.q_dly_reg[0]_0 ;
  output [0:0]\gstage1.q_dly_reg[0]_1 ;
  output [26:0]\gstage1.q_dly_reg[0]_2 ;
  input [2:0]Q;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [31:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [2:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [31:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire [0:0]\gstage1.q_dly_reg[0]_1 ;
  wire [26:0]\gstage1.q_dly_reg[0]_2 ;
  wire \gstage1.q_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg_n_0_[15] ;
  wire \gstage1.q_dly_reg_n_0_[1] ;
  wire \gstage1.q_dly_reg_n_0_[2] ;
  wire \gstage1.q_dly_reg_n_0_[31] ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  LUT4 #(
    .INIT(16'h0041)) 
    \gstage1.q_dly[0]_i_17 
       (.I0(\gstage1.q_dly_reg_n_0_[0] ),
        .I1(\gstage1.q_dly_reg_n_0_[2] ),
        .I2(Q[0]),
        .I3(\gstage1.q_dly_reg_n_0_[1] ),
        .O(\gstage1.q_dly_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gstage1.q_dly[0]_i_5__1 
       (.I0(\gstage1.q_dly_reg_n_0_[31] ),
        .I1(Q[2]),
        .O(\gstage1.q_dly_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gstage1.q_dly[0]_i_8 
       (.I0(\gstage1.q_dly_reg_n_0_[15] ),
        .I1(Q[1]),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [0]),
        .Q(\gstage1.q_dly_reg_n_0_[0] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [10]),
        .Q(\gstage1.q_dly_reg[0]_2 [7]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [11]),
        .Q(\gstage1.q_dly_reg[0]_2 [8]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [12]),
        .Q(\gstage1.q_dly_reg[0]_2 [9]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [13]),
        .Q(\gstage1.q_dly_reg[0]_2 [10]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [14]),
        .Q(\gstage1.q_dly_reg[0]_2 [11]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [15]),
        .Q(\gstage1.q_dly_reg_n_0_[15] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [16]),
        .Q(\gstage1.q_dly_reg[0]_2 [12]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [17]),
        .Q(\gstage1.q_dly_reg[0]_2 [13]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [18]),
        .Q(\gstage1.q_dly_reg[0]_2 [14]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [19]),
        .Q(\gstage1.q_dly_reg[0]_2 [15]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [1]),
        .Q(\gstage1.q_dly_reg_n_0_[1] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [20]),
        .Q(\gstage1.q_dly_reg[0]_2 [16]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [21]),
        .Q(\gstage1.q_dly_reg[0]_2 [17]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [22]),
        .Q(\gstage1.q_dly_reg[0]_2 [18]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [23]),
        .Q(\gstage1.q_dly_reg[0]_2 [19]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [24]),
        .Q(\gstage1.q_dly_reg[0]_2 [20]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [25]),
        .Q(\gstage1.q_dly_reg[0]_2 [21]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [26]),
        .Q(\gstage1.q_dly_reg[0]_2 [22]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [27]),
        .Q(\gstage1.q_dly_reg[0]_2 [23]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [28]),
        .Q(\gstage1.q_dly_reg[0]_2 [24]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [29]),
        .Q(\gstage1.q_dly_reg[0]_2 [25]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [2]),
        .Q(\gstage1.q_dly_reg_n_0_[2] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [30]),
        .Q(\gstage1.q_dly_reg[0]_2 [26]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [31]),
        .Q(\gstage1.q_dly_reg_n_0_[31] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [3]),
        .Q(\gstage1.q_dly_reg[0]_2 [0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [4]),
        .Q(\gstage1.q_dly_reg[0]_2 [1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [5]),
        .Q(\gstage1.q_dly_reg[0]_2 [2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [6]),
        .Q(\gstage1.q_dly_reg[0]_2 [3]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [7]),
        .Q(\gstage1.q_dly_reg[0]_2 [4]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [8]),
        .Q(\gstage1.q_dly_reg[0]_2 [5]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [9]),
        .Q(\gstage1.q_dly_reg[0]_2 [6]),
        .R(\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay_63
   (S,
    \gstage1.q_dly_reg[0] ,
    CO,
    Q,
    pntr_rchd_end_addr1,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[15]_0 ,
    \gstage1.q_dly_reg[31]_0 ,
    \gstage1.q_dly_reg[30]_0 ,
    \wr_rst_reg_reg[15] ,
    D,
    aclk);
  output [0:0]S;
  output [0:0]\gstage1.q_dly_reg[0] ;
  output [0:0]CO;
  output [2:0]Q;
  input [0:0]pntr_rchd_end_addr1;
  input [0:0]\gstage1.q_dly_reg[0]_0 ;
  input [0:0]\gstage1.q_dly_reg[15]_0 ;
  input [0:0]\gstage1.q_dly_reg[31]_0 ;
  input [26:0]\gstage1.q_dly_reg[30]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [29:0]D;
  input aclk;

  wire [0:0]CO;
  wire [29:0]D;
  wire [2:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \gstage1.q_dly[0]_i_10_n_0 ;
  wire \gstage1.q_dly[0]_i_11_n_0 ;
  wire \gstage1.q_dly[0]_i_12_n_0 ;
  wire \gstage1.q_dly[0]_i_13_n_0 ;
  wire \gstage1.q_dly[0]_i_14_n_0 ;
  wire \gstage1.q_dly[0]_i_15_n_0 ;
  wire \gstage1.q_dly[0]_i_16_n_0 ;
  wire \gstage1.q_dly[0]_i_6__1_n_0 ;
  wire \gstage1.q_dly[0]_i_9_n_0 ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire \gstage1.q_dly_reg[0]_i_2__1_n_3 ;
  wire \gstage1.q_dly_reg[0]_i_3__1_n_3 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_1 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_2 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_3 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_1 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_2 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_3 ;
  wire [0:0]\gstage1.q_dly_reg[15]_0 ;
  wire [26:0]\gstage1.q_dly_reg[30]_0 ;
  wire [0:0]\gstage1.q_dly_reg[31]_0 ;
  wire \gstage1.q_dly_reg_n_0_[10] ;
  wire \gstage1.q_dly_reg_n_0_[11] ;
  wire \gstage1.q_dly_reg_n_0_[12] ;
  wire \gstage1.q_dly_reg_n_0_[13] ;
  wire \gstage1.q_dly_reg_n_0_[14] ;
  wire \gstage1.q_dly_reg_n_0_[16] ;
  wire \gstage1.q_dly_reg_n_0_[17] ;
  wire \gstage1.q_dly_reg_n_0_[18] ;
  wire \gstage1.q_dly_reg_n_0_[19] ;
  wire \gstage1.q_dly_reg_n_0_[20] ;
  wire \gstage1.q_dly_reg_n_0_[21] ;
  wire \gstage1.q_dly_reg_n_0_[22] ;
  wire \gstage1.q_dly_reg_n_0_[23] ;
  wire \gstage1.q_dly_reg_n_0_[24] ;
  wire \gstage1.q_dly_reg_n_0_[25] ;
  wire \gstage1.q_dly_reg_n_0_[26] ;
  wire \gstage1.q_dly_reg_n_0_[27] ;
  wire \gstage1.q_dly_reg_n_0_[28] ;
  wire \gstage1.q_dly_reg_n_0_[29] ;
  wire \gstage1.q_dly_reg_n_0_[30] ;
  wire \gstage1.q_dly_reg_n_0_[3] ;
  wire \gstage1.q_dly_reg_n_0_[4] ;
  wire \gstage1.q_dly_reg_n_0_[5] ;
  wire \gstage1.q_dly_reg_n_0_[6] ;
  wire \gstage1.q_dly_reg_n_0_[7] ;
  wire \gstage1.q_dly_reg_n_0_[8] ;
  wire \gstage1.q_dly_reg_n_0_[9] ;
  wire [0:0]pntr_rchd_end_addr1;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire [3:2]\NLW_gstage1.q_dly_reg[0]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_2__1_O_UNCONNECTED ;
  wire [3:2]\NLW_gstage1.q_dly_reg[0]_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_10 
       (.I0(\gstage1.q_dly_reg_n_0_[25] ),
        .I1(\gstage1.q_dly_reg[30]_0 [21]),
        .I2(\gstage1.q_dly_reg[30]_0 [23]),
        .I3(\gstage1.q_dly_reg_n_0_[27] ),
        .I4(\gstage1.q_dly_reg[30]_0 [22]),
        .I5(\gstage1.q_dly_reg_n_0_[26] ),
        .O(\gstage1.q_dly[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_11 
       (.I0(\gstage1.q_dly_reg_n_0_[22] ),
        .I1(\gstage1.q_dly_reg[30]_0 [18]),
        .I2(\gstage1.q_dly_reg[30]_0 [20]),
        .I3(\gstage1.q_dly_reg_n_0_[24] ),
        .I4(\gstage1.q_dly_reg[30]_0 [19]),
        .I5(\gstage1.q_dly_reg_n_0_[23] ),
        .O(\gstage1.q_dly[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_12 
       (.I0(\gstage1.q_dly_reg_n_0_[19] ),
        .I1(\gstage1.q_dly_reg[30]_0 [15]),
        .I2(\gstage1.q_dly_reg[30]_0 [17]),
        .I3(\gstage1.q_dly_reg_n_0_[21] ),
        .I4(\gstage1.q_dly_reg[30]_0 [16]),
        .I5(\gstage1.q_dly_reg_n_0_[20] ),
        .O(\gstage1.q_dly[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_13 
       (.I0(\gstage1.q_dly_reg_n_0_[16] ),
        .I1(\gstage1.q_dly_reg[30]_0 [12]),
        .I2(\gstage1.q_dly_reg[30]_0 [14]),
        .I3(\gstage1.q_dly_reg_n_0_[18] ),
        .I4(\gstage1.q_dly_reg[30]_0 [13]),
        .I5(\gstage1.q_dly_reg_n_0_[17] ),
        .O(\gstage1.q_dly[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_14 
       (.I0(\gstage1.q_dly_reg_n_0_[9] ),
        .I1(\gstage1.q_dly_reg[30]_0 [6]),
        .I2(\gstage1.q_dly_reg[30]_0 [8]),
        .I3(\gstage1.q_dly_reg_n_0_[11] ),
        .I4(\gstage1.q_dly_reg[30]_0 [7]),
        .I5(\gstage1.q_dly_reg_n_0_[10] ),
        .O(\gstage1.q_dly[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_15 
       (.I0(\gstage1.q_dly_reg_n_0_[6] ),
        .I1(\gstage1.q_dly_reg[30]_0 [3]),
        .I2(\gstage1.q_dly_reg[30]_0 [5]),
        .I3(\gstage1.q_dly_reg_n_0_[8] ),
        .I4(\gstage1.q_dly_reg[30]_0 [4]),
        .I5(\gstage1.q_dly_reg_n_0_[7] ),
        .O(\gstage1.q_dly[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_16 
       (.I0(\gstage1.q_dly_reg_n_0_[3] ),
        .I1(\gstage1.q_dly_reg[30]_0 [0]),
        .I2(\gstage1.q_dly_reg[30]_0 [2]),
        .I3(\gstage1.q_dly_reg_n_0_[5] ),
        .I4(\gstage1.q_dly_reg[30]_0 [1]),
        .I5(\gstage1.q_dly_reg_n_0_[4] ),
        .O(\gstage1.q_dly[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_6__1 
       (.I0(\gstage1.q_dly_reg_n_0_[28] ),
        .I1(\gstage1.q_dly_reg[30]_0 [24]),
        .I2(\gstage1.q_dly_reg[30]_0 [26]),
        .I3(\gstage1.q_dly_reg_n_0_[30] ),
        .I4(\gstage1.q_dly_reg[30]_0 [25]),
        .I5(\gstage1.q_dly_reg_n_0_[29] ),
        .O(\gstage1.q_dly[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_9 
       (.I0(\gstage1.q_dly_reg_n_0_[12] ),
        .I1(\gstage1.q_dly_reg[30]_0 [9]),
        .I2(\gstage1.q_dly_reg[30]_0 [11]),
        .I3(\gstage1.q_dly_reg_n_0_[14] ),
        .I4(\gstage1.q_dly_reg[30]_0 [10]),
        .I5(\gstage1.q_dly_reg_n_0_[13] ),
        .O(\gstage1.q_dly[0]_i_9_n_0 ));
  CARRY4 \gstage1.q_dly_reg[0]_i_2__1 
       (.CI(\gstage1.q_dly_reg[0]_i_4_n_0 ),
        .CO({\NLW_gstage1.q_dly_reg[0]_i_2__1_CO_UNCONNECTED [3:2],CO,\gstage1.q_dly_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\gstage1.q_dly_reg[31]_0 ,\gstage1.q_dly[0]_i_6__1_n_0 }));
  CARRY4 \gstage1.q_dly_reg[0]_i_3__1 
       (.CI(\gstage1.q_dly_reg[0]_i_7_n_0 ),
        .CO({\NLW_gstage1.q_dly_reg[0]_i_3__1_CO_UNCONNECTED [3:2],\gstage1.q_dly_reg[0] ,\gstage1.q_dly_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\gstage1.q_dly_reg[15]_0 ,\gstage1.q_dly[0]_i_9_n_0 }));
  CARRY4 \gstage1.q_dly_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\gstage1.q_dly_reg[0]_i_4_n_0 ,\gstage1.q_dly_reg[0]_i_4_n_1 ,\gstage1.q_dly_reg[0]_i_4_n_2 ,\gstage1.q_dly_reg[0]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\gstage1.q_dly[0]_i_10_n_0 ,\gstage1.q_dly[0]_i_11_n_0 ,\gstage1.q_dly[0]_i_12_n_0 ,\gstage1.q_dly[0]_i_13_n_0 }));
  CARRY4 \gstage1.q_dly_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\gstage1.q_dly_reg[0]_i_7_n_0 ,\gstage1.q_dly_reg[0]_i_7_n_1 ,\gstage1.q_dly_reg[0]_i_7_n_2 ,\gstage1.q_dly_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\gstage1.q_dly[0]_i_14_n_0 ,\gstage1.q_dly[0]_i_15_n_0 ,\gstage1.q_dly[0]_i_16_n_0 ,\gstage1.q_dly_reg[0]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\gstage1.q_dly_reg_n_0_[10] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\gstage1.q_dly_reg_n_0_[11] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\gstage1.q_dly_reg_n_0_[12] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\gstage1.q_dly_reg_n_0_[13] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\gstage1.q_dly_reg_n_0_[14] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\gstage1.q_dly_reg_n_0_[16] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\gstage1.q_dly_reg_n_0_[17] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\gstage1.q_dly_reg_n_0_[18] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\gstage1.q_dly_reg_n_0_[19] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\gstage1.q_dly_reg_n_0_[20] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\gstage1.q_dly_reg_n_0_[21] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\gstage1.q_dly_reg_n_0_[22] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\gstage1.q_dly_reg_n_0_[23] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\gstage1.q_dly_reg_n_0_[24] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\gstage1.q_dly_reg_n_0_[25] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\gstage1.q_dly_reg_n_0_[26] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\gstage1.q_dly_reg_n_0_[27] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\gstage1.q_dly_reg_n_0_[28] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\gstage1.q_dly_reg_n_0_[29] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\gstage1.q_dly_reg_n_0_[30] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gstage1.q_dly_reg_n_0_[3] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gstage1.q_dly_reg_n_0_[4] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gstage1.q_dly_reg_n_0_[5] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\gstage1.q_dly_reg_n_0_[6] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\gstage1.q_dly_reg_n_0_[7] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\gstage1.q_dly_reg_n_0_[8] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\gstage1.q_dly_reg_n_0_[9] ),
        .R(\wr_rst_reg_reg[15] ));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_0_i_10__1
       (.I0(pntr_rchd_end_addr1),
        .O(S));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized1
   (pntrs_eql_dly,
    Q,
    aclk,
    CO,
    \gstage1.q_dly_reg[15] );
  output pntrs_eql_dly;
  input [0:0]Q;
  input aclk;
  input [0:0]CO;
  input [0:0]\gstage1.q_dly_reg[15] ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[15] ;
  wire pntrs_eql;
  wire pntrs_eql_dly;

  LUT2 #(
    .INIT(4'h8)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(CO),
        .I1(\gstage1.q_dly_reg[15] ),
        .O(pntrs_eql));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pntrs_eql),
        .Q(pntrs_eql_dly),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized2
   (\gcc0.gc0.count_d1_reg[3] ,
    we_ar_txn,
    E,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    Q,
    bram_rd_en,
    aclk,
    mem_init_done_reg,
    p_2_out,
    p_2_out_17);
  output \gcc0.gc0.count_d1_reg[3] ;
  output we_ar_txn;
  output [0:0]E;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input mem_init_done_reg;
  input p_2_out;
  input p_2_out_17;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gnstage1.q_dly_reg[0]_8 ;
  wire mem_init_done_reg;
  wire p_2_out;
  wire p_2_out_17;
  wire we_ar_txn;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(p_2_out),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(p_2_out_17),
        .O(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_8 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_8 ),
        .Q(\gcc0.gc0.count_d1_reg[3] ),
        .R(Q));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(mem_init_done_reg),
        .O(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized3
   (I129,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]I129;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]I129;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(I129),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized4
   (\gpr1.dout_i_reg[37] ,
    Q,
    mem_init_done_reg,
    ar_address_inc,
    \wr_rst_reg_reg[15] ,
    D,
    aclk);
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [14:0]Q;
  input mem_init_done_reg;
  input [28:0]ar_address_inc;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]D;
  input aclk;

  wire [14:0]D;
  wire [14:0]Q;
  wire aclk;
  wire [28:0]ar_address_inc;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire mem_init_done_reg;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(\wr_rst_reg_reg[15] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_2__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[1]),
        .O(\gpr1.dout_i_reg[37] [1]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_3__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[0]),
        .O(\gpr1.dout_i_reg[37] [0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_4__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[3]),
        .O(\gpr1.dout_i_reg[37] [3]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_5__6
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[2]),
        .O(\gpr1.dout_i_reg[37] [2]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[11]),
        .O(\gpr1.dout_i_reg[37] [11]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[10]),
        .O(\gpr1.dout_i_reg[37] [10]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_3__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[13]),
        .O(\gpr1.dout_i_reg[37] [13]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[12]),
        .O(\gpr1.dout_i_reg[37] [12]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[15]),
        .O(\gpr1.dout_i_reg[37] [15]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_6__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[14]),
        .O(\gpr1.dout_i_reg[37] [14]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[17]),
        .O(\gpr1.dout_i_reg[37] [17]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[16]),
        .O(\gpr1.dout_i_reg[37] [16]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_3__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[19]),
        .O(\gpr1.dout_i_reg[37] [19]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[18]),
        .O(\gpr1.dout_i_reg[37] [18]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[21]),
        .O(\gpr1.dout_i_reg[37] [21]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_6__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[20]),
        .O(\gpr1.dout_i_reg[37] [20]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[22]),
        .O(\gpr1.dout_i_reg[37] [22]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_3__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[24]),
        .O(\gpr1.dout_i_reg[37] [24]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[23]),
        .O(\gpr1.dout_i_reg[37] [23]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[26]),
        .O(\gpr1.dout_i_reg[37] [26]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_6__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[25]),
        .O(\gpr1.dout_i_reg[37] [25]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_30_31_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[28]),
        .O(\gpr1.dout_i_reg[37] [28]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_30_31_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[27]),
        .O(\gpr1.dout_i_reg[37] [27]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_1__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[5]),
        .O(\gpr1.dout_i_reg[37] [5]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_2__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[4]),
        .O(\gpr1.dout_i_reg[37] [4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_3__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[7]),
        .O(\gpr1.dout_i_reg[37] [7]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_4__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[6]),
        .O(\gpr1.dout_i_reg[37] [6]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_5__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[9]),
        .O(\gpr1.dout_i_reg[37] [9]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_6__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[8]),
        .O(\gpr1.dout_i_reg[37] [8]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized6
   (argen_to_tdf_tvalid,
    E,
    Q,
    bram_rd_en,
    aclk,
    p_2_out);
  output argen_to_tdf_tvalid;
  output [0:0]E;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input p_2_out;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire bram_rd_en;
  wire \gnstage1.q_dly_reg[0]_9 ;
  wire p_2_out;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(argen_to_tdf_tvalid),
        .I1(p_2_out),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_9 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_9 ),
        .Q(argen_to_tdf_tvalid),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized7
   (argen_to_tdf_payload,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]argen_to_tdf_payload;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_tdf_payload;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(argen_to_tdf_payload),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized8
   (argen_to_tdf_payload,
    Q,
    D,
    aclk);
  output [12:0]argen_to_tdf_payload;
  input [0:0]Q;
  input [12:0]D;
  input aclk;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [12:0]argen_to_tdf_payload;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(argen_to_tdf_payload[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(argen_to_tdf_payload[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(argen_to_tdf_payload[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(argen_to_tdf_payload[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(argen_to_tdf_payload[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(argen_to_tdf_payload[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(argen_to_tdf_payload[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(argen_to_tdf_payload[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(argen_to_tdf_payload[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(argen_to_tdf_payload[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(argen_to_tdf_payload[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(argen_to_tdf_payload[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(argen_to_tdf_payload[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized9
   (argen_to_tdf_payload,
    argen_to_mcpf_payload,
    aclk,
    active_ch_dly_reg_r_2,
    Q);
  output [0:0]argen_to_tdf_payload;
  input [0:0]argen_to_mcpf_payload;
  input aclk;
  input active_ch_dly_reg_r_2;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire active_ch_dly_reg_r_2;
  wire [0:0]argen_to_mcpf_payload;
  wire [0:0]argen_to_tdf_payload;
  wire \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \gnstage1.q_dly_reg_gate_n_0 ;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(argen_to_mcpf_payload),
        .Q(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \gnstage1.q_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_gate_n_0 ),
        .Q(argen_to_tdf_payload),
        .R(Q));
  LUT2 #(
    .INIT(4'h8)) 
    \gnstage1.q_dly_reg_gate 
       (.I0(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(active_ch_dly_reg_r_2),
        .O(\gnstage1.q_dly_reg_gate_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_synth" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_synth
   (Q,
    sdp_rd_addr_in_i,
    I129,
    E,
    \gcc0.gc0.count_d1_reg[5] ,
    m_axis_tlast,
    m_axis_tvalid,
    s_axis_tid_arb_i,
    argen_to_mctf_tvalid,
    sdp_rd_addr_in_i_0,
    sdp_rd_addr_in_i_1,
    D,
    tid_fifo_dout,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    ram_init_done_i_2,
    s_axis_tvalid_wr_in_i_3,
    ram_init_done_i_4,
    ram_init_done_i_5,
    ram_init_done_i_6,
    ram_init_done_i_7,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ,
    CO,
    DIB,
    DIA,
    ADDRD,
    Q_reg,
    s_axis_tready,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    rom_rd_addr_int,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    rom_rd_addr_int_8,
    \gfwd_mode.storage_data1_reg[66] ,
    pntr_rchd_end_addr1,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    WR_DATA,
    Q_reg_0,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.rd_pntr_roll_over_dly_reg_1 ,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gin_reg.rd_pntr_pf_dly_reg[1]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[13]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_1 ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_2 ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_1 ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_2 ,
    m_axi_bready,
    we_ar_txn,
    \gpr1.dout_i_reg[37] ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[7] ,
    wr_addr_arcnt,
    wr_addr_bcnt,
    m_axi_rready,
    we_int,
    we_int_9,
    we_int_10,
    we_int_11,
    we_int_12,
    we_int_13,
    Q_reg_1,
    \gpr1.dout_i_reg[1] ,
    Q_reg_2,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    Q_reg_3,
    we_arcnt,
    we_bcnt,
    Q_reg_4,
    \m_axi_awsize[1] ,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle,
    \m_axi_awid[0] ,
    \m_axi_wdata[31] ,
    \m_axi_arid[0] ,
    aclk,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \aw_id_r_reg[0] ,
    s_axis_tvalid,
    m_axis_tready,
    m_axi_rvalid,
    m_axi_bvalid,
    S,
    DI,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    rd_data_mm2s_gcnt,
    DOA,
    DOB,
    \gfwd_mode.storage_data1_reg[0]_7 ,
    pntr_roll_over_reg,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[0]_8 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_9 ,
    \gfwd_mode.storage_data1_reg[0]_10 ,
    \gfwd_mode.storage_data1_reg[0]_11 ,
    pntr_roll_over_reg_15,
    wr_pntr_plus1,
    \gfwd_mode.storage_data1_reg[0]_12 ,
    \gfwd_rev.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_13 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_14 ,
    \gfwd_mode.storage_data1_reg[0]_15 ,
    \gfwd_mode.storage_data1_reg[0]_16 ,
    pntr_roll_over_reg_17,
    \gfwd_mode.storage_data1_reg[0]_17 ,
    \gfwd_mode.storage_data1_reg[0]_18 ,
    \gfwd_mode.storage_data1_reg[0]_19 ,
    pntr_roll_over_reg_18,
    \gfwd_mode.storage_data1_reg[0]_20 ,
    \gfwd_mode.storage_data1_reg[0]_21 ,
    ar_address_inc,
    \gfwd_mode.storage_data1_reg[0]_22 ,
    \gfwd_mode.storage_data1_reg[0]_23 ,
    \gfwd_mode.storage_data1_reg[0]_24 ,
    \gfwd_mode.storage_data1_reg[0]_25 ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0] ,
    aresetn,
    \gfwd_rev.storage_data1_reg[0]_1 ,
    vfifo_mm2s_channel_full,
    \s_axis_tid[0] ,
    \gfwd_mode.storage_data1_reg[0]_26 ,
    \gfwd_mode.storage_data1_reg[0]_27 ,
    \gfwd_mode.storage_data1_reg[0]_28 ,
    p_0_out,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_bresp,
    \gnstage1.q_dly_reg[1][0] ,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready);
  output [0:0]Q;
  output sdp_rd_addr_in_i;
  output [8:0]I129;
  output [0:0]E;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output [39:0]m_axis_tlast;
  output m_axis_tvalid;
  output s_axis_tid_arb_i;
  output argen_to_mctf_tvalid;
  output sdp_rd_addr_in_i_0;
  output sdp_rd_addr_in_i_1;
  output [1:0]D;
  output [0:0]tid_fifo_dout;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done;
  output s_axis_tvalid_wr_in_i;
  output ram_init_done_i;
  output ram_init_done_i_2;
  output s_axis_tvalid_wr_in_i_3;
  output ram_init_done_i_4;
  output ram_init_done_i_5;
  output ram_init_done_i_6;
  output ram_init_done_i_7;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  output [0:0]CO;
  output [1:0]DIB;
  output [0:0]DIA;
  output [0:0]ADDRD;
  output [0:0]Q_reg;
  output s_axis_tready;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0] ;
  output rom_rd_addr_int_8;
  output [0:0]\gfwd_mode.storage_data1_reg[66] ;
  output [10:0]pntr_rchd_end_addr1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  output [15:0]WR_DATA;
  output [1:0]Q_reg_0;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_1 ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1]_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13]_0 ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14]_1 ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_2 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14]_1 ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_2 ;
  output m_axi_bready;
  output we_ar_txn;
  output [29:0]\gpr1.dout_i_reg[37] ;
  output [5:0]\gpr1.dout_i_reg[6] ;
  output [0:0]\gpr1.dout_i_reg[7] ;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output m_axi_rready;
  output we_int;
  output we_int_9;
  output we_int_10;
  output we_int_11;
  output we_int_12;
  output we_int_13;
  output [15:0]Q_reg_1;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output [15:0]Q_reg_2;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  output Q_reg_3;
  output we_arcnt;
  output we_bcnt;
  output Q_reg_4;
  output [1:0]\m_axi_awsize[1] ;
  output [1:0]vfifo_s2mm_channel_full;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;
  output [40:0]\m_axi_awid[0] ;
  output [32:0]\m_axi_wdata[31] ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.storage_data1_reg[0]_2 ;
  input \gfwd_mode.storage_data1_reg[0]_3 ;
  input \gfwd_mode.storage_data1_reg[0]_4 ;
  input \aw_id_r_reg[0] ;
  input s_axis_tvalid;
  input m_axis_tready;
  input m_axi_rvalid;
  input m_axi_bvalid;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input [1:0]DOB;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  input pntr_roll_over_reg;
  input [31:0]sdpo_int;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  input pntr_roll_over_reg_14;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_9 ;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_10 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_11 ;
  input pntr_roll_over_reg_15;
  input [15:0]wr_pntr_plus1;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_12 ;
  input [1:0]\gfwd_rev.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_13 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_14 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_15 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_16 ;
  input pntr_roll_over_reg_17;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_17 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_18 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_19 ;
  input pntr_roll_over_reg_18;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_20 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_21 ;
  input [29:0]ar_address_inc;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_22 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_23 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_24 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_25 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  input [15:0]\goreg_dm.dout_i_reg[0] ;
  input aresetn;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  input [1:0]vfifo_mm2s_channel_full;
  input [39:0]\s_axis_tid[0] ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_26 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_27 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_28 ;
  input [6:0]p_0_out;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input [1:0]m_axi_bresp;
  input [31:0]\gnstage1.q_dly_reg[1][0] ;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [0:0]E;
  wire [8:0]I129;
  wire [0:0]Q;
  wire Q_i_1__0_n_0;
  wire Q_i_1_n_0;
  wire [0:0]Q_reg;
  wire [1:0]Q_reg_0;
  wire [15:0]Q_reg_1;
  wire [15:0]Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire [0:0]S;
  wire [15:0]WR_DATA;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  wire [29:0]ar_address_inc;
  wire ar_fifo_inst_n_1;
  wire ar_fifo_inst_n_3;
  wire aresetn;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \argen_inst/ar_mpf_inst/curr_state ;
  wire \argen_inst/ar_txn_inst/counts_matched ;
  wire \argen_inst/ar_txn_inst/mem_init_done ;
  wire \argen_inst/ar_txn_inst/reset_addr ;
  wire \argen_inst/empty_fwft_i ;
  wire \argen_inst/prog_full_i ;
  wire [0:0]argen_to_mcpf_payload;
  wire argen_to_mctf_tvalid;
  wire aw_fifo_inst_n_2;
  wire \aw_id_r_reg[0] ;
  wire \awgen_inst/addr_ready ;
  wire \awgen_inst/wdata_rslice2/areset_d1 ;
  wire [13:1]awgen_to_mcpf_payload;
  wire awgen_to_mctf_tvalid;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ;
  wire first_txn_byte_i_1_n_0;
  wire first_txn_i_1_n_0;
  wire \garb/reset_addr ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gfwd_mode.m_valid_i_i_1__0_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__10_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__11_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__1_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__2_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__3_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__4_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__5_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__6_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__7_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__8_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__9_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1_n_0 ;
  wire \gfwd_mode.storage_data1[0]_i_1__0_n_0 ;
  wire \gfwd_mode.storage_data1[0]_i_1__1_n_0 ;
  wire \gfwd_mode.storage_data1[0]_i_1_n_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_10 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_11 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_12 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_13 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_14 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_15 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_16 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_17 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_18 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_19 ;
  wire \gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_20 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_21 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_22 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_23 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_24 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_25 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_26 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_27 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_28 ;
  wire \gfwd_mode.storage_data1_reg[0]_3 ;
  wire \gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_9 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire [1:0]\gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14]_1 ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_2 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1]_0 ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_1 ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14]_1 ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_2 ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [31:0]\gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i[0]_i_1_n_0 ;
  wire [15:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_i_1__0_n_0 ;
  wire \gpfs.prog_full_i_i_1__1_n_0 ;
  wire \gpfs.prog_full_i_i_1_n_0 ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [29:0]\gpr1.dout_i_reg[37] ;
  wire [5:0]\gpr1.dout_i_reg[6] ;
  wire [0:0]\gpr1.dout_i_reg[7] ;
  wire \gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ;
  wire \gs2mm/p_0_out ;
  wire [8:8]\gs2mm/payload_s2mm_awg1 ;
  wire \gs2mm/s_axis_tready_i ;
  wire \gs2mm/tid_r ;
  wire \gs2mm/valid_s2mm_awg2 ;
  wire gvfifo_top_n_152;
  wire gvfifo_top_n_253;
  wire gvfifo_top_n_254;
  wire gvfifo_top_n_317;
  wire gvfifo_top_n_334;
  wire gvfifo_top_n_347;
  wire gvfifo_top_n_352;
  wire gvfifo_top_n_59;
  wire gvfifo_top_n_60;
  wire gvfifo_top_n_62;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [31:0]m_axi_awaddr_i;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awid_i;
  wire [7:0]m_axi_awlen_i;
  wire m_axi_awready;
  wire [1:0]\m_axi_awsize[1] ;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [32:0]\m_axi_wdata[31] ;
  wire [31:0]m_axi_wdata_i;
  wire m_axi_wlast_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [39:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire \mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire mcdf_to_awgen_tvalid;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire mem_init_done;
  wire mem_init_done_i_1__0_n_0;
  wire mem_init_done_i_1_n_0;
  wire \mm2s_inst/m_axis_tvalid_wr_in_i ;
  wire \mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ;
  wire [6:0]p_0_out;
  wire [10:0]pntr_rchd_end_addr1;
  wire pntr_roll_over_reg;
  wire pntr_roll_over_reg_14;
  wire pntr_roll_over_reg_15;
  wire pntr_roll_over_reg_16;
  wire pntr_roll_over_reg_17;
  wire pntr_roll_over_reg_18;
  wire ram_init_done_i;
  wire ram_init_done_i_2;
  wire ram_init_done_i_4;
  wire ram_init_done_i_5;
  wire ram_init_done_i_6;
  wire ram_init_done_i_7;
  wire [3:0]rd_data_mm2s_gcnt;
  wire \reset_addr[0]_i_1__0_n_0 ;
  wire \reset_addr[0]_i_1_n_0 ;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_8;
  wire [7:0]s2mm_to_awgen_payload;
  wire [0:0]s2mm_to_mcdf_payload;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tid_arb_i;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire s_axis_tvalid_arb_i;
  wire s_axis_tvalid_wr_in_i;
  wire s_axis_tvalid_wr_in_i_3;
  wire sdp_rd_addr_in_i;
  wire sdp_rd_addr_in_i_0;
  wire sdp_rd_addr_in_i_1;
  wire [31:0]sdpo_int;
  wire \tdest_fifo_inst/empty_fwft_i ;
  wire \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ;
  wire \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ;
  wire \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \tdest_fifo_inst/prog_full_i ;
  wire \tdest_r[0]_i_1_n_0 ;
  wire [0:0]tid_fifo_dout;
  wire [0:0]\tid_fifo_inst/dout_i ;
  wire [0:0]\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ;
  wire [0:0]\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \tid_fifo_inst/prog_full_i ;
  wire \tid_r[0]_i_1_n_0 ;
  wire tstart_i_1_n_0;
  wire \tuser_r[0]_i_1_n_0 ;
  wire valid_pkt_chk_i_1_n_0;
  wire valid_pkt_r_i_1_n_0;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire vfifo_mm2s_rresp_err_intr;
  wire vfifo_s2mm_bresp_err_intr;
  wire [1:0]vfifo_s2mm_channel_full;
  wire vfifo_s2mm_overrun_err_intr;
  wire w_fifo_inst_n_1;
  wire we_ar_txn;
  wire we_arcnt;
  wire we_bcnt;
  wire we_int;
  wire we_int_10;
  wire we_int_11;
  wire we_int_12;
  wire we_int_13;
  wire we_int_9;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;
  wire [15:0]wr_pntr_plus1;
  wire [15:1]wr_rst_i;

  LUT6 #(
    .INIT(64'hBBBBBBBB0000B000)) 
    Q_i_1
       (.I0(tid_fifo_dout),
        .I1(gvfifo_top_n_254),
        .I2(\argen_inst/ar_txn_inst/counts_matched ),
        .I3(gvfifo_top_n_352),
        .I4(s_axis_tid_arb_i),
        .I5(\vfifo_mm2s_channel_empty[0] ),
        .O(Q_i_1_n_0));
  LUT6 #(
    .INIT(64'h7777777770000000)) 
    Q_i_1__0
       (.I0(gvfifo_top_n_254),
        .I1(tid_fifo_dout),
        .I2(\argen_inst/ar_txn_inst/counts_matched ),
        .I3(gvfifo_top_n_352),
        .I4(s_axis_tid_arb_i),
        .I5(\vfifo_mm2s_channel_empty[1] ),
        .O(Q_i_1__0_n_0));
  axi_vfifo_ctrl_0_fifo_top ar_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .I129({I129[8],\gnstage1.q_dly_reg[1][0] ,I129[7:0]}),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (ar_fifo_inst_n_3),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_1),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .prog_full_i(\argen_inst/prog_full_i ));
  axi_vfifo_ctrl_0_fifo_top_0 aw_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] ({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (aw_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ),
        .prog_full_i(\tid_fifo_inst/prog_full_i ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h32)) 
    first_txn_byte_i_1
       (.I0(gvfifo_top_n_60),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .O(first_txn_byte_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    first_txn_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(s2mm_to_awgen_payload[6]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(gvfifo_top_n_59),
        .O(first_txn_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h00CE)) 
    \gfwd_mode.m_valid_i_i_1 
       (.I0(\gs2mm/p_0_out ),
        .I1(s_axis_tvalid),
        .I2(\gs2mm/s_axis_tready_i ),
        .I3(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFAA20)) 
    \gfwd_mode.m_valid_i_i_1__0 
       (.I0(\mm2s_inst/m_axis_tvalid_wr_in_i ),
        .I1(m_axis_tready),
        .I2(m_axis_tvalid),
        .I3(\tdest_fifo_inst/empty_fwft_i ),
        .I4(m_axi_rvalid),
        .I5(\mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h000022F2)) 
    \gfwd_mode.m_valid_i_i_1__1 
       (.I0(\mm2s_inst/m_axis_tvalid_wr_in_i ),
        .I1(\tdest_fifo_inst/empty_fwft_i ),
        .I2(m_axis_tvalid),
        .I3(m_axis_tready),
        .I4(\mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \gfwd_mode.m_valid_i_i_1__10 
       (.I0(awgen_to_mcpf_payload[3]),
        .I1(awgen_to_mctf_tvalid),
        .I2(gvfifo_top_n_62),
        .O(\gfwd_mode.m_valid_i_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \gfwd_mode.m_valid_i_i_1__11 
       (.I0(\tdest_fifo_inst/prog_full_i ),
        .I1(\argen_inst/ar_mpf_inst/curr_state ),
        .I2(\argen_inst/empty_fwft_i ),
        .O(\gfwd_mode.m_valid_i_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.m_valid_i_i_1__2 
       (.I0(awgen_to_mctf_tvalid),
        .I1(\awgen_inst/wdata_rslice2/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.m_valid_i_i_1__3 
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .I2(\awgen_inst/addr_ready ),
        .I3(\awgen_inst/wdata_rslice2/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.m_valid_i_i_1__4 
       (.I0(\gs2mm/valid_s2mm_awg2 ),
        .I1(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.m_valid_i_i_1__5 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \gfwd_mode.m_valid_i_i_1__6 
       (.I0(\gs2mm/payload_s2mm_awg1 ),
        .I1(\gs2mm/s_axis_tready_i ),
        .I2(\gs2mm/p_0_out ),
        .I3(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__7 
       (.I0(\gs2mm/p_0_out ),
        .I1(\gs2mm/s_axis_tready_i ),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__8 
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h47000000)) 
    \gfwd_mode.m_valid_i_i_1__9 
       (.I0(\vfifo_mm2s_channel_empty[1] ),
        .I1(s_axis_tid_arb_i),
        .I2(\vfifo_mm2s_channel_empty[0] ),
        .I3(ar_fifo_inst_n_3),
        .I4(s_axis_tvalid_arb_i),
        .O(\gfwd_mode.m_valid_i_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gfwd_mode.storage_data1[0]_i_1 
       (.I0(m_axis_tlast[36]),
        .I1(m_axis_tvalid),
        .I2(m_axis_tready),
        .I3(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .I4(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_mode.storage_data1[0]_i_1__0 
       (.I0(s_axis_tid_arb_i),
        .I1(argen_to_mctf_tvalid),
        .I2(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .I3(sdp_rd_addr_in_i_0),
        .O(\gfwd_mode.storage_data1[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFE02000202)) 
    \gfwd_mode.storage_data1[0]_i_1__1 
       (.I0(argen_to_mcpf_payload),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .I2(\tdest_fifo_inst/prog_full_i ),
        .I3(\argen_inst/ar_mpf_inst/curr_state ),
        .I4(\argen_inst/empty_fwft_i ),
        .I5(sdp_rd_addr_in_i_1),
        .O(\gfwd_mode.storage_data1[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFEF20002020)) 
    \goreg_dm.dout_i[0]_i_1 
       (.I0(\tid_fifo_inst/dout_i ),
        .I1(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i ),
        .I2(gvfifo_top_n_152),
        .I3(m_axi_bvalid),
        .I4(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ),
        .I5(tid_fifo_dout),
        .O(\goreg_dm.dout_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00F70020)) 
    \gpfs.prog_full_i_i_1 
       (.I0(gvfifo_top_n_317),
        .I1(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .I2(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .I3(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .I4(\argen_inst/prog_full_i ),
        .O(\gpfs.prog_full_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55510010)) 
    \gpfs.prog_full_i_i_1__0 
       (.I0(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .I1(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .I2(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .I3(gvfifo_top_n_334),
        .I4(\tdest_fifo_inst/prog_full_i ),
        .O(\gpfs.prog_full_i_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h45550400)) 
    \gpfs.prog_full_i_i_1__1 
       (.I0(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .I1(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .I2(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .I3(gvfifo_top_n_347),
        .I4(\tid_fifo_inst/prog_full_i ),
        .O(\gpfs.prog_full_i_i_1__1_n_0 ));
  axi_vfifo_ctrl_0_axi_vfifo_top gvfifo_top
       (.ADDRD(ADDRD),
        .CO(CO),
        .D(s_axis_tvalid_wr_in_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ({m_axi_wlast_i,m_axi_wdata_i}),
        .DI(DI),
        .DIA(DIA),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .E(E),
        .I129(I129),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .Q_reg(tid_fifo_dout),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_0),
        .Q_reg_2(gvfifo_top_n_254),
        .Q_reg_3(Q_reg_1),
        .Q_reg_4(Q_reg_2),
        .Q_reg_5(Q_reg_3),
        .Q_reg_6(Q_reg_4),
        .Q_reg_7(gvfifo_top_n_352),
        .Q_reg_8(\gfwd_mode.m_valid_i_i_1__9_n_0 ),
        .S(S),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\active_ch_dly_reg[0][0] (sdp_rd_addr_in_i),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .addr_ready(\awgen_inst/addr_ready ),
        .ar_address_inc(ar_address_inc),
        .areset_d1(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .areset_d1_0(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_2(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_3(\awgen_inst/wdata_rslice2/areset_d1 ),
        .areset_d1_8(\mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\burst_count_reg[6] (gvfifo_top_n_60),
        .counts_matched(\argen_inst/ar_txn_inst/counts_matched ),
        .curr_state(\argen_inst/ar_mpf_inst/curr_state ),
        .dout_i(\tid_fifo_inst/dout_i ),
        .empty_fwft_i(\argen_inst/empty_fwft_i ),
        .empty_fwft_i_7(\tdest_fifo_inst/empty_fwft_i ),
        .empty_fwft_i_reg({gvfifo_top_n_152,\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state }),
        .\end_of_txn_reg[0] (\gfwd_mode.m_valid_i_i_1__6_n_0 ),
        .first_txn_byte_reg(first_txn_byte_i_1_n_0),
        .\gcc0.gc0.count_d1_reg[3] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_i_1__2_n_0 ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_i_1_n_0 ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_i_1__4_n_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_i_1__7_n_0 ),
        .\gfwd_mode.m_valid_i_reg_2 (\gfwd_mode.m_valid_i_i_1__5_n_0 ),
        .\gfwd_mode.m_valid_i_reg_3 (\gfwd_mode.m_valid_i_i_1__8_n_0 ),
        .\gfwd_mode.m_valid_i_reg_4 (\gfwd_mode.m_valid_i_i_1__3_n_0 ),
        .\gfwd_mode.m_valid_i_reg_5 (valid_pkt_chk_i_1_n_0),
        .\gfwd_mode.m_valid_i_reg_6 (\gfwd_mode.m_valid_i_i_1__0_n_0 ),
        .\gfwd_mode.m_valid_i_reg_7 (\gfwd_mode.m_valid_i_i_1__1_n_0 ),
        .\gfwd_mode.storage_data1_reg[0] (Q),
        .\gfwd_mode.storage_data1_reg[0]_0 (sdp_rd_addr_in_i_0),
        .\gfwd_mode.storage_data1_reg[0]_1 (sdp_rd_addr_in_i_1),
        .\gfwd_mode.storage_data1_reg[0]_10 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_11 (\tid_r[0]_i_1_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_12 (\tdest_r[0]_i_1_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_13 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_14 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_15 ({\gfwd_mode.storage_data1_reg[0]_7 ,sdpo_int}),
        .\gfwd_mode.storage_data1_reg[0]_16 (\gfwd_mode.storage_data1_reg[0]_8 ),
        .\gfwd_mode.storage_data1_reg[0]_17 (\gfwd_mode.storage_data1_reg[0]_9 ),
        .\gfwd_mode.storage_data1_reg[0]_18 (\gfwd_mode.storage_data1_reg[0]_10 ),
        .\gfwd_mode.storage_data1_reg[0]_19 (\gfwd_mode.storage_data1_reg[0]_11 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (argen_to_mcpf_payload),
        .\gfwd_mode.storage_data1_reg[0]_20 (\gfwd_mode.storage_data1_reg[0]_12 ),
        .\gfwd_mode.storage_data1_reg[0]_21 (\gfwd_mode.storage_data1_reg[0]_13 ),
        .\gfwd_mode.storage_data1_reg[0]_22 (\gfwd_mode.storage_data1_reg[0]_14 ),
        .\gfwd_mode.storage_data1_reg[0]_23 (\gfwd_mode.storage_data1_reg[0]_15 ),
        .\gfwd_mode.storage_data1_reg[0]_24 (\gfwd_mode.storage_data1_reg[0]_16 ),
        .\gfwd_mode.storage_data1_reg[0]_25 (\gfwd_mode.storage_data1_reg[0]_17 ),
        .\gfwd_mode.storage_data1_reg[0]_26 (\gfwd_mode.storage_data1_reg[0]_18 ),
        .\gfwd_mode.storage_data1_reg[0]_27 (\gfwd_mode.storage_data1_reg[0]_19 ),
        .\gfwd_mode.storage_data1_reg[0]_28 (\gfwd_mode.storage_data1_reg[0]_20 ),
        .\gfwd_mode.storage_data1_reg[0]_29 (\gfwd_mode.storage_data1_reg[0]_21 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (s2mm_to_mcdf_payload),
        .\gfwd_mode.storage_data1_reg[0]_30 (\gfwd_mode.storage_data1_reg[0]_22 ),
        .\gfwd_mode.storage_data1_reg[0]_31 (\gfwd_mode.storage_data1_reg[0]_23 ),
        .\gfwd_mode.storage_data1_reg[0]_32 (\gfwd_mode.storage_data1_reg[0]_24 ),
        .\gfwd_mode.storage_data1_reg[0]_33 (\gfwd_mode.storage_data1_reg[0]_25 ),
        .\gfwd_mode.storage_data1_reg[0]_34 (\gfwd_mode.storage_data1_reg[0]_26 ),
        .\gfwd_mode.storage_data1_reg[0]_35 (\gfwd_mode.storage_data1_reg[0]_27 ),
        .\gfwd_mode.storage_data1_reg[0]_36 (\gfwd_mode.storage_data1_reg[0]_28 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (argen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_8 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_9 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[13] ({awgen_to_mcpf_payload[13],awgen_to_mcpf_payload[3],D[1],awgen_to_mcpf_payload[1],D[0]}),
        .\gfwd_mode.storage_data1_reg[14] (ram_init_done_i_5),
        .\gfwd_mode.storage_data1_reg[14]_0 (ram_init_done_i_7),
        .\gfwd_mode.storage_data1_reg[26] (ram_init_done_i_6),
        .\gfwd_mode.storage_data1_reg[28] (ram_init_done_i_4),
        .\gfwd_mode.storage_data1_reg[2] (gvfifo_top_n_62),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1[0]_i_1_n_0 ),
        .\gfwd_mode.storage_data1_reg[5] (\tuser_r[0]_i_1_n_0 ),
        .\gfwd_mode.storage_data1_reg[66] (\gfwd_mode.storage_data1_reg[66] ),
        .\gfwd_mode.storage_data1_reg[66]_0 (\gfwd_mode.storage_data1_reg[66]_0 ),
        .\gfwd_mode.storage_data1_reg[6] (first_txn_i_1_n_0),
        .\gfwd_mode.storage_data1_reg[6]_0 (valid_pkt_r_i_1_n_0),
        .\gfwd_rev.state_reg[1] (s_axis_tvalid_arb_i),
        .\gfwd_rev.storage_data1_reg[0] (s_axis_tid_arb_i),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1[0]_i_1__0_n_0 ),
        .\gfwd_rev.storage_data1_reg[0]_1 (\gfwd_rev.storage_data1_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0]_2 (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gfwd_rev.storage_data1_reg[0]_3 (\gfwd_rev.storage_data1_reg[0]_1 ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (ram_init_done_i_2),
        .\gin_reg.rd_pntr_pf_dly_reg[0]_0 (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13]_0 (\gin_reg.rd_pntr_pf_dly_reg[13]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_1 (\gin_reg.rd_pntr_pf_dly_reg[14]_1 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_2 (\gin_reg.rd_pntr_pf_dly_reg[14]_2 ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gin_reg.rd_pntr_pf_dly_reg[1]_0 (\gin_reg.rd_pntr_pf_dly_reg[1]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[9] (s_axis_tvalid_wr_in_i_3),
        .\gin_reg.rd_pntr_roll_over_dly_reg (ram_init_done_i),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_1 (\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_2 (\gin_reg.rd_pntr_roll_over_dly_reg_1 ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_0 (\gin_reg.wr_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_1 (\gin_reg.wr_pntr_pf_dly_reg[14]_1 ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_2 (\gin_reg.wr_pntr_pf_dly_reg[14]_2 ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\goreg_dm.dout_i_reg[0] (\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i ),
        .\goreg_dm.dout_i_reg[0]_0 (\gfwd_mode.storage_data1[0]_i_1__1_n_0 ),
        .\goreg_dm.dout_i_reg[0]_1 (Q_i_1_n_0),
        .\goreg_dm.dout_i_reg[0]_2 (Q_i_1__0_n_0),
        .\goreg_dm.dout_i_reg[0]_3 (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (gvfifo_top_n_317),
        .\gpfs.prog_full_i_reg_0 (gvfifo_top_n_334),
        .\gpfs.prog_full_i_reg_1 (gvfifo_top_n_347),
        .\gpfs.prog_full_i_reg_2 (aw_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg_3 (\gfwd_mode.m_valid_i_i_1__11_n_0 ),
        .\gpfs.prog_full_i_reg_4 (ar_fifo_inst_n_1),
        .\gpfs.prog_full_i_reg_5 (ar_fifo_inst_n_3),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\goreg_dm.dout_i[0]_i_1_n_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .\gpr1.dout_i_reg[37]_0 ({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i,\m_axi_awsize[1] }),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\greg.ram_rd_en_i_reg (\gpfs.prog_full_i_i_1_n_0 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gpfs.prog_full_i_i_1__0_n_0 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\gpfs.prog_full_i_i_1__1_n_0 ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .m_axis_tvalid_wr_in_i(\mm2s_inst/m_axis_tvalid_wr_in_i ),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .mem_init_done(\argen_inst/ar_txn_inst/mem_init_done ),
        .mem_init_done_reg(mem_init_done),
        .mem_init_done_reg_0(\reset_addr[0]_i_1_n_0 ),
        .mem_init_done_reg_1(\reset_addr[0]_i_1__0_n_0 ),
        .\no_of_bytes_reg[2] ({s2mm_to_awgen_payload[7:5],s2mm_to_awgen_payload[0]}),
        .p_0_out(p_0_out),
        .p_0_out_12(\gs2mm/p_0_out ),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ),
        .p_2_out_16(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ),
        .p_2_out_17(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .\packet_cnt_reg[5] (gvfifo_top_n_59),
        .payload_s2mm_awg1(\gs2mm/payload_s2mm_awg1 ),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .pntr_roll_over_reg_14(pntr_roll_over_reg_14),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .pntr_roll_over_reg_17(pntr_roll_over_reg_17),
        .pntr_roll_over_reg_18(pntr_roll_over_reg_18),
        .prog_full_i(\argen_inst/prog_full_i ),
        .prog_full_i_14(\tdest_fifo_inst/prog_full_i ),
        .prog_full_i_15(\tid_fifo_inst/prog_full_i ),
        .ram_rd_en_i(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_rd_en_i_10(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_rd_en_i_5(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_wr_en_i(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .ram_wr_en_i_11(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .ram_wr_en_i_6(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .reset_addr(\garb/reset_addr ),
        .reset_addr_13(\argen_inst/ar_txn_inst/reset_addr ),
        .\reset_addr_reg[0] (mem_init_done_i_1_n_0),
        .\reset_addr_reg[0]_0 (mem_init_done_i_1__0_n_0),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_8(rom_rd_addr_int_8),
        .rst_full_gen_i(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .rst_full_gen_i_4(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .rst_full_gen_i_9(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tready_i(\gs2mm/s_axis_tready_i ),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(\gs2mm/tid_r ),
        .tstart_reg(gvfifo_top_n_253),
        .valid_pkt_chk_reg(tstart_i_1_n_0),
        .valid_pkt_r_reg(\gfwd_mode.m_valid_i_i_1__10_n_0 ),
        .valid_s2mm_awg2(\gs2mm/valid_s2mm_awg2 ),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(vfifo_mm2s_rresp_err_intr),
        .vfifo_s2mm_bresp_err_intr(vfifo_s2mm_bresp_err_intr),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(vfifo_s2mm_overrun_err_intr),
        .we_ar_txn(we_ar_txn),
        .we_arcnt(we_arcnt),
        .we_bcnt(we_bcnt),
        .we_int(we_int),
        .we_int_10(we_int_10),
        .we_int_11(we_int_11),
        .we_int_12(we_int_12),
        .we_int_13(we_int_13),
        .we_int_9(we_int_9),
        .wr_addr_arcnt(wr_addr_arcnt),
        .wr_addr_bcnt(wr_addr_bcnt),
        .wr_pntr_plus1(wr_pntr_plus1));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1
       (.I0(\garb/reset_addr ),
        .I1(mem_init_done),
        .O(mem_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1__0
       (.I0(\argen_inst/ar_txn_inst/reset_addr ),
        .I1(\argen_inst/ar_txn_inst/mem_init_done ),
        .O(mem_init_done_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1 
       (.I0(mem_init_done),
        .I1(\garb/reset_addr ),
        .O(\reset_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1__0 
       (.I0(\argen_inst/ar_txn_inst/mem_init_done ),
        .I1(\argen_inst/ar_txn_inst/reset_addr ),
        .O(\reset_addr[0]_i_1__0_n_0 ));
  axi_vfifo_ctrl_0_vfifo_reset_blk rstblk
       (.Q({wr_rst_i[15],wr_rst_i[1]}),
        .aclk(aclk),
        .aresetn(aresetn));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tdest_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[0]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(s2mm_to_awgen_payload[7]),
        .I4(D[1]),
        .O(\tdest_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tid_r[0]_i_1 
       (.I0(s2mm_to_mcdf_payload),
        .I1(\gs2mm/p_0_out ),
        .I2(\gs2mm/s_axis_tready_i ),
        .I3(\gs2mm/tid_r ),
        .O(\tid_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFFFF5700)) 
    tstart_i_1
       (.I0(gvfifo_top_n_62),
        .I1(awgen_to_mctf_tvalid),
        .I2(awgen_to_mcpf_payload[3]),
        .I3(awgen_to_mcpf_payload[13]),
        .I4(gvfifo_top_n_253),
        .O(tstart_i_1_n_0));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tuser_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[5]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(s2mm_to_awgen_payload[7]),
        .I4(awgen_to_mcpf_payload[1]),
        .O(\tuser_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    valid_pkt_chk_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(awgen_to_mcpf_payload[3]),
        .I2(awgen_to_mctf_tvalid),
        .I3(gvfifo_top_n_62),
        .O(valid_pkt_chk_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    valid_pkt_r_i_1
       (.I0(s2mm_to_awgen_payload[6]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mcpf_payload[3]),
        .I3(gvfifo_top_n_62),
        .O(valid_pkt_r_i_1_n_0));
  axi_vfifo_ctrl_0_fifo_top__parameterized0 w_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] ({m_axi_wlast_i,m_axi_wdata_i}),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss
   (A,
    \gclr.prog_full_i_reg ,
    set_flag_i,
    \gclr.prog_full_i_reg_0 ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    CHANNEL_DEPTH,
    \diff_pntr_reg[9]_0 ,
    D,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [0:0]A;
  output \gclr.prog_full_i_reg ;
  output set_flag_i;
  output [0:0]\gclr.prog_full_i_reg_0 ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]CHANNEL_DEPTH;
  input [0:0]\diff_pntr_reg[9]_0 ;
  input [12:0]D;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]A;
  wire [0:0]CHANNEL_DEPTH;
  wire [12:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire [12:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire [0:0]\diff_pntr_reg[9]_0 ;
  wire \gclr.prog_full_i_reg ;
  wire [0:0]\gclr.prog_full_i_reg_0 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_10_n_0 ;
  wire \gset.prog_full_i_i_11_n_0 ;
  wire \gset.prog_full_i_i_12_n_0 ;
  wire \gset.prog_full_i_i_13_n_0 ;
  wire \gset.prog_full_i_i_14_n_0 ;
  wire \gset.prog_full_i_i_15_n_0 ;
  wire \gset.prog_full_i_i_3_n_0 ;
  wire \gset.prog_full_i_i_4_n_0 ;
  wire \gset.prog_full_i_i_5__1_n_0 ;
  wire \gset.prog_full_i_i_6_n_0 ;
  wire \gset.prog_full_i_i_7_n_0 ;
  wire \gset.prog_full_i_i_8_n_0 ;
  wire \gset.prog_full_i_i_9_n_0 ;
  wire \gset.prog_full_i_reg_i_1_n_2 ;
  wire \gset.prog_full_i_reg_i_1_n_3 ;
  wire \gset.prog_full_i_reg_i_2_n_0 ;
  wire \gset.prog_full_i_reg_i_2_n_1 ;
  wire \gset.prog_full_i_reg_i_2_n_2 ;
  wire \gset.prog_full_i_reg_i_2_n_3 ;
  wire [9:9]\pf_thresh_dly_reg[0]_0 ;
  wire [9:9]\pf_thresh_dly_reg[1]_1 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [12:0]s;
  wire set_flag_i;
  wire [12:0]wr_minus_rd_dly;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:3]\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8 ch_dpth_rd_wr
       (.A(A),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_3__1 
       (.I0(\gclr.prog_full_i_reg ),
        .I1(\diff_pntr_reg[9]_0 ),
        .O(\gclr.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(CHANNEL_DEPTH),
        .Q(A),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_10 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_11 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_12 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_13 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_14 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_15 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_3 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_4 
       (.I0(diff_pntr[8]),
        .I1(\gclr.prog_full_i_reg ),
        .I2(diff_pntr[9]),
        .O(\gset.prog_full_i_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gset.prog_full_i_i_5__1 
       (.I0(diff_pntr[12]),
        .O(\gset.prog_full_i_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_6 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \gset.prog_full_i_i_7 
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\gclr.prog_full_i_reg ),
        .O(\gset.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_8 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_9 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(set_flag_i),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1 
       (.CI(\gset.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED [3],geqOp,\gset.prog_full_i_reg_i_1_n_2 ,\gset.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,diff_pntr[12],\gset.prog_full_i_i_3_n_0 ,\gset.prog_full_i_i_4_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\gset.prog_full_i_i_5__1_n_0 ,\gset.prog_full_i_i_6_n_0 ,\gset.prog_full_i_i_7_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2_n_0 ,\gset.prog_full_i_reg_i_2_n_1 ,\gset.prog_full_i_reg_i_2_n_2 ,\gset.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_8_n_0 ,\gset.prog_full_i_i_9_n_0 ,\gset.prog_full_i_i_10_n_0 ,\gset.prog_full_i_i_11_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_12_n_0 ,\gset.prog_full_i_i_13_n_0 ,\gset.prog_full_i_i_14_n_0 ,\gset.prog_full_i_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(CHANNEL_DEPTH),
        .Q(\pf_thresh_dly_reg[0]_0 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_0 ),
        .Q(\pf_thresh_dly_reg[1]_1 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_1 ),
        .Q(\gclr.prog_full_i_reg ),
        .R(Q[0]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_47 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[12] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_48 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0
   (set_flag_i_0,
    \gclr.prog_full_i_reg_0 ,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    \pf_thresh_dly_reg[2][9] ,
    \pf_thresh_dly_reg[2]_2 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output set_flag_i_0;
  output [0:0]\gclr.prog_full_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]\pf_thresh_dly_reg[2][9] ;
  input [0:0]\pf_thresh_dly_reg[2]_2 ;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [12:0]D;

  wire [0:0]A;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_inv_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg[12]_inv_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \gclr.prog_full_i_i_4_n_0 ;
  wire \gclr.prog_full_i_i_5_n_0 ;
  wire \gclr.prog_full_i_i_6_n_0 ;
  wire \gclr.prog_full_i_i_7_n_0 ;
  wire \gclr.prog_full_i_i_8_n_0 ;
  wire \gclr.prog_full_i_i_9_n_0 ;
  wire [0:0]\gclr.prog_full_i_reg_0 ;
  wire \gclr.prog_full_i_reg_i_1_n_1 ;
  wire \gclr.prog_full_i_reg_i_1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1_n_3 ;
  wire \gclr.prog_full_i_reg_i_2_n_0 ;
  wire \gclr.prog_full_i_reg_i_2_n_1 ;
  wire \gclr.prog_full_i_reg_i_2_n_2 ;
  wire \gclr.prog_full_i_reg_i_2_n_3 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire [0:0]\pf_thresh_dly_reg[2][9] ;
  wire [0:0]\pf_thresh_dly_reg[2]_2 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [12:0]s;
  wire set_flag_i_0;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:3]\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8_65 ch_dpth_rd_wr
       (.A(A),
        .Q(Q),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3553)) 
    \diff_pntr[12]_inv_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_inv_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \diff_pntr_reg[12]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_inv_i_1_n_0 ),
        .Q(\diff_pntr_reg[12]_inv_n_0 ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 ),
        .R(Q));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_4 
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .O(\gclr.prog_full_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \gclr.prog_full_i_i_5 
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\pf_thresh_dly_reg[2]_2 ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(\gclr.prog_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_6 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\diff_pntr_reg_n_0_[7] ),
        .O(\gclr.prog_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_7 
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .O(\gclr.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_8 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gclr.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_9 
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gclr.prog_full_i_reg_i_1_n_1 ),
        .Q(set_flag_i_0),
        .R(Q));
  CARRY4 \gclr.prog_full_i_reg_i_1 
       (.CI(\gclr.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED [3],\gclr.prog_full_i_reg_i_1_n_1 ,\gclr.prog_full_i_reg_i_1_n_2 ,\gclr.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\pf_thresh_dly_reg[2][9] }),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\diff_pntr_reg[12]_inv_n_0 ,\gclr.prog_full_i_i_4_n_0 ,\gclr.prog_full_i_i_5_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2_n_0 ,\gclr.prog_full_i_reg_i_2_n_1 ,\gclr.prog_full_i_reg_i_2_n_2 ,\gclr.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gclr.prog_full_i_i_6_n_0 ,\gclr.prog_full_i_i_7_n_0 ,\gclr.prog_full_i_i_8_n_0 ,\gclr.prog_full_i_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_66 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[12] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_67 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1
   (A,
    p_0_out,
    \pf_thresh_dly_reg[2][4]_0 ,
    \gset.prog_full_i_reg_0 ,
    CO,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    QSPO,
    \greg_out.QSPO_reg_r ,
    \diff_pntr_reg[13]_0 ,
    S,
    DI,
    \pf_thresh_dly_reg[2][14]_0 ,
    D,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [0:0]A;
  output p_0_out;
  output \pf_thresh_dly_reg[2][4]_0 ;
  output [1:0]\gset.prog_full_i_reg_0 ;
  output [0:0]CO;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]QSPO;
  input \greg_out.QSPO_reg_r ;
  input [8:0]\diff_pntr_reg[13]_0 ;
  input [2:0]S;
  input [0:0]DI;
  input [0:0]\pf_thresh_dly_reg[2][14]_0 ;
  input [15:0]D;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]QSPO;
  wire [2:0]S;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire [8:0]\diff_pntr_reg[13]_0 ;
  wire \gclr.prog_full_i_i_10_n_0 ;
  wire \gclr.prog_full_i_i_11_n_0 ;
  wire \gclr.prog_full_i_i_12_n_0 ;
  wire \gclr.prog_full_i_i_14_n_0 ;
  wire \gclr.prog_full_i_i_4__0_n_0 ;
  wire \gclr.prog_full_i_i_5__0_n_0 ;
  wire \gclr.prog_full_i_i_6__0_n_0 ;
  wire \gclr.prog_full_i_i_8__0_n_0 ;
  wire \gclr.prog_full_i_i_9__0_n_0 ;
  wire \gclr.prog_full_i_reg_i_1__0_n_1 ;
  wire \gclr.prog_full_i_reg_i_1__0_n_2 ;
  wire \gclr.prog_full_i_reg_i_1__0_n_3 ;
  wire \gclr.prog_full_i_reg_i_2__0_n_0 ;
  wire \gclr.prog_full_i_reg_i_2__0_n_1 ;
  wire \gclr.prog_full_i_reg_i_2__0_n_2 ;
  wire \gclr.prog_full_i_reg_i_2__0_n_3 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \greg_out.QSPO_reg_r ;
  wire \gset.prog_full_i_i_10__0_n_0 ;
  wire \gset.prog_full_i_i_11__0_n_0 ;
  wire \gset.prog_full_i_i_12__0_n_0 ;
  wire \gset.prog_full_i_i_13__0_n_0 ;
  wire \gset.prog_full_i_i_14__0_n_0 ;
  wire \gset.prog_full_i_i_15__0_n_0 ;
  wire \gset.prog_full_i_i_16_n_0 ;
  wire \gset.prog_full_i_i_17_n_0 ;
  wire \gset.prog_full_i_i_18_n_0 ;
  wire \gset.prog_full_i_i_3__0_n_0 ;
  wire \gset.prog_full_i_i_4__0_n_0 ;
  wire \gset.prog_full_i_i_5_n_0 ;
  wire \gset.prog_full_i_i_6__0_n_0 ;
  wire \gset.prog_full_i_i_7__0_n_0 ;
  wire \gset.prog_full_i_i_8__0_n_0 ;
  wire \gset.prog_full_i_i_9__0_n_0 ;
  wire [1:0]\gset.prog_full_i_reg_0 ;
  wire \gset.prog_full_i_reg_i_1__0_n_1 ;
  wire \gset.prog_full_i_reg_i_1__0_n_2 ;
  wire \gset.prog_full_i_reg_i_1__0_n_3 ;
  wire \gset.prog_full_i_reg_i_2__0_n_0 ;
  wire \gset.prog_full_i_reg_i_2__0_n_1 ;
  wire \gset.prog_full_i_reg_i_2__0_n_2 ;
  wire \gset.prog_full_i_reg_i_2__0_n_3 ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire [0:0]\pf_thresh_dly_reg[2][14]_0 ;
  wire \pf_thresh_dly_reg[2][4]_0 ;
  wire [13:4]\pf_thresh_dly_reg[2]_10 ;
  wire pf_thresh_dly_reg_gate__0_n_0;
  wire pf_thresh_dly_reg_gate__1_n_0;
  wire pf_thresh_dly_reg_gate__2_n_0;
  wire pf_thresh_dly_reg_gate__3_n_0;
  wire pf_thresh_dly_reg_gate__4_n_0;
  wire pf_thresh_dly_reg_gate__5_n_0;
  wire pf_thresh_dly_reg_gate__6_n_0;
  wire pf_thresh_dly_reg_gate__7_n_0;
  wire pf_thresh_dly_reg_gate__8_n_0;
  wire pf_thresh_dly_reg_gate_n_0;
  wire pf_thresh_dly_reg_r_n_0;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2__0_O_UNCONNECTED ;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized10 ch_dpth_rd_wr
       (.A(A),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(diff_pntr[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(diff_pntr[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(diff_pntr[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_10 
       (.I0(\pf_thresh_dly_reg[2]_10 [8]),
        .I1(\diff_pntr_reg[13]_0 [3]),
        .I2(\pf_thresh_dly_reg[2]_10 [9]),
        .I3(\diff_pntr_reg[13]_0 [4]),
        .O(\gclr.prog_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_11 
       (.I0(\gset.prog_full_i_reg_0 [0]),
        .I1(\diff_pntr_reg[13]_0 [2]),
        .O(\gclr.prog_full_i_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_12 
       (.I0(\pf_thresh_dly_reg[2]_10 [4]),
        .I1(\diff_pntr_reg[13]_0 [0]),
        .I2(\diff_pntr_reg[13]_0 [1]),
        .I3(\pf_thresh_dly_reg[2]_10 [5]),
        .O(\gclr.prog_full_i_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_14 
       (.I0(\pf_thresh_dly_reg[2]_10 [4]),
        .I1(\diff_pntr_reg[13]_0 [0]),
        .I2(\pf_thresh_dly_reg[2]_10 [5]),
        .I3(\diff_pntr_reg[13]_0 [1]),
        .O(\gclr.prog_full_i_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_4__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [12]),
        .I1(\diff_pntr_reg[13]_0 [7]),
        .I2(\diff_pntr_reg[13]_0 [8]),
        .I3(\pf_thresh_dly_reg[2]_10 [13]),
        .O(\gclr.prog_full_i_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_5__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [10]),
        .I1(\diff_pntr_reg[13]_0 [5]),
        .I2(\diff_pntr_reg[13]_0 [6]),
        .I3(\pf_thresh_dly_reg[2]_10 [11]),
        .O(\gclr.prog_full_i_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_6__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [8]),
        .I1(\diff_pntr_reg[13]_0 [3]),
        .I2(\diff_pntr_reg[13]_0 [4]),
        .I3(\pf_thresh_dly_reg[2]_10 [9]),
        .O(\gclr.prog_full_i_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_8__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [12]),
        .I1(\diff_pntr_reg[13]_0 [7]),
        .I2(\pf_thresh_dly_reg[2]_10 [13]),
        .I3(\diff_pntr_reg[13]_0 [8]),
        .O(\gclr.prog_full_i_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_9__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [10]),
        .I1(\diff_pntr_reg[13]_0 [5]),
        .I2(\pf_thresh_dly_reg[2]_10 [11]),
        .I3(\diff_pntr_reg[13]_0 [6]),
        .O(\gclr.prog_full_i_i_9__0_n_0 ));
  CARRY4 \gclr.prog_full_i_reg_i_1__0 
       (.CI(\gclr.prog_full_i_reg_i_2__0_n_0 ),
        .CO({CO,\gclr.prog_full_i_reg_i_1__0_n_1 ,\gclr.prog_full_i_reg_i_1__0_n_2 ,\gclr.prog_full_i_reg_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\gclr.prog_full_i_i_4__0_n_0 ,\gclr.prog_full_i_i_5__0_n_0 ,\gclr.prog_full_i_i_6__0_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_1__0_O_UNCONNECTED [3:0]),
        .S({\pf_thresh_dly_reg[2][14]_0 ,\gclr.prog_full_i_i_8__0_n_0 ,\gclr.prog_full_i_i_9__0_n_0 ,\gclr.prog_full_i_i_10_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2__0 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2__0_n_0 ,\gclr.prog_full_i_reg_i_2__0_n_1 ,\gclr.prog_full_i_reg_i_2__0_n_2 ,\gclr.prog_full_i_reg_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\gclr.prog_full_i_i_11_n_0 ,\gclr.prog_full_i_i_12_n_0 ,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_2__0_O_UNCONNECTED [3:0]),
        .S({S[2],\gclr.prog_full_i_i_14_n_0 ,S[1:0]}));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(QSPO),
        .Q(A),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_10__0 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_10 [8]),
        .I2(diff_pntr[9]),
        .I3(\pf_thresh_dly_reg[2]_10 [9]),
        .O(\gset.prog_full_i_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_11__0 
       (.I0(diff_pntr[6]),
        .I1(\gset.prog_full_i_reg_0 [0]),
        .I2(diff_pntr[7]),
        .O(\gset.prog_full_i_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_12__0 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_10 [4]),
        .I2(\pf_thresh_dly_reg[2]_10 [5]),
        .I3(diff_pntr[5]),
        .O(\gset.prog_full_i_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_13__0 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_14__0 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \gset.prog_full_i_i_15__0 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .I2(\gset.prog_full_i_reg_0 [0]),
        .O(\gset.prog_full_i_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_16 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_10 [4]),
        .I2(diff_pntr[5]),
        .I3(\pf_thresh_dly_reg[2]_10 [5]),
        .O(\gset.prog_full_i_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_17 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_18 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \gset.prog_full_i_i_3__0 
       (.I0(diff_pntr[14]),
        .I1(\gset.prog_full_i_reg_0 [1]),
        .I2(diff_pntr[15]),
        .O(\gset.prog_full_i_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_4__0 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_10 [12]),
        .I2(\pf_thresh_dly_reg[2]_10 [13]),
        .I3(diff_pntr[13]),
        .O(\gset.prog_full_i_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_5 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_10 [10]),
        .I2(\pf_thresh_dly_reg[2]_10 [11]),
        .I3(diff_pntr[11]),
        .O(\gset.prog_full_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_6__0 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_10 [8]),
        .I2(\pf_thresh_dly_reg[2]_10 [9]),
        .I3(diff_pntr[9]),
        .O(\gset.prog_full_i_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_7__0 
       (.I0(diff_pntr[14]),
        .I1(\gset.prog_full_i_reg_0 [1]),
        .I2(diff_pntr[15]),
        .O(\gset.prog_full_i_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_8__0 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_10 [12]),
        .I2(diff_pntr[13]),
        .I3(\pf_thresh_dly_reg[2]_10 [13]),
        .O(\gset.prog_full_i_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_9__0 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_10 [10]),
        .I2(diff_pntr[11]),
        .I3(\pf_thresh_dly_reg[2]_10 [11]),
        .O(\gset.prog_full_i_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1__0 
       (.CI(\gset.prog_full_i_reg_i_2__0_n_0 ),
        .CO({geqOp,\gset.prog_full_i_reg_i_1__0_n_1 ,\gset.prog_full_i_reg_i_1__0_n_2 ,\gset.prog_full_i_reg_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\gset.prog_full_i_i_3__0_n_0 ,\gset.prog_full_i_i_4__0_n_0 ,\gset.prog_full_i_i_5_n_0 ,\gset.prog_full_i_i_6__0_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1__0_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_7__0_n_0 ,\gset.prog_full_i_i_8__0_n_0 ,\gset.prog_full_i_i_9__0_n_0 ,\gset.prog_full_i_i_10__0_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2__0 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2__0_n_0 ,\gset.prog_full_i_reg_i_2__0_n_1 ,\gset.prog_full_i_reg_i_2__0_n_2 ,\gset.prog_full_i_reg_i_2__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_11__0_n_0 ,\gset.prog_full_i_i_12__0_n_0 ,\gset.prog_full_i_i_13__0_n_0 ,\gset.prog_full_i_i_14__0_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2__0_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_15__0_n_0 ,\gset.prog_full_i_i_16_n_0 ,\gset.prog_full_i_i_17_n_0 ,\gset.prog_full_i_i_18_n_0 }));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  FDRE \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__3_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [10]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__2_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [11]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__1_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [12]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__0_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [13]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate_n_0),
        .Q(\gset.prog_full_i_reg_0 [1]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__8_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [4]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__7_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [5]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__6_n_0),
        .Q(\gset.prog_full_i_reg_0 [0]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__5_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [8]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__4_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [9]),
        .R(Q[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate
       (.I0(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__0
       (.I0(\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__1
       (.I0(\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__2
       (.I0(\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__3
       (.I0(\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__4
       (.I0(\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__5
       (.I0(\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__6
       (.I0(\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__7
       (.I0(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__8
       (.I0(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__8_n_0));
  FDRE pf_thresh_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg_r ),
        .Q(pf_thresh_dly_reg_r_n_0),
        .R(Q[0]));
  FDRE pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_r_n_0),
        .Q(\pf_thresh_dly_reg[2][4]_0 ),
        .R(Q[0]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized8 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized6 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2
   (p_0_out_0,
    S,
    \gclr.prog_full_i_reg_0 ,
    \gclr.prog_full_i_reg_1 ,
    DI,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    CO,
    \pf_thresh_dly_reg[2]_10 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output p_0_out_0;
  output [2:0]S;
  output [8:0]\gclr.prog_full_i_reg_0 ;
  output [0:0]\gclr.prog_full_i_reg_1 ;
  output [0:0]DI;
  input aclk;
  input [0:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]CO;
  input [1:0]\pf_thresh_dly_reg[2]_10 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]D;

  wire [0:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire [8:0]\gclr.prog_full_i_reg_0 ;
  wire [0:0]\gclr.prog_full_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire p_0_out_0;
  wire [1:0]\pf_thresh_dly_reg[2]_10 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized16 ch_dpth_rd_wr
       (.A(A),
        .Q(Q),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [4]),
        .R(Q));
  LUT3 #(
    .INIT(8'h41)) 
    \gclr.prog_full_i_i_13 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\pf_thresh_dly_reg[2]_10 [0]),
        .I2(\gclr.prog_full_i_reg_0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_15 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_16 
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \gclr.prog_full_i_i_3 
       (.I0(\diff_pntr_reg_n_0_[14] ),
        .I1(\pf_thresh_dly_reg[2]_10 [1]),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .O(DI));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_7__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [1]),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .O(\gclr.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(CO),
        .Q(p_0_out_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized14 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized12 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3
   (A,
    p_0_out,
    \gset.prog_full_i_reg_0 ,
    CO,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    QSPO,
    pf_thresh_dly_reg_r_0,
    \diff_pntr_reg[13]_0 ,
    S,
    DI,
    \pf_thresh_dly_reg[2][14]_0 ,
    D,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [0:0]A;
  output p_0_out;
  output [1:0]\gset.prog_full_i_reg_0 ;
  output [0:0]CO;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]QSPO;
  input pf_thresh_dly_reg_r_0;
  input [8:0]\diff_pntr_reg[13]_0 ;
  input [2:0]S;
  input [0:0]DI;
  input [0:0]\pf_thresh_dly_reg[2][14]_0 ;
  input [15:0]D;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]QSPO;
  wire [2:0]S;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire [8:0]\diff_pntr_reg[13]_0 ;
  wire \gclr.prog_full_i_i_10__0_n_0 ;
  wire \gclr.prog_full_i_i_11__0_n_0 ;
  wire \gclr.prog_full_i_i_12__0_n_0 ;
  wire \gclr.prog_full_i_i_14__0_n_0 ;
  wire \gclr.prog_full_i_i_4__1_n_0 ;
  wire \gclr.prog_full_i_i_5__1_n_0 ;
  wire \gclr.prog_full_i_i_6__1_n_0 ;
  wire \gclr.prog_full_i_i_8__1_n_0 ;
  wire \gclr.prog_full_i_i_9__1_n_0 ;
  wire \gclr.prog_full_i_reg_i_1__1_n_1 ;
  wire \gclr.prog_full_i_reg_i_1__1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1__1_n_3 ;
  wire \gclr.prog_full_i_reg_i_2__1_n_0 ;
  wire \gclr.prog_full_i_reg_i_2__1_n_1 ;
  wire \gclr.prog_full_i_reg_i_2__1_n_2 ;
  wire \gclr.prog_full_i_reg_i_2__1_n_3 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_10__1_n_0 ;
  wire \gset.prog_full_i_i_11__1_n_0 ;
  wire \gset.prog_full_i_i_12__1_n_0 ;
  wire \gset.prog_full_i_i_13__1_n_0 ;
  wire \gset.prog_full_i_i_14__1_n_0 ;
  wire \gset.prog_full_i_i_15__1_n_0 ;
  wire \gset.prog_full_i_i_16__0_n_0 ;
  wire \gset.prog_full_i_i_17__0_n_0 ;
  wire \gset.prog_full_i_i_18__0_n_0 ;
  wire \gset.prog_full_i_i_3__1_n_0 ;
  wire \gset.prog_full_i_i_4__1_n_0 ;
  wire \gset.prog_full_i_i_5__0_n_0 ;
  wire \gset.prog_full_i_i_6__1_n_0 ;
  wire \gset.prog_full_i_i_7__1_n_0 ;
  wire \gset.prog_full_i_i_8__1_n_0 ;
  wire \gset.prog_full_i_i_9__1_n_0 ;
  wire [1:0]\gset.prog_full_i_reg_0 ;
  wire \gset.prog_full_i_reg_i_1__1_n_1 ;
  wire \gset.prog_full_i_reg_i_1__1_n_2 ;
  wire \gset.prog_full_i_reg_i_1__1_n_3 ;
  wire \gset.prog_full_i_reg_i_2__1_n_0 ;
  wire \gset.prog_full_i_reg_i_2__1_n_1 ;
  wire \gset.prog_full_i_reg_i_2__1_n_2 ;
  wire \gset.prog_full_i_reg_i_2__1_n_3 ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire [0:0]\pf_thresh_dly_reg[2][14]_0 ;
  wire [13:4]\pf_thresh_dly_reg[2]_11 ;
  wire pf_thresh_dly_reg_gate__0_n_0;
  wire pf_thresh_dly_reg_gate__1_n_0;
  wire pf_thresh_dly_reg_gate__2_n_0;
  wire pf_thresh_dly_reg_gate__3_n_0;
  wire pf_thresh_dly_reg_gate__4_n_0;
  wire pf_thresh_dly_reg_gate__5_n_0;
  wire pf_thresh_dly_reg_gate__6_n_0;
  wire pf_thresh_dly_reg_gate__7_n_0;
  wire pf_thresh_dly_reg_gate__8_n_0;
  wire pf_thresh_dly_reg_gate_n_0;
  wire pf_thresh_dly_reg_r_0;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2__1_O_UNCONNECTED ;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized22 ch_dpth_rd_wr
       (.A(A),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(diff_pntr[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(diff_pntr[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(diff_pntr[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_10__0 
       (.I0(\pf_thresh_dly_reg[2]_11 [8]),
        .I1(\diff_pntr_reg[13]_0 [3]),
        .I2(\pf_thresh_dly_reg[2]_11 [9]),
        .I3(\diff_pntr_reg[13]_0 [4]),
        .O(\gclr.prog_full_i_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_11__0 
       (.I0(\gset.prog_full_i_reg_0 [0]),
        .I1(\diff_pntr_reg[13]_0 [2]),
        .O(\gclr.prog_full_i_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_12__0 
       (.I0(\pf_thresh_dly_reg[2]_11 [4]),
        .I1(\diff_pntr_reg[13]_0 [0]),
        .I2(\diff_pntr_reg[13]_0 [1]),
        .I3(\pf_thresh_dly_reg[2]_11 [5]),
        .O(\gclr.prog_full_i_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_14__0 
       (.I0(\pf_thresh_dly_reg[2]_11 [4]),
        .I1(\diff_pntr_reg[13]_0 [0]),
        .I2(\pf_thresh_dly_reg[2]_11 [5]),
        .I3(\diff_pntr_reg[13]_0 [1]),
        .O(\gclr.prog_full_i_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_4__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [12]),
        .I1(\diff_pntr_reg[13]_0 [7]),
        .I2(\diff_pntr_reg[13]_0 [8]),
        .I3(\pf_thresh_dly_reg[2]_11 [13]),
        .O(\gclr.prog_full_i_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_5__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [10]),
        .I1(\diff_pntr_reg[13]_0 [5]),
        .I2(\diff_pntr_reg[13]_0 [6]),
        .I3(\pf_thresh_dly_reg[2]_11 [11]),
        .O(\gclr.prog_full_i_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_6__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [8]),
        .I1(\diff_pntr_reg[13]_0 [3]),
        .I2(\diff_pntr_reg[13]_0 [4]),
        .I3(\pf_thresh_dly_reg[2]_11 [9]),
        .O(\gclr.prog_full_i_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_8__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [12]),
        .I1(\diff_pntr_reg[13]_0 [7]),
        .I2(\pf_thresh_dly_reg[2]_11 [13]),
        .I3(\diff_pntr_reg[13]_0 [8]),
        .O(\gclr.prog_full_i_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_9__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [10]),
        .I1(\diff_pntr_reg[13]_0 [5]),
        .I2(\pf_thresh_dly_reg[2]_11 [11]),
        .I3(\diff_pntr_reg[13]_0 [6]),
        .O(\gclr.prog_full_i_i_9__1_n_0 ));
  CARRY4 \gclr.prog_full_i_reg_i_1__1 
       (.CI(\gclr.prog_full_i_reg_i_2__1_n_0 ),
        .CO({CO,\gclr.prog_full_i_reg_i_1__1_n_1 ,\gclr.prog_full_i_reg_i_1__1_n_2 ,\gclr.prog_full_i_reg_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\gclr.prog_full_i_i_4__1_n_0 ,\gclr.prog_full_i_i_5__1_n_0 ,\gclr.prog_full_i_i_6__1_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_1__1_O_UNCONNECTED [3:0]),
        .S({\pf_thresh_dly_reg[2][14]_0 ,\gclr.prog_full_i_i_8__1_n_0 ,\gclr.prog_full_i_i_9__1_n_0 ,\gclr.prog_full_i_i_10__0_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2__1 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2__1_n_0 ,\gclr.prog_full_i_reg_i_2__1_n_1 ,\gclr.prog_full_i_reg_i_2__1_n_2 ,\gclr.prog_full_i_reg_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gclr.prog_full_i_i_11__0_n_0 ,\gclr.prog_full_i_i_12__0_n_0 ,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_2__1_O_UNCONNECTED [3:0]),
        .S({S[2],\gclr.prog_full_i_i_14__0_n_0 ,S[1:0]}));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(QSPO),
        .Q(A),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_10__1 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_11 [8]),
        .I2(diff_pntr[9]),
        .I3(\pf_thresh_dly_reg[2]_11 [9]),
        .O(\gset.prog_full_i_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_11__1 
       (.I0(diff_pntr[6]),
        .I1(\gset.prog_full_i_reg_0 [0]),
        .I2(diff_pntr[7]),
        .O(\gset.prog_full_i_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_12__1 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_11 [4]),
        .I2(\pf_thresh_dly_reg[2]_11 [5]),
        .I3(diff_pntr[5]),
        .O(\gset.prog_full_i_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_13__1 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_14__1 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_14__1_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \gset.prog_full_i_i_15__1 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .I2(\gset.prog_full_i_reg_0 [0]),
        .O(\gset.prog_full_i_i_15__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_16__0 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_11 [4]),
        .I2(diff_pntr[5]),
        .I3(\pf_thresh_dly_reg[2]_11 [5]),
        .O(\gset.prog_full_i_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_17__0 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_18__0 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_18__0_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \gset.prog_full_i_i_3__1 
       (.I0(diff_pntr[14]),
        .I1(\gset.prog_full_i_reg_0 [1]),
        .I2(diff_pntr[15]),
        .O(\gset.prog_full_i_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_4__1 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_11 [12]),
        .I2(\pf_thresh_dly_reg[2]_11 [13]),
        .I3(diff_pntr[13]),
        .O(\gset.prog_full_i_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_5__0 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_11 [10]),
        .I2(\pf_thresh_dly_reg[2]_11 [11]),
        .I3(diff_pntr[11]),
        .O(\gset.prog_full_i_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_6__1 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_11 [8]),
        .I2(\pf_thresh_dly_reg[2]_11 [9]),
        .I3(diff_pntr[9]),
        .O(\gset.prog_full_i_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_7__1 
       (.I0(diff_pntr[14]),
        .I1(\gset.prog_full_i_reg_0 [1]),
        .I2(diff_pntr[15]),
        .O(\gset.prog_full_i_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_8__1 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_11 [12]),
        .I2(diff_pntr[13]),
        .I3(\pf_thresh_dly_reg[2]_11 [13]),
        .O(\gset.prog_full_i_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_9__1 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_11 [10]),
        .I2(diff_pntr[11]),
        .I3(\pf_thresh_dly_reg[2]_11 [11]),
        .O(\gset.prog_full_i_i_9__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1__1 
       (.CI(\gset.prog_full_i_reg_i_2__1_n_0 ),
        .CO({geqOp,\gset.prog_full_i_reg_i_1__1_n_1 ,\gset.prog_full_i_reg_i_1__1_n_2 ,\gset.prog_full_i_reg_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gset.prog_full_i_i_3__1_n_0 ,\gset.prog_full_i_i_4__1_n_0 ,\gset.prog_full_i_i_5__0_n_0 ,\gset.prog_full_i_i_6__1_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1__1_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_7__1_n_0 ,\gset.prog_full_i_i_8__1_n_0 ,\gset.prog_full_i_i_9__1_n_0 ,\gset.prog_full_i_i_10__1_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2__1 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2__1_n_0 ,\gset.prog_full_i_reg_i_2__1_n_1 ,\gset.prog_full_i_reg_i_2__1_n_2 ,\gset.prog_full_i_reg_i_2__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_11__1_n_0 ,\gset.prog_full_i_i_12__1_n_0 ,\gset.prog_full_i_i_13__1_n_0 ,\gset.prog_full_i_i_14__1_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2__1_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_15__1_n_0 ,\gset.prog_full_i_i_16__0_n_0 ,\gset.prog_full_i_i_17__0_n_0 ,\gset.prog_full_i_i_18__0_n_0 }));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  FDRE \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__3_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [10]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__2_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [11]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__1_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [12]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__0_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [13]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate_n_0),
        .Q(\gset.prog_full_i_reg_0 [1]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__8_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [4]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__7_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [5]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__6_n_0),
        .Q(\gset.prog_full_i_reg_0 [0]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__5_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [8]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__4_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [9]),
        .R(Q[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate
       (.I0(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__0
       (.I0(\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__1
       (.I0(\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__2
       (.I0(\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__3
       (.I0(\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__4
       (.I0(\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__5
       (.I0(\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__6
       (.I0(\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__7
       (.I0(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__8
       (.I0(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__8_n_0));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized20 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized18 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4
   (p_0_out_0,
    S,
    \gclr.prog_full_i_reg_0 ,
    \gclr.prog_full_i_reg_1 ,
    DI,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    CO,
    \pf_thresh_dly_reg[2]_11 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output p_0_out_0;
  output [2:0]S;
  output [8:0]\gclr.prog_full_i_reg_0 ;
  output [0:0]\gclr.prog_full_i_reg_1 ;
  output [0:0]DI;
  input aclk;
  input [0:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]CO;
  input [1:0]\pf_thresh_dly_reg[2]_11 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]D;

  wire [0:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire [8:0]\gclr.prog_full_i_reg_0 ;
  wire [0:0]\gclr.prog_full_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire p_0_out_0;
  wire [1:0]\pf_thresh_dly_reg[2]_11 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized28 ch_dpth_rd_wr
       (.A(A),
        .Q(Q),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [4]),
        .R(Q));
  LUT3 #(
    .INIT(8'h41)) 
    \gclr.prog_full_i_i_13__0 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\pf_thresh_dly_reg[2]_11 [0]),
        .I2(\gclr.prog_full_i_reg_0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_15__0 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_16__0 
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \gclr.prog_full_i_i_3__0 
       (.I0(\diff_pntr_reg_n_0_[14] ),
        .I1(\pf_thresh_dly_reg[2]_11 [1]),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .O(DI));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_7__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [1]),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .O(\gclr.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(CO),
        .Q(p_0_out_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized26 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized24 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_top" *) 
module axi_vfifo_ctrl_0_axi_vfifo_top
   (areset_d1,
    s_axis_tready_i,
    areset_d1_0,
    \gfwd_mode.storage_data1_reg[0] ,
    \active_ch_dly_reg[0][0] ,
    areset_d1_1,
    I129,
    m_axi_arvalid_i,
    areset_d1_2,
    areset_d1_3,
    mcdf_to_awgen_tvalid,
    counts_matched,
    rst_full_gen_i,
    ram_rd_en_i,
    ram_wr_en_i,
    E,
    empty_fwft_i,
    curr_state,
    rst_full_gen_i_4,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    areset_d1_8,
    rst_full_gen_i_9,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    \gcc0.gc0.count_d1_reg[5] ,
    dout_i,
    reset_addr,
    mem_init_done_reg,
    valid_s2mm_awg2,
    p_0_out_12,
    tid_r,
    D,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    \gin_reg.rd_pntr_pf_dly_reg[9] ,
    awgen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[14]_0 ,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[13] ,
    m_axi_wvalid_i,
    \packet_cnt_reg[5] ,
    \burst_count_reg[6] ,
    addr_ready,
    \gfwd_mode.storage_data1_reg[2] ,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    reset_addr_13,
    mem_init_done,
    prog_full_i,
    prog_full_i_14,
    m_axis_tvalid_wr_in_i,
    m_axis_tvalid,
    Q_reg,
    prog_full_i_15,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    CO,
    DIB,
    DIA,
    \gfwd_rev.state_reg[1] ,
    ADDRD,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0,
    m_axis_tlast,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    payload_s2mm_awg1,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    rom_rd_addr_int,
    \gin_reg.rd_pntr_pf_dly_reg[0]_0 ,
    rom_rd_addr_int_8,
    \gfwd_mode.storage_data1_reg[66] ,
    pntr_rchd_end_addr1,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    \no_of_bytes_reg[2] ,
    empty_fwft_i_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg_1 ,
    WR_DATA,
    Q_reg_1,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.rd_pntr_roll_over_dly_reg_2 ,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gin_reg.rd_pntr_pf_dly_reg[1]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[13]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_1 ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_2 ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_1 ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_2 ,
    tstart_reg,
    Q_reg_2,
    m_axi_bready,
    we_ar_txn,
    \gpr1.dout_i_reg[37] ,
    \gpr1.dout_i_reg[7] ,
    wr_addr_arcnt,
    wr_addr_bcnt,
    m_axi_rready,
    we_int,
    we_int_9,
    we_int_10,
    we_int_11,
    we_int_12,
    we_int_13,
    Q_reg_3,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg_4,
    \gpfs.prog_full_i_reg_0 ,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg_1 ,
    Q_reg_5,
    we_arcnt,
    we_bcnt,
    Q_reg_6,
    Q_reg_7,
    \gcc0.gc0.count_d1_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[37]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \goreg_dm.dout_i_reg[0] ,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle,
    Q,
    aclk,
    \gpfs.prog_full_i_reg_2 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    \gfwd_mode.storage_data1_reg[0]_7 ,
    \gfwd_mode.storage_data1_reg[0]_8 ,
    \gfwd_mode.storage_data1_reg[0]_9 ,
    \gfwd_mode.storage_data1_reg[0]_10 ,
    \aw_id_r_reg[0] ,
    mem_init_done_reg_0,
    \reset_addr_reg[0] ,
    \end_of_txn_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[0]_11 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    Q_reg_8,
    valid_pkt_r_reg,
    \goreg_dm.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg_3 ,
    \gfwd_mode.areset_d1_reg ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.storage_data1_reg[6] ,
    first_txn_byte_reg,
    \gfwd_mode.m_valid_i_reg_5 ,
    \gfwd_mode.storage_data1_reg[5] ,
    \gfwd_mode.storage_data1_reg[0]_12 ,
    \gfwd_mode.storage_data1_reg[6]_0 ,
    valid_pkt_chk_reg,
    \goreg_dm.dout_i_reg[0]_1 ,
    \goreg_dm.dout_i_reg[0]_2 ,
    mem_init_done_reg_1,
    \reset_addr_reg[0]_0 ,
    \greg.ram_rd_en_i_reg ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gfwd_mode.m_valid_i_reg_6 ,
    \gfwd_mode.m_valid_i_reg_7 ,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    S,
    DI,
    \gfwd_mode.storage_data1_reg[0]_13 ,
    \gfwd_mode.storage_data1_reg[0]_14 ,
    rd_data_mm2s_gcnt,
    DOA,
    m_axis_tready,
    DOB,
    \gpfs.prog_full_i_reg_4 ,
    s_axis_tvalid,
    \gfwd_mode.storage_data1_reg[0]_15 ,
    pntr_roll_over_reg,
    \gfwd_mode.storage_data1_reg[0]_16 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_17 ,
    \gfwd_mode.storage_data1_reg[0]_18 ,
    m_axi_bvalid,
    \gfwd_mode.storage_data1_reg[0]_19 ,
    pntr_roll_over_reg_15,
    wr_pntr_plus1,
    \gfwd_mode.storage_data1_reg[0]_20 ,
    \gfwd_rev.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_21 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_22 ,
    \gfwd_mode.storage_data1_reg[0]_23 ,
    \gfwd_mode.storage_data1_reg[0]_24 ,
    pntr_roll_over_reg_17,
    \gfwd_mode.storage_data1_reg[0]_25 ,
    \gfwd_mode.storage_data1_reg[0]_26 ,
    \gfwd_mode.storage_data1_reg[0]_27 ,
    pntr_roll_over_reg_18,
    \gfwd_mode.storage_data1_reg[0]_28 ,
    \gfwd_mode.storage_data1_reg[0]_29 ,
    ar_address_inc,
    m_axi_rvalid,
    \gfwd_mode.storage_data1_reg[0]_30 ,
    \gfwd_mode.storage_data1_reg[0]_31 ,
    \gfwd_mode.storage_data1_reg[0]_32 ,
    \gfwd_mode.storage_data1_reg[0]_33 ,
    \gfwd_rev.storage_data1_reg[0]_2 ,
    \goreg_dm.dout_i_reg[0]_3 ,
    \gpfs.prog_full_i_reg_5 ,
    \gfwd_rev.storage_data1_reg[0]_3 ,
    p_2_out,
    p_2_out_16,
    p_2_out_17,
    vfifo_mm2s_channel_full,
    \s_axis_tid[0] ,
    \gfwd_mode.storage_data1_reg[0]_34 ,
    \gfwd_mode.storage_data1_reg[0]_35 ,
    \gfwd_mode.storage_data1_reg[0]_36 ,
    p_0_out,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_bresp);
  output areset_d1;
  output s_axis_tready_i;
  output areset_d1_0;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output \active_ch_dly_reg[0][0] ;
  output areset_d1_1;
  output [8:0]I129;
  output m_axi_arvalid_i;
  output areset_d1_2;
  output areset_d1_3;
  output mcdf_to_awgen_tvalid;
  output counts_matched;
  output rst_full_gen_i;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output [0:0]E;
  output empty_fwft_i;
  output curr_state;
  output rst_full_gen_i_4;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output areset_d1_8;
  output rst_full_gen_i_9;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output [0:0]dout_i;
  output reset_addr;
  output mem_init_done_reg;
  output valid_s2mm_awg2;
  output p_0_out_12;
  output tid_r;
  output [0:0]D;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output \gin_reg.rd_pntr_pf_dly_reg[0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[9] ;
  output awgen_to_mctf_tvalid;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  output \gfwd_mode.storage_data1_reg[28] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  output \gfwd_mode.storage_data1_reg[26] ;
  output \gfwd_mode.storage_data1_reg[14]_0 ;
  output m_axi_awvalid_i;
  output [4:0]\gfwd_mode.storage_data1_reg[13] ;
  output m_axi_wvalid_i;
  output \packet_cnt_reg[5] ;
  output \burst_count_reg[6] ;
  output addr_ready;
  output \gfwd_mode.storage_data1_reg[2] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output reset_addr_13;
  output mem_init_done;
  output prog_full_i;
  output prog_full_i_14;
  output m_axis_tvalid_wr_in_i;
  output m_axis_tvalid;
  output Q_reg;
  output prog_full_i_15;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  output [0:0]CO;
  output [1:0]DIB;
  output [0:0]DIA;
  output [0:0]\gfwd_rev.state_reg[1] ;
  output [0:0]ADDRD;
  output \gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg_0;
  output [39:0]m_axis_tlast;
  output s_axis_tready;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  output [0:0]payload_s2mm_awg1;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  output rom_rd_addr_int_8;
  output [0:0]\gfwd_mode.storage_data1_reg[66] ;
  output [10:0]pntr_rchd_end_addr1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output [3:0]\no_of_bytes_reg[2] ;
  output [1:0]empty_fwft_i_reg;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_1 ;
  output [15:0]WR_DATA;
  output [1:0]Q_reg_1;
  output \gfwd_mode.storage_data1_reg[0]_4 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_2 ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1]_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13]_0 ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14]_1 ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_2 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14]_1 ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_2 ;
  output tstart_reg;
  output Q_reg_2;
  output m_axi_bready;
  output we_ar_txn;
  output [29:0]\gpr1.dout_i_reg[37] ;
  output [0:0]\gpr1.dout_i_reg[7] ;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output m_axi_rready;
  output we_int;
  output we_int_9;
  output we_int_10;
  output we_int_11;
  output we_int_12;
  output we_int_13;
  output [15:0]Q_reg_3;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [15:0]Q_reg_4;
  output \gpfs.prog_full_i_reg_0 ;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg_1 ;
  output Q_reg_5;
  output we_arcnt;
  output we_bcnt;
  output Q_reg_6;
  output Q_reg_7;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output [5:0]\gpr1.dout_i_reg[6] ;
  output [42:0]\gpr1.dout_i_reg[37]_0 ;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  output [1:0]vfifo_s2mm_channel_full;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;
  input [1:0]Q;
  input aclk;
  input \gpfs.prog_full_i_reg_2 ;
  input \gfwd_mode.storage_data1_reg[0]_5 ;
  input \gfwd_mode.storage_data1_reg[0]_6 ;
  input \gfwd_mode.storage_data1_reg[0]_7 ;
  input \gfwd_mode.storage_data1_reg[0]_8 ;
  input \gfwd_mode.storage_data1_reg[0]_9 ;
  input \gfwd_mode.storage_data1_reg[0]_10 ;
  input \aw_id_r_reg[0] ;
  input mem_init_done_reg_0;
  input \reset_addr_reg[0] ;
  input \end_of_txn_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.storage_data1_reg[0]_11 ;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input \gfwd_mode.m_valid_i_reg_3 ;
  input \gfwd_rev.storage_data1_reg[0]_0 ;
  input Q_reg_8;
  input valid_pkt_r_reg;
  input \goreg_dm.dout_i_reg[0]_0 ;
  input \gpfs.prog_full_i_reg_3 ;
  input \gfwd_mode.areset_d1_reg ;
  input \gfwd_mode.m_valid_i_reg_4 ;
  input \gfwd_mode.storage_data1_reg[6] ;
  input first_txn_byte_reg;
  input \gfwd_mode.m_valid_i_reg_5 ;
  input \gfwd_mode.storage_data1_reg[5] ;
  input \gfwd_mode.storage_data1_reg[0]_12 ;
  input \gfwd_mode.storage_data1_reg[6]_0 ;
  input valid_pkt_chk_reg;
  input \goreg_dm.dout_i_reg[0]_1 ;
  input \goreg_dm.dout_i_reg[0]_2 ;
  input mem_init_done_reg_1;
  input \reset_addr_reg[0]_0 ;
  input \greg.ram_rd_en_i_reg ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gfwd_mode.m_valid_i_reg_6 ;
  input \gfwd_mode.m_valid_i_reg_7 ;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_13 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_14 ;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input m_axis_tready;
  input [1:0]DOB;
  input \gpfs.prog_full_i_reg_4 ;
  input s_axis_tvalid;
  input [32:0]\gfwd_mode.storage_data1_reg[0]_15 ;
  input pntr_roll_over_reg;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_16 ;
  input pntr_roll_over_reg_14;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_17 ;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_18 ;
  input m_axi_bvalid;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_19 ;
  input pntr_roll_over_reg_15;
  input [15:0]wr_pntr_plus1;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_20 ;
  input [1:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_21 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_22 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_23 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_24 ;
  input pntr_roll_over_reg_17;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_25 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_26 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_27 ;
  input pntr_roll_over_reg_18;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_28 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_29 ;
  input [29:0]ar_address_inc;
  input m_axi_rvalid;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_30 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_31 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_32 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_33 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_2 ;
  input [15:0]\goreg_dm.dout_i_reg[0]_3 ;
  input \gpfs.prog_full_i_reg_5 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_3 ;
  input p_2_out;
  input p_2_out_16;
  input p_2_out_17;
  input [1:0]vfifo_mm2s_channel_full;
  input [39:0]\s_axis_tid[0] ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_34 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_35 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_36 ;
  input [6:0]p_0_out;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input [1:0]m_axi_bresp;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]DI;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [0:0]E;
  wire [8:0]I129;
  wire [1:0]Q;
  wire Q_reg;
  wire [0:0]Q_reg_0;
  wire [1:0]Q_reg_1;
  wire Q_reg_2;
  wire [15:0]Q_reg_3;
  wire [15:0]Q_reg_4;
  wire Q_reg_5;
  wire Q_reg_6;
  wire Q_reg_7;
  wire Q_reg_8;
  wire [0:0]S;
  wire [15:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[0][0] ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  wire \active_ch_dly_reg[4]_12 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire \active_ch_dly_reg[4]_7 ;
  wire addr_ready;
  wire [29:0]ar_address_inc;
  wire \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire areset_d1;
  wire areset_d1_0;
  wire areset_d1_1;
  wire areset_d1_2;
  wire areset_d1_3;
  wire areset_d1_8;
  wire [1:1]argen_to_mcpf_payload;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire aw_addr_r;
  wire \aw_id_r_reg[0] ;
  wire awgen_inst_n_15;
  wire awgen_inst_n_37;
  wire awgen_inst_n_41;
  wire [12:4]awgen_to_mcpf_payload;
  wire [15:2]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire \burst_count_reg[6] ;
  wire counts_matched;
  wire curr_state;
  wire curr_state_3;
  wire [0:0]dout_i;
  wire empty_fwft_i;
  wire empty_fwft_i_4;
  wire empty_fwft_i_7;
  wire [1:0]empty_fwft_i_reg;
  wire \end_of_txn_reg[0] ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_5 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire first_txn_byte_reg;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.m_valid_i_reg_4 ;
  wire \gfwd_mode.m_valid_i_reg_5 ;
  wire \gfwd_mode.m_valid_i_reg_6 ;
  wire \gfwd_mode.m_valid_i_reg_7 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_mode.storage_data1_reg[0]_10 ;
  wire \gfwd_mode.storage_data1_reg[0]_11 ;
  wire \gfwd_mode.storage_data1_reg[0]_12 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_13 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_14 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[0]_15 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_16 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_17 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_18 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_19 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_20 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_21 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_22 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_23 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_24 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_25 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_26 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_27 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_28 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_29 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_30 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_31 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_32 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_33 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_34 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_35 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_36 ;
  wire \gfwd_mode.storage_data1_reg[0]_4 ;
  wire \gfwd_mode.storage_data1_reg[0]_5 ;
  wire \gfwd_mode.storage_data1_reg[0]_6 ;
  wire \gfwd_mode.storage_data1_reg[0]_7 ;
  wire \gfwd_mode.storage_data1_reg[0]_8 ;
  wire \gfwd_mode.storage_data1_reg[0]_9 ;
  wire [4:0]\gfwd_mode.storage_data1_reg[13] ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[14]_0 ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire \gfwd_mode.storage_data1_reg[2] ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_mode.storage_data1_reg[5] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire \gfwd_mode.storage_data1_reg[6] ;
  wire \gfwd_mode.storage_data1_reg[6]_0 ;
  wire [0:0]\gfwd_rev.state_reg[1] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire [1:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_3 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14]_1 ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_2 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1]_0 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[9] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_1 ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_2 ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14]_1 ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_2 ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \goreg_dm.dout_i_reg[0]_1 ;
  wire \goreg_dm.dout_i_reg[0]_2 ;
  wire [15:0]\goreg_dm.dout_i_reg[0]_3 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \gpfs.prog_full_i_reg_2 ;
  wire \gpfs.prog_full_i_reg_3 ;
  wire \gpfs.prog_full_i_reg_4 ;
  wire \gpfs.prog_full_i_reg_5 ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [29:0]\gpr1.dout_i_reg[37] ;
  wire [42:0]\gpr1.dout_i_reg[37]_0 ;
  wire [5:0]\gpr1.dout_i_reg[6] ;
  wire [0:0]\gpr1.dout_i_reg[7] ;
  wire \greg.ram_rd_en_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire gs2mm_n_41;
  wire m_axi_arvalid_i;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wvalid_i;
  wire [39:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire m_axis_tvalid_wr_in_i;
  wire mcdf_inst_n_107;
  wire mcdf_inst_n_108;
  wire mcdf_inst_n_39;
  wire mcdf_inst_n_40;
  wire mcdf_inst_n_7;
  wire [66:1]mcdf_to_awgen_payload;
  wire mcdf_to_awgen_tvalid;
  wire \mcf_dfl_rd_inst/set_flag_i ;
  wire \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_dfl_wr_inst/set_flag_i ;
  wire \mcf_inst/mcf_dfl_rd_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_rd_inst/p_0_out_1 ;
  wire \mcf_inst/mcf_dfl_wr_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_wr_inst/p_0_out_2 ;
  wire \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0 ;
  wire mcpf_inst_n_25;
  wire mctf_inst_n_17;
  wire mctf_inst_n_18;
  wire mctf_inst_n_19;
  wire mctf_inst_n_22;
  wire [15:15]mctf_to_argen_payload;
  wire mem_init_done;
  wire mem_init_done_reg;
  wire mem_init_done_reg_0;
  wire mem_init_done_reg_1;
  wire \mm2s_in_reg_slice_inst/p_0_out ;
  wire mm2s_inst_n_4;
  wire mm2s_inst_n_5;
  wire mm2s_inst_n_6;
  wire [3:0]\no_of_bytes_reg[2] ;
  wire overrun_err_mcdf_i;
  wire overrun_err_mcpf_i;
  wire overrun_err_mctf_i;
  wire [6:0]p_0_out;
  wire p_0_out_12;
  wire p_2_out;
  wire p_2_out_16;
  wire p_2_out_17;
  wire \packet_cnt_reg[5] ;
  wire [0:0]payload_s2mm_awg1;
  wire [10:0]pntr_rchd_end_addr1;
  wire pntr_roll_over_reg;
  wire pntr_roll_over_reg_14;
  wire pntr_roll_over_reg_15;
  wire pntr_roll_over_reg_16;
  wire pntr_roll_over_reg_17;
  wire pntr_roll_over_reg_18;
  wire prog_full_i;
  wire prog_full_i_14;
  wire prog_full_i_15;
  wire ram_rd_en_i;
  wire ram_rd_en_i_10;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i;
  wire ram_wr_en_i_11;
  wire ram_wr_en_i_6;
  wire [3:0]rd_data_mm2s_gcnt;
  wire reset_addr;
  wire reset_addr_13;
  wire \reset_addr_reg[0] ;
  wire \reset_addr_reg[0]_0 ;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_8;
  wire rst_full_gen_i;
  wire rst_full_gen_i_4;
  wire rst_full_gen_i_9;
  wire [4:1]s2mm_to_awgen_payload;
  wire [32:1]s2mm_to_mcdf_payload;
  wire [40:33]s_axis_payload_wr_out_i;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire [12:6]tdest_fifo_dout;
  wire tdest_fifo_inst_n_21;
  wire tdest_fifo_inst_n_22;
  wire tdest_fifo_inst_n_24;
  wire tdest_fifo_inst_n_25;
  wire tdest_fifo_inst_n_26;
  wire tdest_fifo_inst_n_27;
  wire tdest_fifo_inst_n_28;
  wire tdest_fifo_inst_n_6;
  wire tid_r;
  wire tstart_reg;
  wire valid_pkt_chk_reg;
  wire valid_pkt_r;
  wire valid_pkt_r_reg;
  wire valid_s2mm_awg2;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire vfifo_mm2s_rresp_err_intr;
  wire vfifo_s2mm_bresp_err_intr;
  wire [1:0]vfifo_s2mm_channel_full;
  wire vfifo_s2mm_overrun_err_intr;
  wire we_ar_txn;
  wire we_arcnt;
  wire we_bcnt;
  wire we_int;
  wire we_int_10;
  wire we_int_11;
  wire we_int_12;
  wire we_int_13;
  wire we_int_9;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;
  wire [15:0]wr_pntr_plus1;

  axi_vfifo_ctrl_0_vfifo_ar_top argen_inst
       (.E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (prog_full_i),
        .I129(I129[8]),
        .Q(Q[0]),
        .Q_reg(Q_reg_3),
        .Q_reg_0(Q_reg_4),
        .Q_reg_1(Q_reg_7),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc[22]),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .counts_matched(counts_matched),
        .curr_state_reg(empty_fwft_i),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[1] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0]_2 ),
        .\gfwd_rev.storage_data1_reg[0]_1 (\gfwd_rev.storage_data1_reg[0]_3 ),
        .\gnstage1.q_dly_reg[1][0] (m_axi_arvalid_i),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0]_1 ),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0]_2 ),
        .\goreg_dm.dout_i_reg[0]_1 (Q_reg),
        .\goreg_dm.dout_i_reg[0]_2 (\goreg_dm.dout_i_reg[0]_3 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_4 ),
        .\gpfs.prog_full_i_reg_1 (prog_full_i_14),
        .\gpfs.prog_full_i_reg_2 (\gpfs.prog_full_i_reg_5 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[31] (\gpr1.dout_i_reg[37] [22]),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .\gstage1.q_dly_reg[14] (mctf_to_argen_payload),
        .mem_init_done_reg(mem_init_done_reg_1),
        .p_0_out(p_0_out),
        .p_2_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .\pkt_cnt_reg_reg[1] (curr_state),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .\reset_addr_reg[0] (reset_addr_13),
        .\reset_addr_reg[0]_0 (mem_init_done),
        .\reset_addr_reg[0]_1 (\reset_addr_reg[0]_0 ),
        .rst_full_gen_i(rst_full_gen_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt),
        .wr_addr_arcnt(wr_addr_arcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
  axi_vfifo_ctrl_0_vfifo_awgen awgen_inst
       (.D({awgen_to_mctf_payload,awgen_inst_n_15,\gfwd_mode.storage_data1_reg[13] [0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(mcdf_to_awgen_tvalid),
        .Q(Q[1]),
        .aclk(aclk),
        .\aw_addr_r_reg[31]_0 (awgen_inst_n_41),
        .\burst_count_reg[6]_0 (\burst_count_reg[6] ),
        .first_txn_byte_reg_0(first_txn_byte_reg),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.areset_d1_reg_0 (areset_d1_1),
        .\gfwd_mode.areset_d1_reg_1 (areset_d1_2),
        .\gfwd_mode.m_valid_i_reg (mcdf_inst_n_40),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_4 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_5 ),
        .\gfwd_mode.m_valid_i_reg_2 (gs2mm_n_41),
        .\gfwd_mode.m_valid_i_reg_3 (aw_addr_r),
        .\gfwd_mode.m_valid_i_reg_4 (mcdf_inst_n_39),
        .\gfwd_mode.m_valid_i_reg_5 (valid_pkt_r),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_12 ),
        .\gfwd_mode.storage_data1_reg[13] ({\gfwd_mode.storage_data1_reg[13] [4],awgen_to_mcpf_payload,\gfwd_mode.storage_data1_reg[13] [3:1]}),
        .\gfwd_mode.storage_data1_reg[1] (areset_d1_3),
        .\gfwd_mode.storage_data1_reg[2] (\gfwd_mode.storage_data1_reg[2] ),
        .\gfwd_mode.storage_data1_reg[33] (addr_ready),
        .\gfwd_mode.storage_data1_reg[33]_0 (awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[4] (awgen_inst_n_37),
        .\gfwd_mode.storage_data1_reg[5] (\gfwd_mode.storage_data1_reg[5] ),
        .\gfwd_mode.storage_data1_reg[66] ({mcdf_to_awgen_payload[66],mcdf_to_awgen_payload[64:1]}),
        .\gfwd_mode.storage_data1_reg[6] (\gfwd_mode.storage_data1_reg[6] ),
        .\gfwd_mode.storage_data1_reg[6]_0 (\gfwd_mode.storage_data1_reg[6]_0 ),
        .\gfwd_mode.storage_data1_reg[7] ({\no_of_bytes_reg[2] [3:2],s2mm_to_awgen_payload}),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37]_0 ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .p_2_out_0(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_5 ),
        .p_2_out_16(p_2_out_16),
        .\packet_cnt_reg[5]_0 (\packet_cnt_reg[5] ),
        .valid_pkt_chk_reg_0(valid_pkt_chk_reg));
  axi_vfifo_ctrl_0_flag_gen flag_gen_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (mcdf_inst_n_7),
        .\active_ch_dly_reg[4][0]_0 (mcpf_inst_n_25),
        .\active_ch_dly_reg[4][0]_1 (mctf_inst_n_22),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .p_0_out(\mcf_inst/mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_1(\mcf_inst/mcf_dfl_rd_inst/p_0_out ),
        .p_0_out_2(\mcf_inst/mcf_dfl_wr_inst/p_0_out_2 ),
        .p_0_out_3(\mcf_inst/mcf_dfl_rd_inst/p_0_out_1 ),
        .set_flag_i(\mcf_dfl_wr_inst/set_flag_i ),
        .set_flag_i_0(\mcf_dfl_rd_inst/set_flag_i ),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  axi_vfifo_ctrl_0_vfifo_arbiter garb
       (.ADDRD(ADDRD),
        .DIA(DIA),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .Q(Q[0]),
        .Q_reg(Q_reg_0),
        .Q_reg_0(Q_reg_1),
        .Q_reg_1(Q_reg_6),
        .Q_reg_2(\vfifo_mm2s_channel_empty[0] ),
        .Q_reg_3(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[36] (m_axis_tlast[36]),
        .\gfwd_mode.storage_data1_reg[40] (mm2s_inst_n_4),
        .\gfwd_rev.state_reg[0] (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_rev.state_reg[1] (\gfwd_rev.state_reg[1] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0]_1 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_4 ),
        .\gpfs.prog_full_i_reg_0 (prog_full_i),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_5 ),
        .mem_init_done_reg_0(mem_init_done_reg),
        .mem_init_done_reg_1(mem_init_done_reg_0),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .reset_addr(reset_addr),
        .\reset_addr_reg[0]_0 (\reset_addr_reg[0] ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full));
  axi_vfifo_ctrl_0_vfifo_intr \gintr.intr_inst 
       (.E(\mm2s_in_reg_slice_inst/p_0_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .empty_fwft_i(empty_fwft_i_4),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rresp(m_axi_rresp),
        .overrun_err_mcdf_i(overrun_err_mcdf_i),
        .overrun_err_mcpf_i(overrun_err_mcpf_i),
        .overrun_err_mctf_i(overrun_err_mctf_i),
        .vfifo_mm2s_rresp_err_intr(vfifo_mm2s_rresp_err_intr),
        .vfifo_s2mm_bresp_err_intr(vfifo_s2mm_bresp_err_intr),
        .vfifo_s2mm_overrun_err_intr(vfifo_s2mm_overrun_err_intr));
  axi_vfifo_ctrl_0_vfifo_s2mm gs2mm
       (.D(payload_s2mm_awg1),
        .E(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1_0(areset_d1_0),
        .\aw_addr_r_reg[31] (gs2mm_n_41),
        .\burst_count_reg[6] (awgen_inst_n_41),
        .\end_of_txn_reg[0]_0 (\end_of_txn_reg[0] ),
        .\end_of_txn_reg[1]_0 (s_axis_tready_i),
        .\end_of_txn_reg[1]_1 (p_0_out_12),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (mcdf_to_awgen_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_11 ),
        .\gfwd_mode.storage_data1_reg[32] ({s2mm_to_mcdf_payload,\gfwd_mode.storage_data1_reg[0]_3 }),
        .\gfwd_mode.storage_data1_reg[65] (mcdf_to_awgen_payload[65]),
        .\gfwd_mode.storage_data1_reg[9] (areset_d1),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_2 ),
        .\no_of_bytes_reg[2] ({\no_of_bytes_reg[2] [3:1],s2mm_to_awgen_payload,\no_of_bytes_reg[2] [0]}),
        .\packet_cnt_reg[2] (awgen_inst_n_37),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r),
        .tstart_reg_0(tstart_reg),
        .valid_s2mm_awg2(valid_s2mm_awg2));
  axi_vfifo_ctrl_0_multi_channel_fifo mcdf_inst
       (.CO(CO),
        .D(\gfwd_mode.storage_data1_reg[13] [0]),
        .DI(DI),
        .E(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .Q(Q),
        .Q_reg(mcdf_inst_n_7),
        .Q_reg_0(mcdf_inst_n_107),
        .Q_reg_1(mcdf_inst_n_108),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[0][0] (\active_ch_dly_reg[0][0] ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .addr_ready(addr_ready),
        .addr_rollover_r_reg(mcdf_to_awgen_payload),
        .areset_d1_0(areset_d1_0),
        .areset_d1_3(areset_d1_3),
        .\aw_addr_r_reg[31] (aw_addr_r),
        .\aw_id_r_reg[0] (mcdf_inst_n_40),
        .\burst_count_reg[0] (mcdf_to_awgen_tvalid),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_2 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_3 ),
        .\gfwd_mode.m_valid_i_reg_2 (gs2mm_n_41),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_10 (\gfwd_mode.storage_data1_reg[0]_34 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_13 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_14 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_15 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_16 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_17 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_18 ),
        .\gfwd_mode.storage_data1_reg[0]_8 (\gfwd_mode.storage_data1_reg[0]_30 ),
        .\gfwd_mode.storage_data1_reg[0]_9 (\gfwd_mode.storage_data1_reg[0]_31 ),
        .\gfwd_mode.storage_data1_reg[1] (mcdf_inst_n_39),
        .\gfwd_mode.storage_data1_reg[32] ({s2mm_to_mcdf_payload,\gfwd_mode.storage_data1_reg[0]_3 }),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gfwd_mode.storage_data1_reg[66] (\gfwd_mode.storage_data1_reg[66] ),
        .\gfwd_mode.storage_data1_reg[66]_0 (\gfwd_mode.storage_data1_reg[66]_0 ),
        .\gfwd_mode.storage_data1_reg[6] (\no_of_bytes_reg[2] [2]),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0]_0 (\gin_reg.rd_pntr_pf_dly_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[9] (\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] (D),
        .overrun_err_mcdf_i(overrun_err_mcdf_i),
        .\packet_cnt_reg[5] (valid_pkt_r),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .pntr_roll_over_reg_14(pntr_roll_over_reg_14),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_8(rom_rd_addr_int_8),
        .set_flag_i(\mcf_dfl_wr_inst/set_flag_i ),
        .set_flag_i_0(\mcf_dfl_rd_inst/set_flag_i ),
        .vfifo_idle(vfifo_idle),
        .we_int(we_int),
        .we_int_9(we_int_9));
  axi_vfifo_ctrl_0_mcf_txn_top__parameterized0 mcpf_inst
       (.D({\gfwd_mode.storage_data1_reg[13] [4],awgen_to_mcpf_payload,\gfwd_mode.storage_data1_reg[13] [3:0]}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .Q(Q),
        .Q_reg(mcpf_inst_n_25),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .active_ch_dly_reg_r_2(mctf_inst_n_18),
        .active_ch_dly_reg_r_3(mctf_inst_n_19),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .\gfwd_mode.m_valid_i_reg (areset_d1_2),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_9 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_10 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_24 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_25 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_26 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_27 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_28 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_29 ),
        .\gfwd_mode.storage_data1_reg[0]_8 (\gfwd_mode.storage_data1_reg[0]_33 ),
        .\gfwd_mode.storage_data1_reg[0]_9 (\gfwd_mode.storage_data1_reg[0]_36 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14]_0 ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14]_1 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_2 ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1]_0 ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg_2 ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14]_1 ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_0 (\gin_reg.wr_pntr_pf_dly_reg[14]_2 ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0]_0 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_3 ),
        .overrun_err_mcpf_i(overrun_err_mcpf_i),
        .p_0_out(\mcf_inst/mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_inst/mcf_dfl_rd_inst/p_0_out ),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .pf_thresh_dly_reg_r_0(mctf_inst_n_17),
        .pntr_roll_over_reg_17(pntr_roll_over_reg_17),
        .pntr_roll_over_reg_18(pntr_roll_over_reg_18),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .we_int_12(we_int_12),
        .we_int_13(we_int_13));
  axi_vfifo_ctrl_0_mcf_txn_top mctf_inst
       (.D({awgen_to_mctf_payload,awgen_inst_n_15,\gfwd_mode.storage_data1_reg[13] [0]}),
        .E(E),
        .I129(I129),
        .Q(Q),
        .Q_reg(mctf_inst_n_22),
        .Q_reg_0(Q_reg_8),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4][0] (mctf_inst_n_19),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .active_ch_dly_reg_r_3(mctf_inst_n_18),
        .addr_ready_reg(awgen_to_mctf_tvalid),
        .ar_address_inc({ar_address_inc[29:23],ar_address_inc[21:0]}),
        .\gcc0.gc0.count_d1_reg[3] (m_axi_arvalid_i),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .\gfwd_mode.areset_d1_reg (\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0 ),
        .\gfwd_mode.m_valid_i_reg (areset_d1_1),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_8 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_19 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_20 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_21 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_22 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_23 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_32 ),
        .\gfwd_mode.storage_data1_reg[0]_8 (\gfwd_mode.storage_data1_reg[0]_35 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg_1 ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_0 (\gin_reg.wr_pntr_pf_dly_reg[14]_0 ),
        .\gpr1.dout_i_reg[37] ({\gpr1.dout_i_reg[37] [29:23],\gpr1.dout_i_reg[37] [21:0]}),
        .\gpr1.dout_i_reg[37]_0 ({mctf_to_argen_payload,\gpr1.dout_i_reg[6] }),
        .mem_init_done_reg(mem_init_done),
        .overrun_err_mctf_i(overrun_err_mctf_i),
        .p_0_out(\mcf_inst/mcf_dfl_wr_inst/p_0_out_2 ),
        .p_0_out_0(\mcf_inst/mcf_dfl_rd_inst/p_0_out_1 ),
        .p_2_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .p_2_out_17(p_2_out_17),
        .\pf_thresh_dly_reg[2][4] (mctf_inst_n_17),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .we_ar_txn(we_ar_txn),
        .we_int_10(we_int_10),
        .we_int_11(we_int_11),
        .wr_pntr_plus1(wr_pntr_plus1));
  axi_vfifo_ctrl_0_vfifo_mm2s mm2s_inst
       (.D({s_axis_payload_wr_out_i[40:39],s_axis_payload_wr_out_i[35:33]}),
        .E(\mm2s_in_reg_slice_inst/p_0_out ),
        .Q(Q[1]),
        .Q_reg(mm2s_inst_n_4),
        .Q_reg_0(Q_reg_5),
        .aclk(aclk),
        .curr_state(curr_state_3),
        .curr_state_reg_0(tdest_fifo_inst_n_21),
        .empty_fwft_i_reg(empty_fwft_i_7),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_6 ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_7 ),
        .\gfwd_mode.storage_data1_reg[40] (areset_d1_8),
        .\gfwd_mode.storage_data1_reg[40]_0 (m_axis_tvalid_wr_in_i),
        .\gfwd_mode.storage_data1_reg[40]_1 (mm2s_inst_n_6),
        .\goreg_bm.dout_i_reg[10] (tdest_fifo_inst_n_26),
        .\goreg_bm.dout_i_reg[11] (tdest_fifo_inst_n_25),
        .\goreg_bm.dout_i_reg[12] ({tdest_fifo_dout[12:10],tdest_fifo_dout[8:6],s_axis_payload_wr_out_i[38:36]}),
        .\goreg_bm.dout_i_reg[6] (tdest_fifo_inst_n_22),
        .\goreg_bm.dout_i_reg[7] (tdest_fifo_inst_n_28),
        .\goreg_bm.dout_i_reg[9] (tdest_fifo_inst_n_24),
        .\goreg_bm.dout_i_reg[9]_0 (tdest_fifo_inst_n_27),
        .\gpregsm1.curr_fwft_state_reg[0] (tdest_fifo_inst_n_6),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done_reg(mem_init_done_reg),
        .ram_full_fb_i_reg(mm2s_inst_n_5));
  axi_vfifo_ctrl_0_fifo_top__parameterized2 tdest_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state_3),
        .curr_state_reg(tdest_fifo_inst_n_22),
        .curr_state_reg_0(mm2s_inst_n_6),
        .empty_fwft_i_7(empty_fwft_i_7),
        .\gfwd_mode.storage_data1_reg[40] (tdest_fifo_inst_n_21),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (mm2s_inst_n_5),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .prog_full_i_14(prog_full_i_14),
        .ram_empty_fb_i_reg(tdest_fifo_inst_n_6),
        .ram_full_fb_i_reg(tdest_fifo_inst_n_25),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (tdest_fifo_inst_n_28),
        .\tlen_cntr_reg_reg[3] (tdest_fifo_inst_n_24),
        .\tlen_cntr_reg_reg[4] (tdest_fifo_inst_n_27),
        .\tlen_cntr_reg_reg[6] ({tdest_fifo_dout[12:10],tdest_fifo_dout[8:6]}),
        .\tlen_cntr_reg_reg[6]_0 (tdest_fifo_inst_n_26));
  axi_vfifo_ctrl_0_fifo_top__parameterized3 tid_fifo_inst
       (.E(\gcc0.gc0.count_d1_reg[5] ),
        .Q(Q[1]),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_2),
        .aclk(aclk),
        .addr_ready_reg(awgen_to_mctf_tvalid),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i(empty_fwft_i_4),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_1 ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_5 ),
        .prog_full_i_15(prog_full_i_15),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9),
        .we_bcnt(we_bcnt));
  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized4 vfifo_idle_gen_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (mcdf_inst_n_107),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (mcdf_inst_n_108),
        .vfifo_idle(vfifo_idle));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice
   (next_state,
    s_axis_tready_arb_rs_in,
    \gfwd_rev.state_reg[1]_0 ,
    ADDRD,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    mux4_out,
    D,
    Q_reg,
    Q_reg_0,
    \ch_mask_reg[1] ,
    \ch_mask_reg[0] ,
    Q,
    aclk,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    \ch_arb_cntr_reg_reg[3] ,
    curr_state,
    s_axis_tvalid_arb_rs_in,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    mem_init_done_reg,
    reset_addr,
    \gpfs.prog_full_i_reg_1 ,
    \ch_mask_reg[0]_0 ,
    Q_reg_1,
    p_2_in,
    \vfifo_mm2s_channel_full_reg_reg[1]_0 ,
    Q_reg_2,
    ch_mask_mm2s);
  output next_state;
  output s_axis_tready_arb_rs_in;
  output [0:0]\gfwd_rev.state_reg[1]_0 ;
  output [0:0]ADDRD;
  output \gfwd_rev.storage_data1_reg[0]_0 ;
  output [0:0]mux4_out;
  output [2:0]D;
  output Q_reg;
  output Q_reg_0;
  output \ch_mask_reg[1] ;
  output \ch_mask_reg[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input [3:0]\ch_arb_cntr_reg_reg[3] ;
  input curr_state;
  input s_axis_tvalid_arb_rs_in;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input mem_init_done_reg;
  input reset_addr;
  input \gpfs.prog_full_i_reg_1 ;
  input \ch_mask_reg[0]_0 ;
  input Q_reg_1;
  input p_2_in;
  input [0:0]\vfifo_mm2s_channel_full_reg_reg[1]_0 ;
  input Q_reg_2;
  input [0:0]ch_mask_mm2s;

  wire [0:0]ADDRD;
  wire [2:0]D;
  wire \FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[2] ;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire areset_d1;
  wire [3:0]\ch_arb_cntr_reg_reg[3] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[0]_0 ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gfwd_rev.s_ready_i_i_1_n_0 ;
  wire \gfwd_rev.state[0]_i_1_n_0 ;
  wire \gfwd_rev.state[1]_i_1_n_0 ;
  wire [0:0]\gfwd_rev.state_reg[1]_0 ;
  wire \gfwd_rev.state_reg_n_0_[1] ;
  wire \gfwd_rev.storage_data1[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1[1]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire \gfwd_rev.storage_data2[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[1]_i_1_n_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire load_s1;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire load_s2;
  wire mem_init_done_reg;
  wire [0:0]mux4_out;
  wire next_state;
  wire p_2_in;
  wire [1:1]reg_slice_payload_in;
  wire [1:1]reg_slice_payload_out;
  wire reset_addr;
  wire s_axis_tready_arb_rs_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [1:0]storage_data2;
  wire [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  wire [0:0]\vfifo_mm2s_channel_full_reg_reg[1]_0 ;

  LUT6 #(
    .INIT(64'h4444444474747444)) 
    \FSM_onehot_gfwd_rev.state[0]_i_1 
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(load_s1_from_s2),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000222A)) 
    \FSM_onehot_gfwd_rev.state[1]_i_1 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(s_axis_tvalid_arb_rs_in),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \FSM_onehot_gfwd_rev.state[2]_i_1 
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(load_s1_from_s2),
        .O(\FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FADAF888)) 
    \FSM_onehot_gfwd_rev.state[3]_i_1 
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(load_s1_from_s2),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I5(areset_d1),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44400000)) 
    \FSM_onehot_gfwd_rev.state[3]_i_2 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I1(s_axis_tvalid_arb_rs_in),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[0] ),
        .R(Q));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .S(Q));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[2] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .R(Q));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[3] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ),
        .Q(load_s1_from_s2),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    Q_i_2__0
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(\gfwd_rev.state_reg[1]_0 ),
        .I4(reg_slice_payload_out),
        .O(mux4_out));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    Q_i_2__1
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(\gfwd_rev.state_reg[1]_0 ),
        .I4(reg_slice_payload_out),
        .O(Q_reg));
  LUT4 #(
    .INIT(16'h7800)) 
    \ch_arb_cntr_reg[0]_i_1 
       (.I0(s_axis_tready_arb_rs_in),
        .I1(s_axis_tvalid_arb_rs_in),
        .I2(\ch_arb_cntr_reg_reg[3] [0]),
        .I3(curr_state),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFBF004000000000)) 
    \ch_arb_cntr_reg[2]_i_1 
       (.I0(\ch_arb_cntr_reg_reg[3] [0]),
        .I1(s_axis_tready_arb_rs_in),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(\ch_arb_cntr_reg_reg[3] [1]),
        .I4(\ch_arb_cntr_reg_reg[3] [2]),
        .I5(curr_state),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFB0004FFFFFFFF)) 
    \ch_arb_cntr_reg[3]_i_1 
       (.I0(\ch_arb_cntr_reg_reg[3] [1]),
        .I1(load_s2),
        .I2(\ch_arb_cntr_reg_reg[3] [0]),
        .I3(\ch_arb_cntr_reg_reg[3] [2]),
        .I4(\ch_arb_cntr_reg_reg[3] [3]),
        .I5(curr_state),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[0]_i_1 
       (.I0(p_2_in),
        .I1(reg_slice_payload_in),
        .I2(Q_reg_1),
        .I3(\ch_mask_reg[0]_0 ),
        .O(\ch_mask_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[1]_i_1 
       (.I0(\ch_mask_reg[0]_0 ),
        .I1(reg_slice_payload_in),
        .I2(Q_reg_1),
        .I3(p_2_in),
        .O(\ch_mask_reg[1] ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFF0000)) 
    curr_state_i_1
       (.I0(\ch_arb_cntr_reg_reg[3] [3]),
        .I1(\ch_arb_cntr_reg_reg[3] [0]),
        .I2(\ch_arb_cntr_reg_reg[3] [1]),
        .I3(\ch_arb_cntr_reg_reg[3] [2]),
        .I4(load_s2),
        .I5(curr_state),
        .O(next_state));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_rev.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(areset_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFCFFFFFFF8888)) 
    \gfwd_rev.s_ready_i_i_1 
       (.I0(load_s1_from_s2),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I3(s_axis_tvalid_arb_rs_in),
        .I4(areset_d1),
        .I5(s_axis_tready_arb_rs_in),
        .O(\gfwd_rev.s_ready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.s_ready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.s_ready_i_i_1_n_0 ),
        .Q(s_axis_tready_arb_rs_in),
        .R(Q));
  LUT5 #(
    .INIT(32'hD0D0D072)) 
    \gfwd_rev.state[0]_i_1 
       (.I0(\gfwd_rev.state_reg[1]_0 ),
        .I1(\gfwd_rev.state_reg_n_0_[1] ),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1FF01F10)) 
    \gfwd_rev.state[1]_i_1 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\gfwd_rev.state_reg[1]_0 ),
        .I3(s_axis_tvalid_arb_rs_in),
        .I4(\gfwd_rev.state_reg_n_0_[1] ),
        .O(\gfwd_rev.state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[0]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg[1]_0 ),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg_n_0_[1] ),
        .S(Q));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(load_s1_from_s2),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1] ),
        .I3(load_s1),
        .I4(\gfwd_rev.storage_data1_reg[0]_0 ),
        .O(\gfwd_rev.storage_data1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[1]_i_1 
       (.I0(storage_data2[1]),
        .I1(load_s1_from_s2),
        .I2(reg_slice_payload_in),
        .I3(load_s1),
        .I4(reg_slice_payload_out),
        .O(\gfwd_rev.storage_data1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \gfwd_rev.storage_data1[1]_i_2 
       (.I0(\ch_arb_cntr_reg_reg[3] [2]),
        .I1(curr_state),
        .I2(\ch_arb_cntr_reg_reg[3] [1]),
        .I3(\ch_arb_cntr_reg_reg[3] [0]),
        .I4(load_s2),
        .I5(\ch_arb_cntr_reg_reg[3] [3]),
        .O(reg_slice_payload_in));
  LUT6 #(
    .INIT(64'hC0C0C0FFC0C0C0E0)) 
    \gfwd_rev.storage_data1[1]_i_3 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(load_s1_from_s2),
        .O(load_s1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[0]_i_1_n_0 ),
        .Q(\gfwd_rev.storage_data1_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[1]_i_1_n_0 ),
        .Q(reg_slice_payload_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \gfwd_rev.storage_data2[0]_i_1 
       (.I0(\vfifo_mm2s_channel_full_reg_reg[1]_0 ),
        .I1(Q_reg_2),
        .I2(p_2_in),
        .I3(ch_mask_mm2s),
        .I4(load_s2),
        .I5(storage_data2[0]),
        .O(\gfwd_rev.storage_data2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_rev.storage_data2[0]_i_2 
       (.I0(s_axis_tready_arb_rs_in),
        .I1(s_axis_tvalid_arb_rs_in),
        .O(load_s2));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \gfwd_rev.storage_data2[1]_i_1 
       (.I0(reg_slice_payload_in),
        .I1(s_axis_tready_arb_rs_in),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(storage_data2[1]),
        .O(\gfwd_rev.storage_data2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[0]_i_1_n_0 ),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[1]_i_1_n_0 ),
        .Q(storage_data2[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h02FF)) 
    ram_reg_0_1_0_3_i_1__0
       (.I0(\gfwd_rev.state_reg[1]_0 ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(mem_init_done_reg),
        .O(Q_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 ),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(ADDRD));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized0
   (\end_of_txn_reg[1] ,
    SR,
    E,
    D,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    \arb_granularity_reg[6] ,
    \end_of_txn_reg[1]_0 ,
    \end_of_txn_reg[0] ,
    \tstart_reg_reg[1] ,
    \tstart_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    Q,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    areset_d1_0,
    s_axis_tvalid,
    \gfwd_mode.areset_d1_reg ,
    tid_r,
    tstart_reg,
    \end_of_txn_reg[0]_0 ,
    \arb_granularity_reg[6]_0 ,
    \arb_granularity_reg[5] ,
    p_0_in,
    end_of_txn1,
    \s_axis_tid[0] );
  output \end_of_txn_reg[1] ;
  output [0:0]SR;
  output [0:0]E;
  output [8:0]D;
  output [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  output [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  output [0:0]\arb_granularity_reg[6] ;
  output \end_of_txn_reg[1]_0 ;
  output \end_of_txn_reg[0] ;
  output \tstart_reg_reg[1] ;
  output \tstart_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input areset_d1_0;
  input s_axis_tvalid;
  input \gfwd_mode.areset_d1_reg ;
  input tid_r;
  input [1:0]tstart_reg;
  input \end_of_txn_reg[0]_0 ;
  input [0:0]\arb_granularity_reg[6]_0 ;
  input \arb_granularity_reg[5] ;
  input p_0_in;
  input end_of_txn1;
  input [39:0]\s_axis_tid[0] ;

  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \arb_granularity_reg[5] ;
  wire [0:0]\arb_granularity_reg[6] ;
  wire [0:0]\arb_granularity_reg[6]_0 ;
  wire areset_d1_0;
  wire end_of_txn1;
  wire \end_of_txn_reg[0] ;
  wire \end_of_txn_reg[0]_0 ;
  wire \end_of_txn_reg[1] ;
  wire \end_of_txn_reg[1]_0 ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire p_0_in;
  wire p_0_out;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tvalid;
  wire tid_r;
  wire [1:0]tstart_reg;
  wire \tstart_reg_reg[0] ;
  wire \tstart_reg_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \arb_granularity[6]_i_1 
       (.I0(Q),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\end_of_txn_reg[1] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \arb_granularity[6]_i_2 
       (.I0(\arb_granularity_reg[6]_0 ),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\end_of_txn_reg[1] ),
        .O(\arb_granularity_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000CEE)) 
    \end_of_txn[0]_i_1 
       (.I0(\end_of_txn_reg[0]_0 ),
        .I1(end_of_txn1),
        .I2(\end_of_txn_reg[1] ),
        .I3(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I4(Q),
        .O(\end_of_txn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \end_of_txn[1]_i_1 
       (.I0(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I1(\end_of_txn_reg[1] ),
        .I2(\arb_granularity_reg[5] ),
        .I3(p_0_in),
        .O(\end_of_txn_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\end_of_txn_reg[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.storage_data1[32]_i_1 
       (.I0(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I1(\end_of_txn_reg[1] ),
        .I2(areset_d1_0),
        .O(E));
  LUT4 #(
    .INIT(16'h00A2)) 
    \gfwd_mode.storage_data1[39]_i_1 
       (.I0(s_axis_tvalid),
        .I1(\end_of_txn_reg[1] ),
        .I2(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(p_0_out));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gfwd_mode.storage_data1[7]_i_1 
       (.I0(tstart_reg[1]),
        .I1(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .I2(tstart_reg[0]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \gfwd_mode.storage_data1[9]_i_1__0 
       (.I0(\end_of_txn_reg[1] ),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\end_of_txn_reg[0]_0 ),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.storage_data1_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gfwd_mode.storage_data1[9]_i_2 
       (.I0(tid_r),
        .I1(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .O(D[8]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [0]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [10]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [11]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [12]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [13]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [14]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [15]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [16]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [17]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [18]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [19]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [1]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [20]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [21]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [22]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [23]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [24]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [25]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [26]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [27]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [28]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [29]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [2]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [30]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [31]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [32]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [33]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [34]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [35]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [36]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [37]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [38]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [39]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [3]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [4]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [5]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [6]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [7]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [8]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [9]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tstart_reg[0]_i_1 
       (.I0(D[6]),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\end_of_txn_reg[1] ),
        .I3(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .I4(tstart_reg[0]),
        .O(\tstart_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tstart_reg[1]_i_1 
       (.I0(D[6]),
        .I1(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .I2(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I3(\end_of_txn_reg[1] ),
        .I4(tstart_reg[1]),
        .O(\tstart_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized1
   (\gfwd_mode.storage_data1_reg[9]_0 ,
    valid_s2mm_awg2,
    E,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[9]_1 ,
    Q,
    aclk,
    \end_of_txn_reg[0] ,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    D);
  output \gfwd_mode.storage_data1_reg[9]_0 ;
  output valid_s2mm_awg2;
  output [0:0]E;
  output s_axis_tready;
  output [9:0]\gfwd_mode.storage_data1_reg[9]_1 ;
  input [0:0]Q;
  input aclk;
  input \end_of_txn_reg[0] ;
  input \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \end_of_txn_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[9]_0 ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_1 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire s_axis_tready;
  wire valid_s2mm_awg2;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\end_of_txn_reg[0] ),
        .Q(valid_s2mm_awg2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[9]_i_1 
       (.I0(valid_s2mm_awg2),
        .I1(\gfwd_mode.storage_data1_reg[9]_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[9]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h45)) 
    s_axis_tready_INST_0
       (.I0(\gfwd_mode.storage_data1_reg[9]_0 ),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized10
   (\gnstage1.q_dly_reg[0][0] ,
    enb_array,
    Q,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]enb_array;
  output [16:0]Q;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [16:0]D;

  wire [16:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire aclk;
  wire [15:0]enb_array;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;

  LUT5 #(
    .INIT(32'h08000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[16]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[15]),
        .O(enb_array[14]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[15]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(enb_array[9]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[2]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[14]),
        .O(enb_array[10]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[4]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[16]),
        .O(enb_array[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[12]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[3]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .O(enb_array[11]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[5]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[16]),
        .O(enb_array[7]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[13]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[14]),
        .O(enb_array[8]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized11
   (\gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tvalid_wr_in_i,
    E,
    we_int_12,
    \gfwd_mode.storage_data1_reg[12]_0 ,
    Q,
    aclk,
    valid_pkt_r_reg,
    ram_init_done_i_reg,
    valid_pkt_r_reg_0,
    tstart_reg);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int_12;
  output [13:0]\gfwd_mode.storage_data1_reg[12]_0 ;
  input [0:0]Q;
  input aclk;
  input valid_pkt_r_reg;
  input ram_init_done_i_reg;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]tstart_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [13:0]\gfwd_mode.storage_data1_reg[12]_0 ;
  wire ram_init_done_i_reg;
  wire s_axis_tvalid_wr_in_i;
  wire [13:0]tstart_reg;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;
  wire we_int_12;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_r_reg),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.m_valid_i_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[28]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[0]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[10]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[11]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[12]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[13]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[1]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[2]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[3]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[4]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[5]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[6]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[7]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[8]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[9]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg),
        .O(we_int_12));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized12
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    ena_array,
    Q,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [15:0]ena_array;
  output [28:0]Q;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [28:0]D;

  wire [28:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [0:0]E;
  wire [28:0]Q;
  wire aclk;
  wire [15:0]ena_array;
  wire \gfwd_mode.areset_d1_reg ;
  wire s_axis_tvalid_wr_in_i;

  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15 
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I3(Q[25]),
        .I4(Q[26]),
        .O(ena_array[13]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[9]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(ena_array[5]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(Q[28]),
        .O(ena_array[7]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[3]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[11]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22 
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I3(Q[25]),
        .I4(Q[26]),
        .O(ena_array[15]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23 
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(Q[25]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I4(Q[26]),
        .O(ena_array[12]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24 
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(Q[25]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I4(Q[26]),
        .O(ena_array[14]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[8]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[0]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(ena_array[4]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(Q[28]),
        .O(ena_array[6]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[2]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[10]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized13
   (D,
    s_axis_tvalid_wr_in_i,
    we_int_13,
    E,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    \gfwd_mode.areset_d1_reg ,
    \gpfs.prog_full_i_reg ,
    ram_init_done_i_reg);
  output [0:0]D;
  output s_axis_tvalid_wr_in_i;
  output we_int_13;
  output [0:0]E;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input \gfwd_mode.areset_d1_reg ;
  input \gpfs.prog_full_i_reg ;
  input ram_init_done_i_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire aclk;
  wire \gfwd_mode.areset_d1_reg ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire ram_init_done_i_reg;
  wire s_axis_tvalid_wr_in_i;
  wire we_int_13;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_reg ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.areset_d1_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1__0 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.areset_d1_reg ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(D),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg),
        .O(we_int_13));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized14
   (\gnstage1.q_dly_reg[0][0] ,
    enb_array,
    Q,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]enb_array;
  output [16:0]Q;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [16:0]D;

  wire [16:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire aclk;
  wire [15:0]enb_array;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;

  LUT5 #(
    .INIT(32'h08000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 
       (.I0(Q[16]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[15]),
        .O(enb_array[14]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[15]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(enb_array[9]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[3]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .O(enb_array[11]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[5]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[16]),
        .O(enb_array[7]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[13]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[14]),
        .O(enb_array[8]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[0]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[2]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[14]),
        .O(enb_array[10]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[4]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[16]),
        .O(enb_array[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[12]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized15
   (\gfwd_mode.storage_data1_reg[1] ,
    m_axi_awvalid_i,
    E,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpr1.dout_i_reg[37] ,
    Q,
    aclk,
    \gfwd_mode.areset_d1_reg_0 ,
    addr_ready_reg,
    addr_ready_reg_0,
    \gfwd_mode.m_valid_i_reg_0 ,
    p_2_out,
    D);
  output \gfwd_mode.storage_data1_reg[1] ;
  output m_axi_awvalid_i;
  output [0:0]E;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [42:0]\gpr1.dout_i_reg[37] ;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.areset_d1_reg_0 ;
  input addr_ready_reg;
  input addr_ready_reg_0;
  input [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  input p_2_out;
  input [40:0]D;

  wire [40:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire addr_ready_reg;
  wire addr_ready_reg_0;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gfwd_mode.areset_d1_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[1] ;
  wire [42:0]\gpr1.dout_i_reg[37] ;
  wire m_axi_awvalid_i;
  wire p_0_out;
  wire p_2_out;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__0 
       (.I0(m_axi_awvalid_i),
        .I1(p_2_out),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.storage_data1_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.areset_d1_reg_0 ),
        .Q(m_axi_awvalid_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \gfwd_mode.storage_data1[33]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[1] ),
        .I1(addr_ready_reg_0),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(addr_ready_reg),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[3]_i_1__0 
       (.I0(addr_ready_reg),
        .I1(\gfwd_mode.storage_data1_reg[1] ),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(\gpr1.dout_i_reg[37] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[37] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[6]),
        .Q(\gpr1.dout_i_reg[37] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[7]),
        .Q(\gpr1.dout_i_reg[37] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[8]),
        .Q(\gpr1.dout_i_reg[37] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[9]),
        .Q(\gpr1.dout_i_reg[37] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[10]),
        .Q(\gpr1.dout_i_reg[37] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[11]),
        .Q(\gpr1.dout_i_reg[37] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[12]),
        .Q(\gpr1.dout_i_reg[37] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[13]),
        .Q(\gpr1.dout_i_reg[37] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[14]),
        .Q(\gpr1.dout_i_reg[37] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[15]),
        .Q(\gpr1.dout_i_reg[37] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[16]),
        .Q(\gpr1.dout_i_reg[37] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[17]),
        .Q(\gpr1.dout_i_reg[37] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[18]),
        .Q(\gpr1.dout_i_reg[37] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[19]),
        .Q(\gpr1.dout_i_reg[37] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[20]),
        .Q(\gpr1.dout_i_reg[37] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[21]),
        .Q(\gpr1.dout_i_reg[37] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[22]),
        .Q(\gpr1.dout_i_reg[37] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[23]),
        .Q(\gpr1.dout_i_reg[37] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[24]),
        .Q(\gpr1.dout_i_reg[37] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[25]),
        .Q(\gpr1.dout_i_reg[37] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[26]),
        .Q(\gpr1.dout_i_reg[37] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[27]),
        .Q(\gpr1.dout_i_reg[37] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[28]),
        .Q(\gpr1.dout_i_reg[37] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[29]),
        .Q(\gpr1.dout_i_reg[37] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[30]),
        .Q(\gpr1.dout_i_reg[37] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[31]),
        .Q(\gpr1.dout_i_reg[37] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[32]),
        .Q(\gpr1.dout_i_reg[37] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[33]),
        .Q(\gpr1.dout_i_reg[37] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[34]),
        .Q(\gpr1.dout_i_reg[37] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(\gpr1.dout_i_reg[37] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[35]),
        .Q(\gpr1.dout_i_reg[37] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[36]),
        .Q(\gpr1.dout_i_reg[37] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[37]),
        .Q(\gpr1.dout_i_reg[37] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[38]),
        .Q(\gpr1.dout_i_reg[37] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[39]),
        .Q(\gpr1.dout_i_reg[37] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[40]),
        .Q(\gpr1.dout_i_reg[37] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[37] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[37] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[37] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[37] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[37] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized16
   (Q,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    aclk);
  output [31:0]Q;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  input aclk;

  wire [31:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized17
   (m_axi_wvalid_i,
    \gfwd_mode.storage_data1_reg[33]_0 ,
    \gfwd_mode.storage_data1_reg[4]_0 ,
    \aw_addr_r_reg[31] ,
    \burst_count_reg[6] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    addr_ready_reg,
    \gfwd_mode.m_valid_i_reg_1 ,
    Q,
    \burst_count_reg[6]_0 ,
    p_2_out_16,
    E,
    D);
  output m_axi_wvalid_i;
  output \gfwd_mode.storage_data1_reg[33]_0 ;
  output \gfwd_mode.storage_data1_reg[4]_0 ;
  output \aw_addr_r_reg[31] ;
  output \burst_count_reg[6] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input addr_ready_reg;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input [2:0]Q;
  input [6:0]\burst_count_reg[6]_0 ;
  input p_2_out_16;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [2:0]Q;
  wire aclk;
  wire addr_ready_reg;
  wire \aw_addr_r_reg[31] ;
  wire \burst_count_reg[6] ;
  wire [6:0]\burst_count_reg[6]_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[33]_0 ;
  wire \gfwd_mode.storage_data1_reg[4]_0 ;
  wire m_axi_wvalid_i;
  wire p_2_out_16;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0 
       (.I0(m_axi_wvalid_i),
        .I1(p_2_out_16),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT2 #(
    .INIT(4'hB)) 
    \aw_addr_r[31]_i_3 
       (.I0(\burst_count_reg[6] ),
        .I1(\burst_count_reg[6]_0 [6]),
        .O(\aw_addr_r_reg[31] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \burst_count[6]_i_3 
       (.I0(\burst_count_reg[6]_0 [4]),
        .I1(\burst_count_reg[6]_0 [2]),
        .I2(\burst_count_reg[6]_0 [0]),
        .I3(\burst_count_reg[6]_0 [1]),
        .I4(\burst_count_reg[6]_0 [3]),
        .I5(\burst_count_reg[6]_0 [5]),
        .O(\burst_count_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(m_axi_wvalid_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[33]_i_2 
       (.I0(addr_ready_reg),
        .I1(\gfwd_mode.m_valid_i_reg_1 ),
        .O(\gfwd_mode.storage_data1_reg[33]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gfwd_mode.storage_data1[4]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\gfwd_mode.storage_data1_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[33]_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized18
   (\gfwd_mode.storage_data1_reg[40] ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    E,
    next_state,
    ram_full_fb_i_reg,
    \gfwd_mode.storage_data1_reg[40]_1 ,
    D,
    m_axi_rready,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[31]_0 ,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    empty_fwft_i_reg,
    \gfwd_mode.m_valid_i_reg_1 ,
    m_axis_tready,
    \goreg_bm.dout_i_reg[6] ,
    curr_state_reg,
    \gpregsm1.curr_fwft_state_reg[0] ,
    curr_state_reg_0,
    \tlen_cntr_reg_reg[6] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    m_axi_rvalid,
    m_axi_rdata);
  output \gfwd_mode.storage_data1_reg[40] ;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output [0:0]E;
  output next_state;
  output ram_full_fb_i_reg;
  output \gfwd_mode.storage_data1_reg[40]_1 ;
  output [6:0]D;
  output m_axi_rready;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  output [31:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input empty_fwft_i_reg;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input m_axis_tready;
  input \goreg_bm.dout_i_reg[6] ;
  input curr_state_reg;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input curr_state_reg_0;
  input [6:0]\tlen_cntr_reg_reg[6] ;
  input [5:0]\goreg_bm.dout_i_reg[12] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[11] ;
  input \goreg_bm.dout_i_reg[9] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \goreg_bm.dout_i_reg[10] ;
  input m_axi_rvalid;
  input [31:0]m_axi_rdata;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_data;
  wire aclk;
  wire curr_state_i_2__0_n_0;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1[35]_i_4_n_0 ;
  wire \gfwd_mode.storage_data1[35]_i_5_n_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire \gfwd_mode.storage_data1_reg[40]_1 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire [5:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire next_state;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_reg;
  wire \tlen_cntr_reg[3]_i_2_n_0 ;
  wire \tlen_cntr_reg[4]_i_2_n_0 ;
  wire \tlen_cntr_reg[5]_i_2_n_0 ;
  wire \tlen_cntr_reg[6]_i_2_n_0 ;
  wire [6:0]\tlen_cntr_reg_reg[6] ;

  LUT4 #(
    .INIT(16'hAA80)) 
    curr_state_i_1__1
       (.I0(curr_state_i_2__0_n_0),
        .I1(accept_data),
        .I2(\goreg_bm.dout_i_reg[6] ),
        .I3(curr_state_reg),
        .O(next_state));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    curr_state_i_2__0
       (.I0(\gfwd_mode.storage_data1[35]_i_5_n_0 ),
        .I1(D[0]),
        .I2(D[5]),
        .I3(D[3]),
        .I4(D[6]),
        .I5(accept_data),
        .O(curr_state_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    curr_state_i_3__0
       (.I0(\gfwd_mode.storage_data1_reg[40]_0 ),
        .I1(empty_fwft_i_reg),
        .I2(\gfwd_mode.storage_data1_reg[40] ),
        .I3(\gfwd_mode.m_valid_i_reg_1 ),
        .I4(m_axis_tready),
        .O(accept_data));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.storage_data1_reg[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\gfwd_mode.storage_data1_reg[40]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    \gfwd_mode.storage_data1[31]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[40]_0 ),
        .I1(empty_fwft_i_reg),
        .I2(\gfwd_mode.storage_data1_reg[40] ),
        .I3(\gfwd_mode.m_valid_i_reg_1 ),
        .I4(m_axis_tready),
        .O(E));
  LUT6 #(
    .INIT(64'h0202020222022222)) 
    \gfwd_mode.storage_data1[31]_i_1__0 
       (.I0(m_axi_rvalid),
        .I1(\gfwd_mode.storage_data1_reg[40] ),
        .I2(\gfwd_mode.storage_data1_reg[40]_0 ),
        .I3(m_axis_tready),
        .I4(\gfwd_mode.m_valid_i_reg_1 ),
        .I5(empty_fwft_i_reg),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h444444444444444C)) 
    \gfwd_mode.storage_data1[35]_i_2 
       (.I0(curr_state_reg_0),
        .I1(accept_data),
        .I2(D[6]),
        .I3(D[3]),
        .I4(\gfwd_mode.storage_data1[35]_i_4_n_0 ),
        .I5(\gfwd_mode.storage_data1[35]_i_5_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[40]_1 ));
  LUT6 #(
    .INIT(64'hF60606F6FFFFFFFF)) 
    \gfwd_mode.storage_data1[35]_i_4 
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(\goreg_bm.dout_i_reg[12] [4]),
        .I2(curr_state_reg),
        .I3(\tlen_cntr_reg_reg[6] [5]),
        .I4(\tlen_cntr_reg[5]_i_2_n_0 ),
        .I5(D[0]),
        .O(\gfwd_mode.storage_data1[35]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFEFFF)) 
    \gfwd_mode.storage_data1[35]_i_5 
       (.I0(D[1]),
        .I1(D[2]),
        .I2(curr_state_reg),
        .I3(\tlen_cntr_reg[4]_i_2_n_0 ),
        .I4(\tlen_cntr_reg_reg[6] [4]),
        .O(\gfwd_mode.storage_data1[35]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[0]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[10]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[11]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[12]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[13]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[14]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[15]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[16]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[17]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[18]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[19]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[1]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[20]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[21]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[22]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[23]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[24]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[25]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[26]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[27]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[28]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[29]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[2]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[30]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[31]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[3]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[4]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[5]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[6]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[7]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[8]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1_reg[0]_0 ),
        .D(m_axi_rdata[9]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h11115155)) 
    m_axi_rready_INST_0
       (.I0(\gfwd_mode.storage_data1_reg[40] ),
        .I1(\gfwd_mode.storage_data1_reg[40]_0 ),
        .I2(m_axis_tready),
        .I3(\gfwd_mode.m_valid_i_reg_1 ),
        .I4(empty_fwft_i_reg),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'hAAA8AAAA0000AAAA)) 
    ram_full_fb_i_i_3
       (.I0(\gpregsm1.curr_fwft_state_reg[0] ),
        .I1(\gfwd_mode.storage_data1[35]_i_5_n_0 ),
        .I2(\gfwd_mode.storage_data1[35]_i_4_n_0 ),
        .I3(ram_full_fb_i_i_4_n_0),
        .I4(accept_data),
        .I5(curr_state_reg_0),
        .O(ram_full_fb_i_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF06F6F606)) 
    ram_full_fb_i_i_4
       (.I0(\goreg_bm.dout_i_reg[11] ),
        .I1(\goreg_bm.dout_i_reg[12] [5]),
        .I2(curr_state_reg),
        .I3(\tlen_cntr_reg[6]_i_2_n_0 ),
        .I4(\tlen_cntr_reg_reg[6] [6]),
        .I5(D[3]),
        .O(ram_full_fb_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h3C55)) 
    \tlen_cntr_reg[0]_i_1 
       (.I0(\goreg_bm.dout_i_reg[12] [0]),
        .I1(\tlen_cntr_reg_reg[6] [0]),
        .I2(accept_data),
        .I3(curr_state_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB400B4FFB4FFB400)) 
    \tlen_cntr_reg[1]_i_1 
       (.I0(\tlen_cntr_reg_reg[6] [0]),
        .I1(accept_data),
        .I2(\tlen_cntr_reg_reg[6] [1]),
        .I3(curr_state_reg),
        .I4(\goreg_bm.dout_i_reg[12] [1]),
        .I5(\goreg_bm.dout_i_reg[12] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE100E1FFE1FFE100)) 
    \tlen_cntr_reg[2]_i_1 
       (.I0(\tlen_cntr_reg_reg[6] [1]),
        .I1(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I2(\tlen_cntr_reg_reg[6] [2]),
        .I3(curr_state_reg),
        .I4(\goreg_bm.dout_i_reg[12] [2]),
        .I5(\goreg_bm.dout_i_reg[7] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \tlen_cntr_reg[3]_i_1 
       (.I0(\tlen_cntr_reg_reg[6] [2]),
        .I1(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I2(\tlen_cntr_reg_reg[6] [1]),
        .I3(\tlen_cntr_reg_reg[6] [3]),
        .I4(curr_state_reg),
        .I5(\goreg_bm.dout_i_reg[9] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFFFFFFF)) 
    \tlen_cntr_reg[3]_i_2 
       (.I0(\tlen_cntr_reg_reg[6] [0]),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.m_valid_i_reg_1 ),
        .I3(\gfwd_mode.storage_data1_reg[40] ),
        .I4(empty_fwft_i_reg),
        .I5(\gfwd_mode.storage_data1_reg[40]_0 ),
        .O(\tlen_cntr_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h909F9F90)) 
    \tlen_cntr_reg[4]_i_1 
       (.I0(\tlen_cntr_reg[4]_i_2_n_0 ),
        .I1(\tlen_cntr_reg_reg[6] [4]),
        .I2(curr_state_reg),
        .I3(\goreg_bm.dout_i_reg[12] [3]),
        .I4(\goreg_bm.dout_i_reg[9]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \tlen_cntr_reg[4]_i_2 
       (.I0(\tlen_cntr_reg_reg[6] [3]),
        .I1(\tlen_cntr_reg_reg[6] [1]),
        .I2(accept_data),
        .I3(\tlen_cntr_reg_reg[6] [0]),
        .I4(\tlen_cntr_reg_reg[6] [2]),
        .O(\tlen_cntr_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h909F9F90)) 
    \tlen_cntr_reg[5]_i_1 
       (.I0(\tlen_cntr_reg[5]_i_2_n_0 ),
        .I1(\tlen_cntr_reg_reg[6] [5]),
        .I2(curr_state_reg),
        .I3(\goreg_bm.dout_i_reg[12] [4]),
        .I4(\goreg_bm.dout_i_reg[10] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \tlen_cntr_reg[5]_i_2 
       (.I0(\tlen_cntr_reg_reg[6] [4]),
        .I1(\tlen_cntr_reg_reg[6] [2]),
        .I2(\tlen_cntr_reg_reg[6] [0]),
        .I3(accept_data),
        .I4(\tlen_cntr_reg_reg[6] [1]),
        .I5(\tlen_cntr_reg_reg[6] [3]),
        .O(\tlen_cntr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F606F606F60)) 
    \tlen_cntr_reg[6]_i_1 
       (.I0(\tlen_cntr_reg_reg[6] [6]),
        .I1(\tlen_cntr_reg[6]_i_2_n_0 ),
        .I2(curr_state_reg),
        .I3(\goreg_bm.dout_i_reg[12] [5]),
        .I4(\goreg_bm.dout_i_reg[10] ),
        .I5(\goreg_bm.dout_i_reg[12] [4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tlen_cntr_reg[6]_i_2 
       (.I0(\tlen_cntr_reg_reg[6] [5]),
        .I1(\tlen_cntr_reg_reg[6] [3]),
        .I2(\tlen_cntr_reg_reg[6] [1]),
        .I3(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I4(\tlen_cntr_reg_reg[6] [2]),
        .I5(\tlen_cntr_reg_reg[6] [4]),
        .O(\tlen_cntr_reg[6]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized19
   (m_axis_tvalid,
    Q_reg,
    Q_reg_0,
    m_axis_tlast,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    m_axis_tready,
    mem_init_done_reg,
    E,
    D);
  output m_axis_tvalid;
  output Q_reg;
  output Q_reg_0;
  output [39:0]m_axis_tlast;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input m_axis_tready;
  input mem_init_done_reg;
  input [0:0]E;
  input [39:0]D;

  wire [39:0]D;
  wire [0:0]E;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [39:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire mem_init_done_reg;
  wire [40:40]mm2s_to_switch_payload;

  LUT3 #(
    .INIT(8'h80)) 
    Q_i_5
       (.I0(mm2s_to_switch_payload),
        .I1(m_axis_tvalid),
        .I2(m_axis_tready),
        .O(Q_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(m_axis_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_tlast[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(m_axis_tlast[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(m_axis_tlast[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(m_axis_tlast[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(m_axis_tlast[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(m_axis_tlast[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(m_axis_tlast[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(m_axis_tlast[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(m_axis_tlast[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(m_axis_tlast[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(m_axis_tlast[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_tlast[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(m_axis_tlast[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(m_axis_tlast[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(m_axis_tlast[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(m_axis_tlast[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(m_axis_tlast[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(m_axis_tlast[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(m_axis_tlast[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(m_axis_tlast[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(m_axis_tlast[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(m_axis_tlast[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_tlast[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(m_axis_tlast[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(m_axis_tlast[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(m_axis_tlast[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(m_axis_tlast[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(m_axis_tlast[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(m_axis_tlast[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(m_axis_tlast[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(m_axis_tlast[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(m_axis_tlast[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(m_axis_tlast[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axis_tlast[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(mm2s_to_switch_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(m_axis_tlast[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(m_axis_tlast[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(m_axis_tlast[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(m_axis_tlast[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(m_axis_tlast[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(m_axis_tlast[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_1_0_3_i_1
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(mm2s_to_switch_payload),
        .I3(mem_init_done_reg),
        .O(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized2
   (\aw_addr_r_reg[31] ,
    tstart_reg,
    \no_of_bytes_reg[2] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    \burst_count_reg[6] ,
    \packet_cnt_reg[2] ,
    \gfwd_mode.storage_data1_reg[65] ,
    Q,
    \gfwd_mode.m_valid_i_reg_1 ,
    E,
    D);
  output \aw_addr_r_reg[31] ;
  output tstart_reg;
  output [7:0]\no_of_bytes_reg[2] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input \burst_count_reg[6] ;
  input \packet_cnt_reg[2] ;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input [0:0]Q;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]E;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \aw_addr_r_reg[31] ;
  wire \burst_count_reg[6] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [7:0]\no_of_bytes_reg[2] ;
  wire \packet_cnt_reg[2] ;
  wire [9:8]s2mm_to_awgen_payload;
  wire s2mm_to_awgen_tvalid;
  wire tstart_reg;

  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \aw_addr_r[31]_i_2 
       (.I0(\burst_count_reg[6] ),
        .I1(\packet_cnt_reg[2] ),
        .I2(s2mm_to_awgen_tvalid),
        .I3(s2mm_to_awgen_payload[8]),
        .I4(\gfwd_mode.storage_data1_reg[65] ),
        .I5(s2mm_to_awgen_payload[9]),
        .O(\aw_addr_r_reg[31] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s2mm_to_awgen_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(\no_of_bytes_reg[2] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(\no_of_bytes_reg[2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(\no_of_bytes_reg[2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(\no_of_bytes_reg[2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(\no_of_bytes_reg[2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(\no_of_bytes_reg[2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(\no_of_bytes_reg[2] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(\no_of_bytes_reg[2] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(s2mm_to_awgen_payload[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(s2mm_to_awgen_payload[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    tstart_i_2
       (.I0(Q),
        .I1(\no_of_bytes_reg[2] [7]),
        .I2(\gfwd_mode.m_valid_i_reg_1 ),
        .O(tstart_reg));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized3
   (areset_d1_0,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ,
    E,
    we_int,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i_reg,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \gfwd_mode.storage_data1_reg[32]_1 );
  output areset_d1_0;
  output \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  output [0:0]E;
  output we_int;
  output [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i_reg;
  input [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  input [32:0]\gfwd_mode.storage_data1_reg[32]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1_0;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_1 ;
  wire [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  wire ram_init_done_i_reg;
  wire we_int;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(areset_d1_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[66]_i_1 
       (.I0(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .I1(areset_d1_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [0]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [10]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [11]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [12]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [13]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [14]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [15]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [16]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [17]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [18]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [19]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [1]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [20]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [21]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [22]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [23]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [24]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [25]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [26]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [27]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [28]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [29]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [2]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [30]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [31]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [32]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [3]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [4]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [5]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [6]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [7]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [8]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_1 [9]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__0
       (.I0(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .I1(ram_init_done_i_reg),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized4
   (\burst_count_reg[0] ,
    \aw_addr_r_reg[31] ,
    \packet_cnt_reg[5] ,
    \gfwd_mode.storage_data1_reg[1]_0 ,
    \aw_id_r_reg[0] ,
    addr_rollover_r_reg,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    addr_ready,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.storage_data1_reg[6]_0 ,
    areset_d1_3,
    \aw_id_r_reg[0]_0 ,
    E,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output \burst_count_reg[0] ;
  output [0:0]\aw_addr_r_reg[31] ;
  output [0:0]\packet_cnt_reg[5] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  output \aw_id_r_reg[0] ;
  output [65:0]addr_rollover_r_reg;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input addr_ready;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[6]_0 ;
  input areset_d1_3;
  input [0:0]\aw_id_r_reg[0]_0 ;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [33:0]D;

  wire [33:0]D;
  wire [0:0]E;
  wire aclk;
  wire addr_ready;
  wire [65:0]addr_rollover_r_reg;
  wire areset_d1_3;
  wire [0:0]\aw_addr_r_reg[31] ;
  wire \aw_id_r_reg[0] ;
  wire [0:0]\aw_id_r_reg[0]_0 ;
  wire \burst_count_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[6]_0 ;
  wire [0:0]mcdf_to_awgen_payload;
  wire [0:0]\packet_cnt_reg[5] ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \aw_addr_r[31]_i_1 
       (.I0(\burst_count_reg[0] ),
        .I1(addr_ready),
        .I2(\gfwd_mode.m_valid_i_reg_1 ),
        .O(\aw_addr_r_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \aw_id_r[0]_i_1 
       (.I0(\burst_count_reg[0] ),
        .I1(addr_ready),
        .I2(\gfwd_mode.m_valid_i_reg_1 ),
        .I3(mcdf_to_awgen_payload),
        .I4(\aw_id_r_reg[0]_0 ),
        .O(\aw_id_r_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\burst_count_reg[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[32]_i_1__0 
       (.I0(\burst_count_reg[0] ),
        .I1(areset_d1_3),
        .O(\gfwd_mode.storage_data1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(mcdf_to_awgen_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(addr_rollover_r_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(addr_rollover_r_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(addr_rollover_r_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(addr_rollover_r_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(addr_rollover_r_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(addr_rollover_r_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(addr_rollover_r_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(addr_rollover_r_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(addr_rollover_r_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(addr_rollover_r_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(addr_rollover_r_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(addr_rollover_r_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(addr_rollover_r_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(addr_rollover_r_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(addr_rollover_r_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(addr_rollover_r_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(addr_rollover_r_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(addr_rollover_r_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(addr_rollover_r_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(addr_rollover_r_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(addr_rollover_r_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(addr_rollover_r_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(addr_rollover_r_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(addr_rollover_r_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(addr_rollover_r_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(addr_rollover_r_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(addr_rollover_r_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(addr_rollover_r_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(addr_rollover_r_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(addr_rollover_r_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(addr_rollover_r_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(addr_rollover_r_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(addr_rollover_r_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(addr_rollover_r_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(addr_rollover_r_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(addr_rollover_r_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(addr_rollover_r_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(addr_rollover_r_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(addr_rollover_r_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(addr_rollover_r_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(addr_rollover_r_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(addr_rollover_r_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [16]),
        .Q(addr_rollover_r_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(addr_rollover_r_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [17]),
        .Q(addr_rollover_r_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [18]),
        .Q(addr_rollover_r_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [19]),
        .Q(addr_rollover_r_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [20]),
        .Q(addr_rollover_r_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [21]),
        .Q(addr_rollover_r_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [22]),
        .Q(addr_rollover_r_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [23]),
        .Q(addr_rollover_r_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [24]),
        .Q(addr_rollover_r_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .Q(addr_rollover_r_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [26]),
        .Q(addr_rollover_r_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(addr_rollover_r_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [27]),
        .Q(addr_rollover_r_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [28]),
        .Q(addr_rollover_r_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [29]),
        .Q(addr_rollover_r_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [30]),
        .Q(addr_rollover_r_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [31]),
        .Q(addr_rollover_r_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(addr_rollover_r_reg[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [32]),
        .Q(addr_rollover_r_reg[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(addr_rollover_r_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(addr_rollover_r_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(addr_rollover_r_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(addr_rollover_r_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \packet_cnt[5]_i_2 
       (.I0(\burst_count_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[6]_0 ),
        .O(\packet_cnt_reg[5] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized5
   (\active_ch_dly_reg[0][0] ,
    \gin_reg.rd_pntr_pf_dly_reg[9] ,
    we_int_9,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i_reg);
  output \active_ch_dly_reg[0][0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[9] ;
  output we_int_9;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i_reg;

  wire aclk;
  wire \active_ch_dly_reg[0][0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[9] ;
  wire ram_init_done_i_reg;
  wire we_int_9;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(\active_ch_dly_reg[0][0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .I1(ram_init_done_i_reg),
        .O(we_int_9));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized7
   (\gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tvalid_wr_in_i,
    E,
    we_int_10,
    \gfwd_mode.storage_data1_reg[14]_0 ,
    Q,
    aclk,
    addr_ready_reg,
    ram_init_done_i_reg,
    \gfwd_mode.areset_d1_reg_0 ,
    addr_rollover_r_reg);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int_10;
  output [15:0]\gfwd_mode.storage_data1_reg[14]_0 ;
  input [0:0]Q;
  input aclk;
  input [0:0]addr_ready_reg;
  input ram_init_done_i_reg;
  input [0:0]\gfwd_mode.areset_d1_reg_0 ;
  input [15:0]addr_rollover_r_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire [15:0]addr_rollover_r_reg;
  wire [0:0]\gfwd_mode.areset_d1_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[14]_0 ;
  wire ram_init_done_i_reg;
  wire s_axis_tvalid_wr_in_i;
  wire we_int_10;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_ready_reg),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.m_valid_i_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[30]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[0]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[10]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[11]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[12]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[13]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[14]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[15]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[1]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[2]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[3]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[4]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[5]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[6]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[7]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[8]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[9]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg),
        .O(we_int_10));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    ena_array,
    Q,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [15:0]ena_array;
  output [30:0]Q;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [30:0]D;

  wire [30:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [0:0]E;
  wire [30:0]Q;
  wire aclk;
  wire [15:0]ena_array;
  wire \gfwd_mode.areset_d1_reg ;
  wire s_axis_tvalid_wr_in_i;

  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[27]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I4(Q[28]),
        .O(ena_array[12]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I3(Q[27]),
        .I4(Q[28]),
        .O(ena_array[13]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[27]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I4(Q[28]),
        .O(ena_array[14]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[30]),
        .O(ena_array[4]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[0]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[2]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[30]),
        .O(ena_array[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[10]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[15]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[9]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[30]),
        .O(ena_array[5]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[3]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[30]),
        .O(ena_array[7]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[11]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[8]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized9
   (D,
    s_axis_tvalid_wr_in_i,
    E,
    we_int_11,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    \gfwd_mode.areset_d1_reg ,
    Q_reg,
    ram_init_done_i_reg);
  output [0:0]D;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int_11;
  input \gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input \gfwd_mode.areset_d1_reg ;
  input Q_reg;
  input ram_init_done_i_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire Q_reg;
  wire aclk;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire ram_init_done_i_reg;
  wire s_axis_tvalid_wr_in_i;
  wire we_int_11;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.areset_d1_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.areset_d1_reg ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1_reg[0] ),
        .Q(D),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg),
        .O(we_int_11));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized0
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;
  wire [8:0]ram_doutb;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;

  axi_vfifo_ctrl_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D[8:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[2].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 (\ramloop[15].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 (\ramloop[14].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 (\ramloop[13].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .DOBDO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOPBDOP(\ramloop[3].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:12]),
        .ram_doutb(ram_doutb));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .ram_doutb(ram_doutb));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized10 \ramloop[10].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[10]),
        .enb_array(enb_array[10]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[10].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized11 \ramloop[11].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[11]),
        .enb_array(enb_array[11]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[11].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized12 \ramloop[12].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[12]),
        .enb_array(enb_array[12]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[12].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized13 \ramloop[13].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[13]),
        .enb_array(enb_array[13]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[13].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized14 \ramloop[14].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[14]),
        .enb_array(enb_array[14]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[14].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized15 \ramloop[15].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[15]),
        .enb_array(enb_array[15]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[15].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized16 \ramloop[16].ram.r 
       (.D(D[9]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [9]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized17 \ramloop[17].ram.r 
       (.D(D[10]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [10]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized18 \ramloop[18].ram.r 
       (.D(D[11]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [11]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized19 \ramloop[19].ram.r 
       (.D(D[12]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [12]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[1].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized20 \ramloop[20].ram.r 
       (.D(D[13]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [13]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized21 \ramloop[21].ram.r 
       (.D(D[14]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] [30:14]));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[2]),
        .enb_array(enb_array[2]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[2].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized3 \ramloop[3].ram.r 
       (.DOBDO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOPBDOP(\ramloop[3].ram.r_n_8 ),
        .Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[3]),
        .enb_array(enb_array[3]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized4 \ramloop[4].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[4]),
        .enb_array(enb_array[4]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[4].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized5 \ramloop[5].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[5]),
        .enb_array(enb_array[5]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[5].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized6 \ramloop[6].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[6]),
        .enb_array(enb_array[6]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[6].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized7 \ramloop[7].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[7]),
        .enb_array(enb_array[7]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[7].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized8 \ramloop[8].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[8]),
        .enb_array(enb_array[8]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[8].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized9 \ramloop[9].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[9]),
        .enb_array(enb_array[9]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[9].ram.r_n_8 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized1
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;
  wire [8:0]ram_doutb;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;

  axi_vfifo_ctrl_0_blk_mem_gen_mux__parameterized2 \has_mux_b.B 
       (.D(D[8:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[2].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 (\ramloop[15].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 (\ramloop[14].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 (\ramloop[13].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .DOBDO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOPBDOP(\ramloop[3].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:12]),
        .ram_doutb(ram_doutb));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized22 \ramloop[0].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .ram_doutb(ram_doutb));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized32 \ramloop[10].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[10]),
        .enb_array(enb_array[10]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[10].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized33 \ramloop[11].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[11]),
        .enb_array(enb_array[11]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[11].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized34 \ramloop[12].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[12]),
        .enb_array(enb_array[12]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[12].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized35 \ramloop[13].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[13]),
        .enb_array(enb_array[13]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[13].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized36 \ramloop[14].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[14]),
        .enb_array(enb_array[14]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[14].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized37 \ramloop[15].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[15]),
        .enb_array(enb_array[15]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[15].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized38 \ramloop[16].ram.r 
       (.D(D[9]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] ({\gfwd_mode.storage_data1_reg[28] [28:13],\gfwd_mode.storage_data1_reg[28] [9]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized39 \ramloop[17].ram.r 
       (.D(D[10]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] ({\gfwd_mode.storage_data1_reg[28] [28:13],\gfwd_mode.storage_data1_reg[28] [10]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized40 \ramloop[18].ram.r 
       (.D(D[11]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] ({\gfwd_mode.storage_data1_reg[28] [28:13],\gfwd_mode.storage_data1_reg[28] [11]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized41 \ramloop[19].ram.r 
       (.D(D[12]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] [28:12]));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized23 \ramloop[1].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[1].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized24 \ramloop[2].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[2]),
        .enb_array(enb_array[2]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[2].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized25 \ramloop[3].ram.r 
       (.DOBDO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOPBDOP(\ramloop[3].ram.r_n_8 ),
        .Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[3]),
        .enb_array(enb_array[3]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized26 \ramloop[4].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[4]),
        .enb_array(enb_array[4]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[4].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized27 \ramloop[5].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[5]),
        .enb_array(enb_array[5]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[5].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized28 \ramloop[6].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[6]),
        .enb_array(enb_array[6]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[6].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized29 \ramloop[7].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[7]),
        .enb_array(enb_array[7]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[7].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized30 \ramloop[8].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[8]),
        .enb_array(enb_array[8]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[8].ram.r_n_8 ));
  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized31 \ramloop[9].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[9]),
        .enb_array(enb_array[9]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[9].ram.r_n_8 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized42 \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_mux__parameterized0
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    ram_doutb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 );
  output [8:0]D;
  input bram_rd_en;
  input [3:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]ram_doutb;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;

  wire [8:0]D;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [3:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[0]_i_4_n_0 ;
  wire \gstage1.q_dly[0]_i_5_n_0 ;
  wire \gstage1.q_dly[0]_i_6_n_0 ;
  wire \gstage1.q_dly[0]_i_7_n_0 ;
  wire \gstage1.q_dly[1]_i_4_n_0 ;
  wire \gstage1.q_dly[1]_i_5_n_0 ;
  wire \gstage1.q_dly[1]_i_6_n_0 ;
  wire \gstage1.q_dly[1]_i_7_n_0 ;
  wire \gstage1.q_dly[2]_i_4_n_0 ;
  wire \gstage1.q_dly[2]_i_5_n_0 ;
  wire \gstage1.q_dly[2]_i_6_n_0 ;
  wire \gstage1.q_dly[2]_i_7_n_0 ;
  wire \gstage1.q_dly[3]_i_4_n_0 ;
  wire \gstage1.q_dly[3]_i_5_n_0 ;
  wire \gstage1.q_dly[3]_i_6_n_0 ;
  wire \gstage1.q_dly[3]_i_7_n_0 ;
  wire \gstage1.q_dly[4]_i_4_n_0 ;
  wire \gstage1.q_dly[4]_i_5_n_0 ;
  wire \gstage1.q_dly[4]_i_6_n_0 ;
  wire \gstage1.q_dly[4]_i_7_n_0 ;
  wire \gstage1.q_dly[5]_i_4_n_0 ;
  wire \gstage1.q_dly[5]_i_5_n_0 ;
  wire \gstage1.q_dly[5]_i_6_n_0 ;
  wire \gstage1.q_dly[5]_i_7_n_0 ;
  wire \gstage1.q_dly[6]_i_4_n_0 ;
  wire \gstage1.q_dly[6]_i_5_n_0 ;
  wire \gstage1.q_dly[6]_i_6_n_0 ;
  wire \gstage1.q_dly[6]_i_7_n_0 ;
  wire \gstage1.q_dly[7]_i_4_n_0 ;
  wire \gstage1.q_dly[7]_i_5_n_0 ;
  wire \gstage1.q_dly[7]_i_6_n_0 ;
  wire \gstage1.q_dly[7]_i_7_n_0 ;
  wire \gstage1.q_dly[8]_i_4_n_0 ;
  wire \gstage1.q_dly[8]_i_5_n_0 ;
  wire \gstage1.q_dly[8]_i_6_n_0 ;
  wire \gstage1.q_dly[8]_i_7_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[1]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[1]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[2]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[2]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[3]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[3]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[4]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[4]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[5]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[5]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[6]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[6]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[7]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[7]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[8]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[8]_i_3_n_0 ;
  wire [8:0]ram_doutb;
  wire [3:0]sel_pipe;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_4 
       (.I0(DOBDO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[0]),
        .O(\gstage1.q_dly[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .O(\gstage1.q_dly[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [0]),
        .O(\gstage1.q_dly[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [0]),
        .O(\gstage1.q_dly[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_4 
       (.I0(DOBDO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[1]),
        .O(\gstage1.q_dly[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .O(\gstage1.q_dly[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [1]),
        .O(\gstage1.q_dly[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [1]),
        .O(\gstage1.q_dly[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_4 
       (.I0(DOBDO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[2]),
        .O(\gstage1.q_dly[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .O(\gstage1.q_dly[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [2]),
        .O(\gstage1.q_dly[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [2]),
        .O(\gstage1.q_dly[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_4 
       (.I0(DOBDO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[3]),
        .O(\gstage1.q_dly[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .O(\gstage1.q_dly[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [3]),
        .O(\gstage1.q_dly[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [3]),
        .O(\gstage1.q_dly[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_4 
       (.I0(DOBDO[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[4]),
        .O(\gstage1.q_dly[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .O(\gstage1.q_dly[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [4]),
        .O(\gstage1.q_dly[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [4]),
        .O(\gstage1.q_dly[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_4 
       (.I0(DOBDO[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[5]),
        .O(\gstage1.q_dly[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .O(\gstage1.q_dly[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [5]),
        .O(\gstage1.q_dly[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [5]),
        .O(\gstage1.q_dly[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_4 
       (.I0(DOBDO[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[6]),
        .O(\gstage1.q_dly[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .O(\gstage1.q_dly[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [6]),
        .O(\gstage1.q_dly[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [6]),
        .O(\gstage1.q_dly[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_4 
       (.I0(DOBDO[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[7]),
        .O(\gstage1.q_dly[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .O(\gstage1.q_dly[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [7]),
        .O(\gstage1.q_dly[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [7]),
        .O(\gstage1.q_dly[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_4 
       (.I0(DOPBDOP),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[8]),
        .O(\gstage1.q_dly[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(\gstage1.q_dly[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ),
        .O(\gstage1.q_dly[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ),
        .O(\gstage1.q_dly[8]_i_7_n_0 ));
  MUXF8 \gstage1.q_dly_reg[0]_i_1 
       (.I0(\gstage1.q_dly_reg[0]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[0]_i_3_n_0 ),
        .O(D[0]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[0]_i_2 
       (.I0(\gstage1.q_dly[0]_i_4_n_0 ),
        .I1(\gstage1.q_dly[0]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[0]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[0]_i_3 
       (.I0(\gstage1.q_dly[0]_i_6_n_0 ),
        .I1(\gstage1.q_dly[0]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[0]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[1]_i_1 
       (.I0(\gstage1.q_dly_reg[1]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[1]_i_3_n_0 ),
        .O(D[1]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[1]_i_2 
       (.I0(\gstage1.q_dly[1]_i_4_n_0 ),
        .I1(\gstage1.q_dly[1]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[1]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[1]_i_3 
       (.I0(\gstage1.q_dly[1]_i_6_n_0 ),
        .I1(\gstage1.q_dly[1]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[1]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[2]_i_1 
       (.I0(\gstage1.q_dly_reg[2]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[2]_i_3_n_0 ),
        .O(D[2]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[2]_i_2 
       (.I0(\gstage1.q_dly[2]_i_4_n_0 ),
        .I1(\gstage1.q_dly[2]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[2]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[2]_i_3 
       (.I0(\gstage1.q_dly[2]_i_6_n_0 ),
        .I1(\gstage1.q_dly[2]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[2]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[3]_i_1 
       (.I0(\gstage1.q_dly_reg[3]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[3]_i_3_n_0 ),
        .O(D[3]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[3]_i_2 
       (.I0(\gstage1.q_dly[3]_i_4_n_0 ),
        .I1(\gstage1.q_dly[3]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[3]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[3]_i_3 
       (.I0(\gstage1.q_dly[3]_i_6_n_0 ),
        .I1(\gstage1.q_dly[3]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[3]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[4]_i_1 
       (.I0(\gstage1.q_dly_reg[4]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[4]_i_3_n_0 ),
        .O(D[4]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[4]_i_2 
       (.I0(\gstage1.q_dly[4]_i_4_n_0 ),
        .I1(\gstage1.q_dly[4]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[4]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[4]_i_3 
       (.I0(\gstage1.q_dly[4]_i_6_n_0 ),
        .I1(\gstage1.q_dly[4]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[4]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[5]_i_1 
       (.I0(\gstage1.q_dly_reg[5]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[5]_i_3_n_0 ),
        .O(D[5]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[5]_i_2 
       (.I0(\gstage1.q_dly[5]_i_4_n_0 ),
        .I1(\gstage1.q_dly[5]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[5]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[5]_i_3 
       (.I0(\gstage1.q_dly[5]_i_6_n_0 ),
        .I1(\gstage1.q_dly[5]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[5]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[6]_i_1 
       (.I0(\gstage1.q_dly_reg[6]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[6]_i_3_n_0 ),
        .O(D[6]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[6]_i_2 
       (.I0(\gstage1.q_dly[6]_i_4_n_0 ),
        .I1(\gstage1.q_dly[6]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[6]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[6]_i_3 
       (.I0(\gstage1.q_dly[6]_i_6_n_0 ),
        .I1(\gstage1.q_dly[6]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[6]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[7]_i_1 
       (.I0(\gstage1.q_dly_reg[7]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[7]_i_3_n_0 ),
        .O(D[7]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[7]_i_2 
       (.I0(\gstage1.q_dly[7]_i_4_n_0 ),
        .I1(\gstage1.q_dly[7]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[7]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[7]_i_3 
       (.I0(\gstage1.q_dly[7]_i_6_n_0 ),
        .I1(\gstage1.q_dly[7]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[7]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[8]_i_1 
       (.I0(\gstage1.q_dly_reg[8]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[8]_i_3_n_0 ),
        .O(D[8]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[8]_i_2 
       (.I0(\gstage1.q_dly[8]_i_4_n_0 ),
        .I1(\gstage1.q_dly[8]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[8]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[8]_i_3 
       (.I0(\gstage1.q_dly[8]_i_6_n_0 ),
        .I1(\gstage1.q_dly[8]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[8]_i_3_n_0 ),
        .S(sel_pipe[2]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_mux__parameterized2
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    ram_doutb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 );
  output [8:0]D;
  input bram_rd_en;
  input [3:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]ram_doutb;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;

  wire [8:0]D;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [3:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[0]_i_4__0_n_0 ;
  wire \gstage1.q_dly[0]_i_5__0_n_0 ;
  wire \gstage1.q_dly[0]_i_6__0_n_0 ;
  wire \gstage1.q_dly[0]_i_7__0_n_0 ;
  wire \gstage1.q_dly[1]_i_4__0_n_0 ;
  wire \gstage1.q_dly[1]_i_5__0_n_0 ;
  wire \gstage1.q_dly[1]_i_6__0_n_0 ;
  wire \gstage1.q_dly[1]_i_7__0_n_0 ;
  wire \gstage1.q_dly[2]_i_4__0_n_0 ;
  wire \gstage1.q_dly[2]_i_5__0_n_0 ;
  wire \gstage1.q_dly[2]_i_6__0_n_0 ;
  wire \gstage1.q_dly[2]_i_7__0_n_0 ;
  wire \gstage1.q_dly[3]_i_4__0_n_0 ;
  wire \gstage1.q_dly[3]_i_5__0_n_0 ;
  wire \gstage1.q_dly[3]_i_6__0_n_0 ;
  wire \gstage1.q_dly[3]_i_7__0_n_0 ;
  wire \gstage1.q_dly[4]_i_4__0_n_0 ;
  wire \gstage1.q_dly[4]_i_5__0_n_0 ;
  wire \gstage1.q_dly[4]_i_6__0_n_0 ;
  wire \gstage1.q_dly[4]_i_7__0_n_0 ;
  wire \gstage1.q_dly[5]_i_4__0_n_0 ;
  wire \gstage1.q_dly[5]_i_5__0_n_0 ;
  wire \gstage1.q_dly[5]_i_6__0_n_0 ;
  wire \gstage1.q_dly[5]_i_7__0_n_0 ;
  wire \gstage1.q_dly[6]_i_4__0_n_0 ;
  wire \gstage1.q_dly[6]_i_5__0_n_0 ;
  wire \gstage1.q_dly[6]_i_6__0_n_0 ;
  wire \gstage1.q_dly[6]_i_7__0_n_0 ;
  wire \gstage1.q_dly[7]_i_4__0_n_0 ;
  wire \gstage1.q_dly[7]_i_5__0_n_0 ;
  wire \gstage1.q_dly[7]_i_6__0_n_0 ;
  wire \gstage1.q_dly[7]_i_7__0_n_0 ;
  wire \gstage1.q_dly[8]_i_4__0_n_0 ;
  wire \gstage1.q_dly[8]_i_5__0_n_0 ;
  wire \gstage1.q_dly[8]_i_6__0_n_0 ;
  wire \gstage1.q_dly[8]_i_7__0_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[1]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[1]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[2]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[2]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[3]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[3]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[4]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[4]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[5]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[5]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[6]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[6]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[7]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[7]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[8]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[8]_i_3__0_n_0 ;
  wire [8:0]ram_doutb;
  wire [3:0]sel_pipe;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_4__0 
       (.I0(DOBDO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[0]),
        .O(\gstage1.q_dly[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .O(\gstage1.q_dly[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [0]),
        .O(\gstage1.q_dly[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [0]),
        .O(\gstage1.q_dly[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_4__0 
       (.I0(DOBDO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[1]),
        .O(\gstage1.q_dly[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .O(\gstage1.q_dly[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [1]),
        .O(\gstage1.q_dly[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [1]),
        .O(\gstage1.q_dly[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_4__0 
       (.I0(DOBDO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[2]),
        .O(\gstage1.q_dly[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .O(\gstage1.q_dly[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [2]),
        .O(\gstage1.q_dly[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [2]),
        .O(\gstage1.q_dly[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_4__0 
       (.I0(DOBDO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[3]),
        .O(\gstage1.q_dly[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .O(\gstage1.q_dly[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [3]),
        .O(\gstage1.q_dly[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [3]),
        .O(\gstage1.q_dly[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_4__0 
       (.I0(DOBDO[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[4]),
        .O(\gstage1.q_dly[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .O(\gstage1.q_dly[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [4]),
        .O(\gstage1.q_dly[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [4]),
        .O(\gstage1.q_dly[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_4__0 
       (.I0(DOBDO[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[5]),
        .O(\gstage1.q_dly[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .O(\gstage1.q_dly[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [5]),
        .O(\gstage1.q_dly[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [5]),
        .O(\gstage1.q_dly[5]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_4__0 
       (.I0(DOBDO[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[6]),
        .O(\gstage1.q_dly[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .O(\gstage1.q_dly[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [6]),
        .O(\gstage1.q_dly[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [6]),
        .O(\gstage1.q_dly[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_4__0 
       (.I0(DOBDO[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[7]),
        .O(\gstage1.q_dly[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .O(\gstage1.q_dly[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [7]),
        .O(\gstage1.q_dly[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [7]),
        .O(\gstage1.q_dly[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_4__0 
       (.I0(DOPBDOP),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[8]),
        .O(\gstage1.q_dly[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(\gstage1.q_dly[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ),
        .O(\gstage1.q_dly[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ),
        .O(\gstage1.q_dly[8]_i_7__0_n_0 ));
  MUXF8 \gstage1.q_dly_reg[0]_i_1__0 
       (.I0(\gstage1.q_dly_reg[0]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[0]_i_3__0_n_0 ),
        .O(D[0]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[0]_i_2__0 
       (.I0(\gstage1.q_dly[0]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[0]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[0]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[0]_i_3__0 
       (.I0(\gstage1.q_dly[0]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[0]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[0]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[1]_i_1__0 
       (.I0(\gstage1.q_dly_reg[1]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[1]_i_3__0_n_0 ),
        .O(D[1]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[1]_i_2__0 
       (.I0(\gstage1.q_dly[1]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[1]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[1]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[1]_i_3__0 
       (.I0(\gstage1.q_dly[1]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[1]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[1]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[2]_i_1__0 
       (.I0(\gstage1.q_dly_reg[2]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[2]_i_3__0_n_0 ),
        .O(D[2]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[2]_i_2__0 
       (.I0(\gstage1.q_dly[2]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[2]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[2]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[2]_i_3__0 
       (.I0(\gstage1.q_dly[2]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[2]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[2]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[3]_i_1__0 
       (.I0(\gstage1.q_dly_reg[3]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[3]_i_3__0_n_0 ),
        .O(D[3]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[3]_i_2__0 
       (.I0(\gstage1.q_dly[3]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[3]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[3]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[3]_i_3__0 
       (.I0(\gstage1.q_dly[3]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[3]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[3]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[4]_i_1__0 
       (.I0(\gstage1.q_dly_reg[4]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[4]_i_3__0_n_0 ),
        .O(D[4]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[4]_i_2__0 
       (.I0(\gstage1.q_dly[4]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[4]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[4]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[4]_i_3__0 
       (.I0(\gstage1.q_dly[4]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[4]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[4]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[5]_i_1__0 
       (.I0(\gstage1.q_dly_reg[5]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[5]_i_3__0_n_0 ),
        .O(D[5]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[5]_i_2__0 
       (.I0(\gstage1.q_dly[5]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[5]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[5]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[5]_i_3__0 
       (.I0(\gstage1.q_dly[5]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[5]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[5]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[6]_i_1__0 
       (.I0(\gstage1.q_dly_reg[6]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[6]_i_3__0_n_0 ),
        .O(D[6]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[6]_i_2__0 
       (.I0(\gstage1.q_dly[6]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[6]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[6]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[6]_i_3__0 
       (.I0(\gstage1.q_dly[6]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[6]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[6]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[7]_i_1__0 
       (.I0(\gstage1.q_dly_reg[7]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[7]_i_3__0_n_0 ),
        .O(D[7]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[7]_i_2__0 
       (.I0(\gstage1.q_dly[7]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[7]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[7]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[7]_i_3__0 
       (.I0(\gstage1.q_dly[7]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[7]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[7]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[8]_i_1__0 
       (.I0(\gstage1.q_dly_reg[8]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[8]_i_3__0_n_0 ),
        .O(D[8]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[8]_i_2__0 
       (.I0(\gstage1.q_dly[8]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[8]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[8]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[8]_i_3__0 
       (.I0(\gstage1.q_dly[8]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[8]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[8]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized0
   (ram_doutb,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [8:0]ram_doutb;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [8:0]ram_doutb;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .ram_doutb(ram_doutb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized1
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized10
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized11
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized12
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized13
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized14
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized15
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized16
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized17
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized18
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized19
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized2
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized20
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized21
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized22
   (ram_doutb,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [8:0]ram_doutb;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [8:0]ram_doutb;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .ram_doutb(ram_doutb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized23
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized24
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized25
   (DOBDO,
    DOPBDOP,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized25 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized26
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized26 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized27
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized27 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized28
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized28 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized29
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized29 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized3
   (DOBDO,
    DOPBDOP,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized30
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized30 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized31
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized31 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized32
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized32 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized33
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized33 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized34
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized34 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized35
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized35 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized36
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized36 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized37
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized37 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized38
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized38 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized39
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized39 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized4
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized40
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized40 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized41
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized41 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized42
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized42 \prim_noinit.ram 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized5
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized6
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized7
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized8
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized9
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_rd_en_i;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({\gfwd_mode.storage_data1_reg[33] [15:8],\gfwd_mode.storage_data1_reg[33] [6:0],\gfwd_mode.storage_data1_reg[33] [32]}),
        .DIBDI(\gfwd_mode.storage_data1_reg[33] [31:16]),
        .DIPADIP({1'b0,\gfwd_mode.storage_data1_reg[33] [7]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO(D[32:17]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ram_rd_en_i),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized0
   (ram_doutb,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [8:0]ram_doutb;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [8:0]ram_doutb;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],ram_doutb[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],ram_doutb[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized1
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized10
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized11
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized12
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized13
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized14
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized15
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized16
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized17
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized18
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized19
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized2
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized20
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized21
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized22
   (ram_doutb,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [8:0]ram_doutb;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [8:0]ram_doutb;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],ram_doutb[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],ram_doutb[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized23
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized24
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized25
   (DOBDO,
    DOPBDOP,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized26
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized27
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized28
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized29
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized3
   (DOBDO,
    DOPBDOP,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized30
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized31
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized32
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized33
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized34
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized35
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized36
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized37
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized38
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized39
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized4
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized40
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized41
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized42
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [13:13]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[7:4],1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[14:12],1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[7:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,D[13],doutb,D[12],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[11:8]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ram_empty_fb_i_reg),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized5
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized6
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized7
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized8
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized9
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_top
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized0
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized1
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized1
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized3
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized5
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized0
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized0 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized1
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized1 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized2 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module axi_vfifo_ctrl_0_bram_top
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized1 bmg
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module axi_vfifo_ctrl_0_bram_top__parameterized0
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized3 bmg
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [12:0]S;
  input [0:0]A;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__3 xst_addsub
       (.A({1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_47
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [12:0]Q;
  input [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__2 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_48
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]D;
  input [12:0]Q;
  input [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]D;
  wire [12:0]Q;
  wire aclk;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_65
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [12:0]S;
  input [0:0]A;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv xst_addsub
       (.A({1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_66
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [12:0]Q;
  input [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__5 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_67
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]D;
  input [12:0]Q;
  input [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]D;
  wire [12:0]Q;
  wire aclk;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__4 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized10
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized5 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized12
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized7 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized14
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized9 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized16
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized11 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized18
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized13 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized20
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized15 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized22
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized17 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized24
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized19 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized26
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized21 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized28
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized23 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized6
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized8
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized3 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0_dmem
   (Q,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[45] ,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [40:0]Q;
  input aclk;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [40:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [1:0]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [3:2]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [13:12]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [15:14]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [19:18]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [21:20]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [25:24]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [27:26]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [31:30]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [33:32]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [37:36]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [39:38]),
        .DIC({1'b0,\gfwd_mode.storage_data1_reg[45] [40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [7:6]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [9:8]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0_dmem_110
   (Q,
    aclk,
    E,
    I129,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [40:0]Q;
  input aclk;
  input [0:0]E;
  input [40:0]I129;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [40:0]I129;
  wire [40:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I129[1:0]),
        .DIB(I129[3:2]),
        .DIC(I129[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I129[13:12]),
        .DIB(I129[15:14]),
        .DIC(I129[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I129[19:18]),
        .DIB(I129[21:20]),
        .DIC(I129[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I129[25:24]),
        .DIB(I129[27:26]),
        .DIC(I129[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I129[31:30]),
        .DIB(I129[33:32]),
        .DIC(I129[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I129[37:36]),
        .DIB(I129[39:38]),
        .DIC({1'b0,I129[40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I129[7:6]),
        .DIB(I129[9:8]),
        .DIC(I129[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0_dmem__parameterized0
   (\gpr1.dout_i_reg[6]_0 ,
    Q,
    \goreg_dm.dout_i_reg[5] ,
    empty_fwft_i_reg,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    ram_empty_fb_i_reg,
    p_0_out,
    aclk);
  output \gpr1.dout_i_reg[6]_0 ;
  output [6:0]Q;
  input \goreg_dm.dout_i_reg[5] ;
  input empty_fwft_i_reg;
  input \gpfs.prog_full_i_reg ;
  input curr_state_reg;
  input [0:0]ram_empty_fb_i_reg;
  input [6:0]p_0_out;
  input aclk;

  wire [6:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire empty_fwft_i_reg;
  wire \goreg_dm.dout_i_reg[5] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire [6:0]p_0_out;
  wire [0:0]ram_empty_fb_i_reg;

  LUT4 #(
    .INIT(16'h0002)) 
    \gpr1.dout_i[6]_i_2 
       (.I0(\goreg_dm.dout_i_reg[5] ),
        .I1(empty_fwft_i_reg),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(curr_state_reg),
        .O(\gpr1.dout_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0_dmem__parameterized1
   (dout_i,
    ram_empty_fb_i_reg,
    \aw_id_r_reg[0] ,
    aclk);
  output [0:0]dout_i;
  input ram_empty_fb_i_reg;
  input \aw_id_r_reg[0] ;
  input aclk;

  wire aclk;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire ram_empty_fb_i_reg;

  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(\aw_id_r_reg[0] ),
        .Q(dout_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo
   (ram_empty_fb_i_reg,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_16 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_6 ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [3:0]p_0_out;
  wire [3:0]p_10_out;
  wire [3:0]p_11_out;
  wire p_2_out;
  wire p_6_out;
  wire [4:1]plusOp;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_rd_logic_93 \gntv_or_sync_fifo.gl0.rd 
       (.D(plusOp),
        .E(ram_rd_en_i),
        .Q({RD_RST,rd_rst_i}),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_11_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .\gfwd_mode.m_valid_i_reg (E),
        .\goreg_dm.dout_i_reg[40] (\gntv_or_sync_fifo.gl0.rd_n_16 ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg));
  axi_vfifo_ctrl_0_wr_logic_94 \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .D(plusOp),
        .E(E),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[1] (p_10_out),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_memory \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_16 ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gcc0.gc0.count_d1_reg[3] (p_10_out),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i),
        .\m_axi_awid[0] (\m_axi_awid[0] ));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo_105
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I129);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I129;

  wire [0:0]E;
  wire [40:0]I129;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_16 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_7 ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [3:0]p_0_out;
  wire [3:0]p_10_out;
  wire [3:0]p_11_out;
  wire p_2_out;
  wire p_6_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_3;

  axi_vfifo_ctrl_0_rd_logic_106 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .E(ram_rd_en_i),
        .Q({rstblk_n_3,rd_rst_i}),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_11_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\goreg_dm.dout_i_reg[40] (\gntv_or_sync_fifo.gl0.rd_n_16 ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_7 ),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg));
  axi_vfifo_ctrl_0_wr_logic_107 \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_2),
        .D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .E(E),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[1] (p_10_out),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_7 ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_memory_108 \gntv_or_sync_fifo.mem 
       (.E(E),
        .I129(I129),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gcc0.gc0.count_d1_reg[3] (p_10_out),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_16 ));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0_109 rstblk
       (.AR(rstblk_n_2),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] ({rstblk_n_3,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dout_i;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [4:0]\grss.rsts/c1/v1_reg ;
  wire [3:1]\grss.rsts/c2/v1_reg ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire [4:1]\gwss.wsts/c1/v1_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [8:0]p_0_out;
  wire [8:0]p_10_out;
  wire [8:2]p_11_out;
  wire p_6_out;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire [7:2]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_3;

  axi_vfifo_ctrl_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .E(p_6_out),
        .Q({rstblk_n_3,rd_rst_i}),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[6] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[8] ({p_10_out[8],p_10_out[1:0]}),
        .\gcc0.gc0.count_reg[8] (p_11_out),
        .\goreg_bm.dout_i_reg[32] (dout_i),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(\grss.rsts/c1/v1_reg [4]),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c1/v1_reg [3:0]),
        .wr_pntr_plus1_pad(\gwss.gpf.wrpf/p_3_out ));
  axi_vfifo_ctrl_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_2),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_10_out),
        .E(p_6_out),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\grss.rsts/c1/v1_reg [4]),
        .\gc0.count_d1_reg[8]_0 (\gwss.wsts/c1/v1_reg ),
        .\gc0.count_d1_reg[8]_1 (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_empty_fb_i_reg(\grss.rsts/c2/v1_reg ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(\grss.rsts/c1/v1_reg [3:0]),
        .wr_pntr_plus1_pad(\gwss.gpf.wrpf/p_3_out ));
  axi_vfifo_ctrl_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] (dout_i),
        .ram_rd_en_i(ram_rd_en_i));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized2 rstblk
       (.AR(rstblk_n_2),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] ({rstblk_n_3,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized1
   (rst_full_gen_i,
    ram_full_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.state_reg[0] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_full_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output Q_reg;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input \gpfs.prog_full_i_reg_1 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire Q_reg;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [6:3]ar_fifo_payload;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_22 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_8 ;
  wire \gntv_or_sync_fifo.mem_n_0 ;
  wire \gntv_or_sync_fifo.mem_n_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire \gwss.wsts/ram_full_comb ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [3:0]p_11_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .Q({RD_RST,rd_rst_i}),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_reg(\gntv_or_sync_fifo.mem_n_0 ),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_d1_reg[3]_0 (\gntv_or_sync_fifo.gl0.rd_n_22 ),
        .\gc0.count_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_8 ),
        .\gcc0.gc0.count_d1_reg[3] (\gpr1.dout_i_reg[1] ),
        .\gcc0.gc0.count_reg[3] (p_11_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gnstage1.q_dly_reg[1][0]_0 (E),
        .\goreg_dm.dout_i_reg[5] (\gntv_or_sync_fifo.mem_n_1 ),
        .\goreg_dm.dout_i_reg[6] (ar_fifo_payload),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[6] (\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .\pkt_cnt_reg_reg[5] (D[5:2]),
        .\pkt_cnt_reg_reg[5]_0 (\pkt_cnt_reg_reg[5] ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .D({\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 }),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(p_11_out),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_1 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_8 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_22 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.D(D[1:0]),
        .E(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .Q({ar_fifo_payload,\gfwd_mode.storage_data1_reg[0] }),
        .aclk(aclk),
        .curr_state_reg(\gntv_or_sync_fifo.mem_n_1 ),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_reg(curr_state_reg),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[6] (\gntv_or_sync_fifo.mem_n_0 ),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[1] (\pkt_cnt_reg_reg[5] [1:0]),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_5 ));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized3 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized2
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_14,
    ram_empty_fb_i_reg,
    s_axis_payload_wr_out_i,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    ram_full_fb_i_reg,
    \tlen_cntr_reg_reg[6]_0 ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    argen_to_tdf_tvalid,
    curr_state);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_14;
  output ram_empty_fb_i_reg;
  output [7:0]s_axis_payload_wr_out_i;
  output \gfwd_mode.storage_data1_reg[40] ;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output ram_full_fb_i_reg;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input argen_to_tdf_tvalid;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [0:0]adjusted_rd_pntr_wr_inv_pad;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire dout_i;
  wire empty_fwft_i_7;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_26 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_27 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_28 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [3:0]\grss.rsts/c1/v1_reg ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire [8:0]p_0_out;
  wire [8:0]p_10_out;
  wire [7:0]p_11_out;
  wire p_2_out;
  wire p_2_out_0;
  wire prog_full_i_14;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire [7:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i_4;
  wire rstblk_n_3;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_26 ),
        .E(E),
        .Q({RD_RST,rd_rst_i}),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_27 ),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out[8]),
        .\gcc0.gc0.count_reg[7] (p_11_out),
        .\goreg_bm.dout_i_reg[14] (dout_i),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_28 ),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c1/v1_reg ),
        .v1_reg_1(\grss.rsts/c2/v1_reg ),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_10_out),
        .E(E),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_28 ),
        .\gc0.count_d1_reg[8]_0 (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rstblk_n_3),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .prog_full_i_14(prog_full_i_14),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_27 ),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_ff_i(rst_full_ff_i),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c2/v1_reg ),
        .v1_reg_1(\gwss.wsts/c1/v1_reg ),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gpregsm1.curr_fwft_state_reg[0] (dout_i),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_26 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized5 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(rstblk_n_3),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i_4(rst_full_gen_i_4));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized3
   (rst_full_gen_i_9,
    ram_full_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    S2MM_BRESP_ERR_INTR_reg,
    dout_i,
    Q_reg,
    prog_full_i_15,
    empty_fwft_i_reg,
    Q_reg_0,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    we_bcnt,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    E,
    \aw_id_r_reg[0] ,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_9;
  output ram_full_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output S2MM_BRESP_ERR_INTR_reg;
  output [0:0]dout_i;
  output Q_reg;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output Q_reg_0;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output we_bcnt;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \aw_id_r_reg[0] ;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;
  input mem_init_done;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire RD_RST;
  wire S2MM_BRESP_ERR_INTR_reg;
  wire WR_RST;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire [0:0]adjusted_rd_pntr_wr_inv_pad;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire [1:0]empty_fwft_i_reg;
  wire \gntv_or_sync_fifo.gl0.rd_n_13 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_21 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_10 ;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwss.wsts/ram_full_comb ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [5:0]p_11_out;
  wire prog_full_i_15;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire [5:0]rd_pntr_plus1;
  wire rst_full_ff_i;
  wire rst_full_gen_i_9;
  wire we_bcnt;

  axi_vfifo_ctrl_0_rd_logic__parameterized2 \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .Q(RD_RST),
        .Q_reg(Q_reg_0),
        .S2MM_BRESP_ERR_INTR_reg(S2MM_BRESP_ERR_INTR_reg),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[5] ({rd_pntr_plus1[5],rd_pntr_plus1[3:0]}),
        .\gcc0.gc0.count_d1_reg[1] (\gntv_or_sync_fifo.gl0.wr_n_10 ),
        .\gcc0.gc0.count_d1_reg[5] (\gpr1.dout_i_reg[0] ),
        .\gcc0.gc0.count_reg[5] (p_11_out),
        .\gpr1.dout_i_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_gen_i_9(rst_full_gen_i_9),
        .we_bcnt(we_bcnt),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0_wr_logic__parameterized2 \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .E(\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] (\gpr1.dout_i_reg[0]_0 ),
        .\gc0.count_reg[5] ({rd_pntr_plus1[5],rd_pntr_plus1[3:0]}),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .prog_full_i_15(prog_full_i_15),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_10 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(E),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0_memory__parameterized3 \gntv_or_sync_fifo.mem 
       (.Q_reg(Q_reg),
        .aclk(aclk),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0]_1 ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_2 ));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized6 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,\goreg_dm.dout_i_reg[0] }),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i_9(rst_full_gen_i_9));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top
   (ram_empty_fb_i_reg,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo \grf.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top_103
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I129);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I129;

  wire [0:0]E;
  wire [40:0]I129;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo_105 \grf.rf 
       (.E(E),
        .I129(I129),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized1
   (rst_full_gen_i,
    ram_full_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.state_reg[0] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_full_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output Q_reg;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input \gpfs.prog_full_i_reg_1 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized2
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_14,
    ram_empty_fb_i_reg,
    s_axis_payload_wr_out_i,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    ram_full_fb_i_reg,
    \tlen_cntr_reg_reg[6]_0 ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    argen_to_tdf_tvalid,
    curr_state);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_14;
  output ram_empty_fb_i_reg;
  output [7:0]s_axis_payload_wr_out_i;
  output \gfwd_mode.storage_data1_reg[40] ;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output ram_full_fb_i_reg;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input argen_to_tdf_tvalid;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_7;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire prog_full_i_14;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_gen_i_4;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out(p_2_out),
        .prog_full_i_14(prog_full_i_14),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized3
   (rst_full_gen_i_9,
    ram_full_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    S2MM_BRESP_ERR_INTR_reg,
    dout_i,
    Q_reg,
    prog_full_i_15,
    empty_fwft_i_reg,
    Q_reg_0,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    we_bcnt,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    E,
    \aw_id_r_reg[0] ,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_9;
  output ram_full_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output S2MM_BRESP_ERR_INTR_reg;
  output [0:0]dout_i;
  output Q_reg;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output Q_reg_0;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output we_bcnt;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \aw_id_r_reg[0] ;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;
  input mem_init_done;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire S2MM_BRESP_ERR_INTR_reg;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire [1:0]empty_fwft_i_reg;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire prog_full_i_15;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_gen_i_9;
  wire we_bcnt;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized3 \grf.rf 
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S2MM_BRESP_ERR_INTR_reg(S2MM_BRESP_ERR_INTR_reg),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .prog_full_i_15(prog_full_i_15),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1
   (ram_empty_fb_i_reg,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_101
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I129);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I129;

  wire [0:0]E;
  wire [40:0]I129;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth_102 inst_fifo_gen
       (.E(E),
        .I129(I129),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized1
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized0 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized3
   (rst_full_gen_i,
    ram_full_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.state_reg[0] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_full_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output Q_reg;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input \gpfs.prog_full_i_reg_1 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized5
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_14,
    ram_empty_fb_i_reg,
    s_axis_payload_wr_out_i,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    ram_full_fb_i_reg,
    \tlen_cntr_reg_reg[6]_0 ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    argen_to_tdf_tvalid,
    curr_state);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_14;
  output ram_empty_fb_i_reg;
  output [7:0]s_axis_payload_wr_out_i;
  output \gfwd_mode.storage_data1_reg[40] ;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output ram_full_fb_i_reg;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input argen_to_tdf_tvalid;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_7;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire prog_full_i_14;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_gen_i_4;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized2 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out(p_2_out),
        .prog_full_i_14(prog_full_i_14),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized7
   (rst_full_gen_i_9,
    ram_full_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    S2MM_BRESP_ERR_INTR_reg,
    dout_i,
    Q_reg,
    prog_full_i_15,
    empty_fwft_i_reg,
    Q_reg_0,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    we_bcnt,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    E,
    \aw_id_r_reg[0] ,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_9;
  output ram_full_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output S2MM_BRESP_ERR_INTR_reg;
  output [0:0]dout_i;
  output Q_reg;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output Q_reg_0;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output we_bcnt;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \aw_id_r_reg[0] ;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;
  input mem_init_done;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire S2MM_BRESP_ERR_INTR_reg;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire [1:0]empty_fwft_i_reg;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire prog_full_i_15;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_gen_i_9;
  wire we_bcnt;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized3 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S2MM_BRESP_ERR_INTR_reg(S2MM_BRESP_ERR_INTR_reg),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .prog_full_i_15(prog_full_i_15),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized0
   (ram_empty_fb_i_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    p_2_out,
    E,
    m_axi_wvalid_i,
    ram_full_fb_i_reg,
    comp1);
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input p_2_out;
  input [0:0]E;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;
  input comp1;

  wire [0:0]E;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hFAFA22FAAAAA22AA)) 
    ram_empty_fb_i_i_1__3
       (.I0(p_2_out),
        .I1(comp0),
        .I2(E),
        .I3(m_axi_wvalid_i),
        .I4(ram_full_fb_i_reg),
        .I5(comp1),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized1
   (comp1,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] );
  output comp1;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;

  wire comp1;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [1:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gcc0.gc0.count_d1_reg[6] ,v1_reg[0]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[1]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized2
   (ram_full_comb,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    rst_full_gen_i,
    E,
    comp1,
    m_axi_wvalid_i,
    ram_full_fb_i_reg);
  output ram_full_comb;
  input [3:0]v1_reg;
  input [0:0]\gc0.count_d1_reg[8] ;
  input rst_full_gen_i;
  input [0:0]E;
  input comp1;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire comp0;
  wire comp1;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire m_axi_wvalid_i;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'h131313130F000000)) 
    ram_full_fb_i_i_1__3
       (.I0(comp0),
        .I1(rst_full_gen_i),
        .I2(E),
        .I3(comp1),
        .I4(m_axi_wvalid_i),
        .I5(ram_full_fb_i_reg),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized3
   (comp1,
    v1_reg_0,
    \gc0.count_d1_reg[8] );
  output comp1;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8] ;

  wire comp1;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [0:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[8] [2:0],v1_reg_0}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] [3]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized4
   (ram_empty_fb_i_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    p_2_out_0,
    E,
    comp1,
    \gpregsm1.curr_fwft_state_reg[0] ,
    curr_state_reg);
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input p_2_out_0;
  input [0:0]E;
  input comp1;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input curr_state_reg;

  wire [0:0]E;
  wire comp0;
  wire comp1;
  wire curr_state_reg;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire p_2_out_0;
  wire ram_empty_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'h4F4C4F4C4C4C4F4C)) 
    ram_empty_fb_i_i_1__1
       (.I0(comp0),
        .I1(p_2_out_0),
        .I2(E),
        .I3(comp1),
        .I4(\gpregsm1.curr_fwft_state_reg[0] ),
        .I5(curr_state_reg),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized5
   (comp1,
    v1_reg_1,
    \gc0.count_reg[8] );
  output comp1;
  input [3:0]v1_reg_1;
  input \gc0.count_reg[8] ;

  wire comp1;
  wire \gc0.count_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized6
   (comp0,
    v1_reg,
    \gc0.count_d1_reg[8] );
  output comp0;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;

  wire comp0;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized7
   (ram_full_comb,
    v1_reg_1,
    \gcc0.gc0.count_reg[8] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    comp0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    p_2_out_0);
  output ram_full_comb;
  input [3:0]v1_reg_1;
  input \gcc0.gc0.count_reg[8] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input comp0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input p_2_out_0;

  wire [0:0]E;
  wire comp0;
  wire comp1;
  wire \gcc0.gc0.count_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out_0;
  wire ram_full_comb;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gcc0.gc0.count_reg[8] }));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F000F)) 
    ram_full_fb_i_i_1__1
       (.I0(E),
        .I1(comp1),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(comp0),
        .I4(\gpregsm1.curr_fwft_state_reg[0] ),
        .I5(p_2_out_0),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth
   (ram_empty_fb_i_reg,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_top \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth_102
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I129);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I129;

  wire [0:0]E;
  wire [40:0]I129;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_top_103 \gconvfifo.rf 
       (.E(E),
        .I129(I129),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized1
   (rst_full_gen_i,
    ram_full_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.state_reg[0] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_full_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output Q_reg;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input \gpfs.prog_full_i_reg_1 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized2
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_14,
    ram_empty_fb_i_reg,
    s_axis_payload_wr_out_i,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    ram_full_fb_i_reg,
    \tlen_cntr_reg_reg[6]_0 ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    argen_to_tdf_tvalid,
    curr_state);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_14;
  output ram_empty_fb_i_reg;
  output [7:0]s_axis_payload_wr_out_i;
  output \gfwd_mode.storage_data1_reg[40] ;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output ram_full_fb_i_reg;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input argen_to_tdf_tvalid;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_7;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire prog_full_i_14;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_gen_i_4;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out(p_2_out),
        .prog_full_i_14(prog_full_i_14),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized3
   (rst_full_gen_i_9,
    ram_full_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    S2MM_BRESP_ERR_INTR_reg,
    dout_i,
    Q_reg,
    prog_full_i_15,
    empty_fwft_i_reg,
    Q_reg_0,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    we_bcnt,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    E,
    \aw_id_r_reg[0] ,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_9;
  output ram_full_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output S2MM_BRESP_ERR_INTR_reg;
  output [0:0]dout_i;
  output Q_reg;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output Q_reg_0;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output we_bcnt;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \aw_id_r_reg[0] ;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;
  input mem_init_done;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire S2MM_BRESP_ERR_INTR_reg;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire [1:0]empty_fwft_i_reg;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire prog_full_i_15;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_gen_i_9;
  wire we_bcnt;

  axi_vfifo_ctrl_0_fifo_generator_top__parameterized3 \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S2MM_BRESP_ERR_INTR_reg(S2MM_BRESP_ERR_INTR_reg),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .prog_full_i_15(prog_full_i_15),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss
   (ram_rd_en_i,
    ram_wr_en_i,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg_0 ,
    Q_reg,
    ram_empty_fb_i_reg,
    aclk,
    AR,
    E,
    \greg.ram_rd_en_i_reg_0 ,
    rst_full_ff_i,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.state_reg[0] ,
    D);
  output ram_rd_en_i;
  output ram_wr_en_i;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output \gpfs.prog_full_i_reg_0 ;
  output Q_reg;
  input [0:0]ram_empty_fb_i_reg;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg_0 ;
  input rst_full_ff_i;
  input \gpfs.prog_full_i_reg_1 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire Q_reg;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \greg.ram_rd_en_i_reg_0 ;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;

  LUT3 #(
    .INIT(8'h10)) 
    Q_i_3__0
       (.I0(\FSM_onehot_gfwd_rev.state_reg[0] ),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(\gfwd_rev.state_reg[0] ),
        .O(Q_reg));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(diff_pntr_pad[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(diff_pntr_pad[4]));
  LUT4 #(
    .INIT(16'h0008)) 
    \gpfs.prog_full_i_i_2 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_reg_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg.ram_rd_en_i_reg_0 ),
        .PRE(rst_full_ff_i),
        .Q(\FSM_onehot_gfwd_rev.state_reg[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_empty_fb_i_reg),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss_111
   (\gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.s_ready_i_reg ,
    p_6_out,
    aclk,
    AR,
    E,
    rst_full_ff_i,
    rst_full_gen_i,
    prog_full_i,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  output \gfwd_rev.s_ready_i_reg ;
  input p_6_out;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input prog_full_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_i_1__1__0_n_0 ;
  wire \gpfs.prog_full_i_i_2__4_n_0 ;
  wire \gpfs.prog_full_i_i_3__2_n_0 ;
  wire \gpfs.prog_full_i_i_4__0_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire p_6_out;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_gfwd_rev.state[3]_i_3 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(prog_full_i),
        .O(\gfwd_rev.s_ready_i_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__1__0 
       (.I0(\gpfs.prog_full_i_i_2__4_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__2_n_0 ),
        .I2(\gpfs.prog_full_i_i_4__0_n_0 ),
        .I3(rst_full_gen_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \gpfs.prog_full_i_i_2__4 
       (.I0(rst_full_gen_i),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .O(\gpfs.prog_full_i_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \gpfs.prog_full_i_i_3__2 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .O(\gpfs.prog_full_i_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__1__0_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(\gpfs.prog_full_i_reg_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss_95
   (\gno_bkp_on_tready.s_axis_tready_i_reg ,
    p_6_out,
    aclk,
    AR,
    E,
    rst_full_ff_i,
    rst_full_gen_i,
    \gpfs.prog_full_i_reg_0 ,
    prog_full_i,
    D);
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input p_6_out;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input \gpfs.prog_full_i_reg_0 ;
  input prog_full_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_i_1__2_n_0 ;
  wire \gpfs.prog_full_i_i_2__2_n_0 ;
  wire \gpfs.prog_full_i_i_3__0_n_0 ;
  wire \gpfs.prog_full_i_i_4_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire p_6_out;
  wire prog_full_i;
  wire prog_full_i__0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(diff_pntr_pad[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(diff_pntr_pad[4]));
  LUT3 #(
    .INIT(8'h01)) 
    \gno_bkp_on_tready.s_axis_tready_i_i_1 
       (.I0(prog_full_i__0),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(prog_full_i),
        .O(\gno_bkp_on_tready.s_axis_tready_i_reg ));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__2 
       (.I0(\gpfs.prog_full_i_i_2__2_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__0_n_0 ),
        .I2(\gpfs.prog_full_i_i_4_n_0 ),
        .I3(rst_full_gen_i),
        .I4(prog_full_i__0),
        .O(\gpfs.prog_full_i_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \gpfs.prog_full_i_i_2__2 
       (.I0(rst_full_gen_i),
        .I1(diff_pntr_pad[4]),
        .I2(diff_pntr_pad[3]),
        .I3(diff_pntr_pad[2]),
        .O(\gpfs.prog_full_i_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \gpfs.prog_full_i_i_3__0 
       (.I0(diff_pntr_pad[1]),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .O(\gpfs.prog_full_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[4]),
        .I2(diff_pntr_pad[2]),
        .I3(diff_pntr_pad[1]),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__2_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(prog_full_i__0));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized0
   (\gpfs.prog_full_i_reg_0 ,
    E,
    aclk,
    AR,
    \gfwd_mode.m_valid_i_reg ,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_pntr_plus1_pad,
    S,
    \gcc0.gc0.count_reg[6] ,
    \gcc0.gc0.count_reg[8] );
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input [8:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [3:0]\gcc0.gc0.count_reg[6] ;
  input [1:0]\gcc0.gc0.count_reg[8] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]S;
  wire aclk;
  wire eqOp;
  wire [3:0]\gcc0.gc0.count_reg[6] ;
  wire [1:0]\gcc0.gc0.count_reg[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_7 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_i_1__0__0_n_0 ;
  wire \gpfs.prog_full_i_i_3__1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [8:0]wr_pntr_plus1_pad;
  wire [3:1]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_7 }),
        .S({S,1'b0}));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[7:4]),
        .O({\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7 }),
        .S(\gcc0.gc0.count_reg[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED [3:1],\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wr_pntr_plus1_pad[8]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED [3:2],\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7 }),
        .S({1'b0,1'b0,\gcc0.gc0.count_reg[8] }));
  LUT5 #(
    .INIT(32'h51550040)) 
    \gpfs.prog_full_i_i_1__0__0 
       (.I0(rst_full_gen_i),
        .I1(eqOp),
        .I2(ram_wr_en_i),
        .I3(ram_rd_en_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__0__0_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \gpfs.prog_full_i_i_2__3 
       (.I0(\gpfs.prog_full_i_i_3__1_n_0 ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .O(eqOp));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \gpfs.prog_full_i_i_3__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .O(\gpfs.prog_full_i_i_3__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__0__0_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(\gpfs.prog_full_i_reg_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized1
   (ram_rd_en_i_5,
    ram_wr_en_i_6,
    prog_full_i_14,
    \gpfs.prog_full_i_reg_0 ,
    ram_empty_fb_i_reg,
    aclk,
    AR,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    rst_full_ff_i,
    wr_pntr_plus1_pad,
    S,
    \gcc0.gc0.count_reg[6] ,
    \gcc0.gc0.count_reg[8] );
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output prog_full_i_14;
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]ram_empty_fb_i_reg;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input rst_full_ff_i;
  input [8:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [3:0]\gcc0.gc0.count_reg[6] ;
  input [1:0]\gcc0.gc0.count_reg[8] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]S;
  wire aclk;
  wire [9:1]diff_pntr_pad;
  wire [3:0]\gcc0.gc0.count_reg[6] ;
  wire [1:0]\gcc0.gc0.count_reg[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 ;
  wire \gpfs.prog_full_i_i_3_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [9:0]plusOp;
  wire prog_full_i_14;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_ff_i;
  wire [8:0]wr_pntr_plus1_pad;
  wire [3:1]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O(plusOp[3:0]),
        .S({S,1'b0}));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(diff_pntr_pad[7]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[7:4]),
        .O(plusOp[7:4]),
        .S(\gcc0.gc0.count_reg[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(diff_pntr_pad[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[9]),
        .Q(diff_pntr_pad[9]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED [3:1],\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wr_pntr_plus1_pad[8]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED [3:2],plusOp[9:8]}),
        .S({1'b0,1'b0,\gcc0.gc0.count_reg[8] }));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gpfs.prog_full_i_i_2__0 
       (.I0(diff_pntr_pad[5]),
        .I1(diff_pntr_pad[3]),
        .I2(diff_pntr_pad[9]),
        .I3(\gpfs.prog_full_i_i_3_n_0 ),
        .O(\gpfs.prog_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \gpfs.prog_full_i_i_3 
       (.I0(diff_pntr_pad[7]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[6]),
        .I4(diff_pntr_pad[8]),
        .I5(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_i_3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(rst_full_ff_i),
        .Q(prog_full_i_14));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_empty_fb_i_reg),
        .Q(ram_rd_en_i_5));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i_6));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized2
   (ram_rd_en_i_10,
    ram_wr_en_i_11,
    prog_full_i_15,
    \gpfs.prog_full_i_reg_0 ,
    E,
    aclk,
    AR,
    ram_full_fb_i_reg,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    rst_full_ff_i,
    wr_pntr_plus1_pad,
    S,
    \gcc0.gc0.count_reg[5] );
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output prog_full_i_15;
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]ram_full_fb_i_reg;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input rst_full_ff_i;
  input [5:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [2:0]\gcc0.gc0.count_reg[5] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]S;
  wire aclk;
  wire [6:1]diff_pntr_pad;
  wire [2:0]\gcc0.gc0.count_reg[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_3 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [6:0]plusOp;
  wire prog_full_i_15;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_ff_i;
  wire [5:0]wr_pntr_plus1_pad;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O(plusOp[3:0]),
        .S({S,1'b0}));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED [3:2],\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wr_pntr_plus1_pad[5:4]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED [3],plusOp[6:4]}),
        .S({1'b0,\gcc0.gc0.count_reg[5] }));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \gpfs.prog_full_i_i_2__1 
       (.I0(diff_pntr_pad[4]),
        .I1(diff_pntr_pad[6]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[5]),
        .I4(diff_pntr_pad[3]),
        .I5(diff_pntr_pad[2]),
        .O(\gpfs.prog_full_i_reg_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(rst_full_ff_i),
        .Q(prog_full_i_15));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i_10));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_fb_i_reg),
        .Q(ram_wr_en_i_11));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top
   (p_2_out,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I129);
  output p_2_out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I129;

  wire [0:0]E;
  wire [40:0]I129;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire prog_full_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_101 fifo_gen
       (.E(E),
        .I129(I129),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top_0
   (p_2_out,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output p_2_out;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire prog_full_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top__parameterized0
   (p_2_out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output p_2_out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire p_2_out;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized1 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top__parameterized1
   (rst_full_gen_i,
    ram_full_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.state_reg[0] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_full_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output Q_reg;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input \gpfs.prog_full_i_reg_1 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized3 fifo_gen
       (.D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top__parameterized2
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_14,
    ram_empty_fb_i_reg,
    s_axis_payload_wr_out_i,
    \tlen_cntr_reg_reg[6] ,
    \gfwd_mode.storage_data1_reg[40] ,
    curr_state_reg,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    ram_full_fb_i_reg,
    \tlen_cntr_reg_reg[6]_0 ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    argen_to_tdf_tvalid,
    curr_state);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_14;
  output ram_empty_fb_i_reg;
  output [7:0]s_axis_payload_wr_out_i;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output \gfwd_mode.storage_data1_reg[40] ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output ram_full_fb_i_reg;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input argen_to_tdf_tvalid;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_7;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire prog_full_i_14;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_gen_i_4;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized5 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out(p_2_out),
        .prog_full_i_14(prog_full_i_14),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top__parameterized3
   (rst_full_gen_i_9,
    p_2_out,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    empty_fwft_i,
    dout_i,
    Q_reg,
    prog_full_i_15,
    empty_fwft_i_reg,
    Q_reg_0,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    we_bcnt,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    E,
    \aw_id_r_reg[0] ,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_9;
  output p_2_out;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output empty_fwft_i;
  output [0:0]dout_i;
  output Q_reg;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output Q_reg_0;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output we_bcnt;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \aw_id_r_reg[0] ;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;
  input mem_init_done;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire empty_fwft_i;
  wire [1:0]empty_fwft_i_reg;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire p_2_out;
  wire prog_full_i_15;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_gen_i_9;
  wire we_bcnt;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized7 fifo_gen
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S2MM_BRESP_ERR_INTR_reg(empty_fwft_i),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .prog_full_i_15(prog_full_i_15),
        .ram_full_fb_i_reg(p_2_out),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "flag_gen" *) 
module axi_vfifo_ctrl_0_flag_gen
   (vfifo_s2mm_channel_full,
    \active_ch_dly_reg[4]_7 ,
    set_flag_i,
    set_flag_i_0,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk,
    \active_ch_dly_reg[4]_13 ,
    p_0_out,
    p_0_out_1,
    \active_ch_dly_reg[4][0]_0 ,
    \active_ch_dly_reg[4]_12 ,
    p_0_out_2,
    p_0_out_3,
    \active_ch_dly_reg[4][0]_1 );
  output [1:0]vfifo_s2mm_channel_full;
  input \active_ch_dly_reg[4]_7 ;
  input set_flag_i;
  input set_flag_i_0;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;
  input \active_ch_dly_reg[4]_13 ;
  input p_0_out;
  input p_0_out_1;
  input \active_ch_dly_reg[4][0]_0 ;
  input \active_ch_dly_reg[4]_12 ;
  input p_0_out_2;
  input p_0_out_3;
  input \active_ch_dly_reg[4][0]_1 ;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4][0]_1 ;
  wire \active_ch_dly_reg[4]_12 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [1:0]final_full_reg;
  wire [1:0]mcdf_full;
  wire [1:0]mcpf_full;
  wire [1:0]mctf_full;
  wire p_0_out;
  wire p_0_out_1;
  wire p_0_out_2;
  wire p_0_out_3;
  wire set_flag_i;
  wire set_flag_i_0;
  wire [1:0]vfifo_s2mm_channel_full;

  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[0]_i_1 
       (.I0(mctf_full[0]),
        .I1(mcdf_full[0]),
        .I2(mcpf_full[0]),
        .O(final_full_reg[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[1]_i_1 
       (.I0(mctf_full[1]),
        .I1(mcdf_full[1]),
        .I2(mcpf_full[1]),
        .O(final_full_reg[1]));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[0]),
        .Q(vfifo_s2mm_channel_full[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[1]),
        .Q(vfifo_s2mm_channel_full[1]),
        .R(Q));
  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1 gflag_gen_mcdf
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .mcdf_full(mcdf_full),
        .set_flag_i(set_flag_i),
        .set_flag_i_0(set_flag_i_0));
  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized2 gflag_gen_mpdf
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .mcpf_full(mcpf_full),
        .p_0_out(p_0_out),
        .p_0_out_1(p_0_out_1));
  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized3 gflag_gen_mtdf
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_1 ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .mctf_full(mctf_full),
        .p_0_out_2(p_0_out_2),
        .p_0_out_3(p_0_out_3));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic
   (overrun_err_mcdf_i,
    A,
    areset_d1_0,
    \pf_thresh_dly_reg[2]_2 ,
    set_flag_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \active_ch_dly_reg[4]_7 ,
    D,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \burst_count_reg[0] ,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[66] ,
    pntr_rchd_end_addr1,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    \aw_addr_r_reg[31] ,
    \packet_cnt_reg[5] ,
    we_int,
    \gclr.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[1] ,
    \aw_id_r_reg[0] ,
    Q_reg,
    Q_reg_0,
    addr_rollover_r_reg,
    v1_reg,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    pntr_roll_over_reg,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    addr_ready,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.storage_data1_reg[6] ,
    \diff_pntr_reg[9] ,
    areset_d1_3,
    \aw_id_r_reg[0]_0 ,
    \active_ch_dly_reg[1][0]_0 ,
    pntrs_eql_dly,
    vfifo_idle,
    E,
    \gfwd_mode.storage_data1_reg[32] ,
    \gfwd_mode.storage_data1_reg[0]_3 );
  output overrun_err_mcdf_i;
  output [0:0]A;
  output areset_d1_0;
  output [0:0]\pf_thresh_dly_reg[2]_2 ;
  output set_flag_i;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output \active_ch_dly_reg[4]_7 ;
  output [0:0]D;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output \burst_count_reg[0] ;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  output rom_rd_addr_int;
  output [0:0]\gfwd_mode.storage_data1_reg[66] ;
  output [10:0]pntr_rchd_end_addr1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [0:0]\aw_addr_r_reg[31] ;
  output [0:0]\packet_cnt_reg[5] ;
  output we_int;
  output [0:0]\gclr.prog_full_i_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output \aw_id_r_reg[0] ;
  output Q_reg;
  output Q_reg_0;
  output [65:0]addr_rollover_r_reg;
  input [15:0]v1_reg;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input [32:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input pntr_roll_over_reg;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input addr_ready;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[6] ;
  input [0:0]\diff_pntr_reg[9] ;
  input areset_d1_3;
  input [0:0]\aw_id_r_reg[0]_0 ;
  input \active_ch_dly_reg[1][0]_0 ;
  input pntrs_eql_dly;
  input [1:0]vfifo_idle;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[32] ;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_3 ;

  wire [0:0]A;
  wire [9:9]CHANNEL_DEPTH;
  wire [0:0]D;
  wire [27:15]D_0;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire \active_ch_dly_reg[0]_3 ;
  wire \active_ch_dly_reg[1][0]_0 ;
  wire \active_ch_dly_reg[1]_4 ;
  wire \active_ch_dly_reg[2]_5 ;
  wire \active_ch_dly_reg[3]_6 ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [1:1]active_ch_valid_dly;
  wire addr_ready;
  wire [65:0]addr_rollover_r_reg;
  wire areset_d1_0;
  wire areset_d1_3;
  wire [0:0]\aw_addr_r_reg[31] ;
  wire \aw_id_r_reg[0] ;
  wire [0:0]\aw_id_r_reg[0]_0 ;
  wire \burst_count_reg[0] ;
  wire [0:0]\diff_pntr_reg[9] ;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_19_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_19_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_19_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_19_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_25_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_25_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_25_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_25_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_4_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_4_n_3 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[6] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ;
  wire [65:1]m_axis_payload_wr_out_i;
  wire overrun_err_mcdf_i;
  wire p_0_out;
  wire [0:0]\packet_cnt_reg[5] ;
  wire [0:0]\pf_thresh_dly_reg[2]_2 ;
  wire [10:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire pntrs_eql_dly;
  wire rom_rd_addr_int;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire set_flag_i;
  wire [15:0]v1_reg;
  wire [1:0]vfifo_idle;
  wire we_int;
  wire [3:2]\NLW_gfwd_mode.storage_data1_reg[66]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gfwd_mode.storage_data1_reg[66]_i_4_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h77777000)) 
    Q_i_1__0__0
       (.I0(active_ch_valid_dly),
        .I1(\active_ch_dly_reg[1]_4 ),
        .I2(pntrs_eql_dly),
        .I3(\active_ch_dly_reg[1][0]_0 ),
        .I4(vfifo_idle[1]),
        .O(Q_reg_0));
  LUT5 #(
    .INIT(32'hBBBB0B00)) 
    Q_i_1__1
       (.I0(\active_ch_dly_reg[1]_4 ),
        .I1(active_ch_valid_dly),
        .I2(\active_ch_dly_reg[1][0]_0 ),
        .I3(pntrs_eql_dly),
        .I4(vfifo_idle[0]),
        .O(Q_reg));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[0]_3 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_3 ),
        .Q(\active_ch_dly_reg[1]_4 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_4 ),
        .Q(\active_ch_dly_reg[2]_5 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_5 ),
        .Q(\active_ch_dly_reg[3]_6 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_6 ),
        .Q(\active_ch_dly_reg[4]_7 ),
        .R(Q[1]));
  axi_vfifo_ctrl_0_rom__parameterized0 depth_rom_inst
       (.CHANNEL_DEPTH(CHANNEL_DEPTH),
        .Q(Q[0]),
        .aclk(aclk));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_19 
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_25_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_19_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_19_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_19_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pntr_rchd_end_addr1[7:4]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_25 
       (.CI(1'b0),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_25_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_25_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_25_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_25_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,sdpram_top_inst_n_20,1'b1,1'b1}),
        .O(pntr_rchd_end_addr1[3:0]),
        .S({1'b1,sdpram_top_inst_n_21,1'b0,1'b0}));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_4 
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_19_n_0 ),
        .CO({\NLW_gfwd_mode.storage_data1_reg[66]_i_4_CO_UNCONNECTED [3:2],\gfwd_mode.storage_data1_reg[66]_i_4_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gfwd_mode.storage_data1_reg[66]_i_4_O_UNCONNECTED [3],pntr_rchd_end_addr1[10:8]}),
        .S({1'b0,1'b1,1'b1,1'b1}));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_compare__parameterized0 \gov_err_flag.overrun_compare_inst 
       (.overrun_err_mcdf_i(overrun_err_mcdf_i),
        .v1_reg(v1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D),
        .Q(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .Q(active_ch_valid_dly),
        .R(Q[1]));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.A(A),
        .CHANNEL_DEPTH(CHANNEL_DEPTH),
        .D(D_0),
        .Q(Q),
        .aclk(aclk),
        .\diff_pntr_reg[9]_0 (\diff_pntr_reg[9] ),
        .\gclr.prog_full_i_reg (\pf_thresh_dly_reg[2]_2 ),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .pntr_roll_over(pntr_roll_over),
        .set_flag_i(set_flag_i));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized4 mcf2awgen_reg_slice_inst
       (.D({m_axis_payload_wr_out_i[65],m_axis_payload_wr_out_i[32:1],\gfwd_mode.storage_data1_reg[0] }),
        .E(p_0_out),
        .aclk(aclk),
        .addr_ready(addr_ready),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1_3(areset_d1_3),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31] ),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .\aw_id_r_reg[0]_0 (\aw_id_r_reg[0]_0 ),
        .\burst_count_reg[0] (\burst_count_reg[0] ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[1]_0 (\gfwd_mode.storage_data1_reg[1] ),
        .\gfwd_mode.storage_data1_reg[6]_0 (\gfwd_mode.storage_data1_reg[6] ),
        .\packet_cnt_reg[5] (\packet_cnt_reg[5] ));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized3 s2mm_reg_slice_inst
       (.E(p_0_out),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1_0(areset_d1_0),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[32]_0 ({m_axis_payload_wr_out_i[32:1],\gfwd_mode.storage_data1_reg[0] }),
        .\gfwd_mode.storage_data1_reg[32]_1 (\gfwd_mode.storage_data1_reg[32] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (E),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] (D),
        .ram_init_done_i_reg(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram_top sdpram_top_inst
       (.D(m_axis_payload_wr_out_i[65]),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_21),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (D),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 ({\gfwd_mode.storage_data1_reg[0]_1 [32:30],\gfwd_mode.storage_data1_reg[0]_1 [27:15],\gfwd_mode.storage_data1_reg[0]_1 [11:2]}),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[66] (\gfwd_mode.storage_data1_reg[66] ),
        .\gfwd_mode.storage_data1_reg[66]_0 (\gfwd_mode.storage_data1_reg[66]_0 ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[12] (D_0),
        .pntr_rchd_end_addr1({pntr_rchd_end_addr1[9:8],pntr_rchd_end_addr1[3:2]}),
        .pntr_rchd_end_addr10(sdpram_top_inst_n_20),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .rom_rd_addr_int(rom_rd_addr_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized0
   (set_flag_i_0,
    pntrs_eql_dly,
    \active_ch_dly_reg[0][0]_0 ,
    \active_ch_dly_reg[2][0]_0 ,
    Q_reg,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    \gin_reg.rd_pntr_pf_dly_reg[9] ,
    CO,
    \gin_reg.rd_pntr_pf_dly_reg[0]_0 ,
    rom_rd_addr_int_8,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    v1_reg,
    we_int_9,
    \gclr.prog_full_i_reg ,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg ,
    S,
    DI,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \pf_thresh_dly_reg[2][9] ,
    \pf_thresh_dly_reg[2]_2 ,
    \gfwd_mode.storage_data1_reg[0]_6 );
  output set_flag_i_0;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[0][0]_0 ;
  output \active_ch_dly_reg[2][0]_0 ;
  output Q_reg;
  output \gin_reg.rd_pntr_pf_dly_reg[0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[9] ;
  output [0:0]CO;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  output rom_rd_addr_int_8;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output [15:0]v1_reg;
  output we_int_9;
  output [0:0]\gclr.prog_full_i_reg ;
  input aclk;
  input [1:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input pntr_roll_over_reg_14;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [0:0]\pf_thresh_dly_reg[2][9] ;
  input [0:0]\pf_thresh_dly_reg[2]_2 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_6 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]Q;
  wire Q_reg;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[0][0]_0 ;
  wire \active_ch_dly_reg[2][0]_0 ;
  wire \active_ch_dly_reg_n_0_[0][0] ;
  wire \active_ch_dly_reg_n_0_[2][0] ;
  wire \active_ch_dly_reg_n_0_[3][0] ;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[9] ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ;
  wire lsb_eql;
  wire msb_eql;
  wire [0:0]\pf_thresh_dly_reg[2][9] ;
  wire [0:0]\pf_thresh_dly_reg[2]_2 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_14;
  wire pntrs_eql_dly;
  wire ram_reg_0_1_0_0_i_21_n_0;
  wire ram_reg_0_1_0_0_i_21_n_1;
  wire ram_reg_0_1_0_0_i_21_n_2;
  wire ram_reg_0_1_0_0_i_21_n_3;
  wire ram_reg_0_1_0_0_i_21_n_4;
  wire ram_reg_0_1_0_0_i_21_n_5;
  wire ram_reg_0_1_0_0_i_21_n_6;
  wire ram_reg_0_1_0_0_i_21_n_7;
  wire ram_reg_0_1_0_0_i_27_n_0;
  wire ram_reg_0_1_0_0_i_27_n_1;
  wire ram_reg_0_1_0_0_i_27_n_2;
  wire ram_reg_0_1_0_0_i_27_n_3;
  wire ram_reg_0_1_0_0_i_27_n_6;
  wire ram_reg_0_1_0_0_i_27_n_7;
  wire ram_reg_0_1_0_0_i_6_n_2;
  wire ram_reg_0_1_0_0_i_6_n_3;
  wire ram_reg_0_1_0_0_i_6_n_5;
  wire rom_rd_addr_int_8;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_51;
  wire sdpram_top_inst_n_52;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire set_flag_i_0;
  wire [15:0]v1_reg;
  wire we_int_9;
  wire [3:2]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0][0]_0 ),
        .Q(\active_ch_dly_reg_n_0_[0][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[0][0] ),
        .Q(\active_ch_dly_reg[2][0]_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_0 ),
        .Q(\active_ch_dly_reg_n_0_[2][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[2][0] ),
        .Q(\active_ch_dly_reg_n_0_[3][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[3][0] ),
        .Q(Q_reg),
        .R(Q[1]));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized1 \gptr_mcdf.gch_idle.pntr_eql_inst 
       (.CO(msb_eql),
        .Q(Q[1]),
        .aclk(aclk),
        .\gstage1.q_dly_reg[15] (lsb_eql),
        .pntrs_eql_dly(pntrs_eql_dly));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay \gptr_mcdf.gch_idle.rdp_dly_inst 
       (.Q({\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 }),
        .S(\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gstage1.q_dly_reg[0]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ),
        .\gstage1.q_dly_reg[0]_1 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ),
        .\gstage1.q_dly_reg[0]_2 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 }),
        .\wr_rst_reg_reg[15] (Q[1]));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay_63 \gptr_mcdf.gch_idle.wrp_dly_inst 
       (.CO(msb_eql),
        .D({sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33}),
        .Q({\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 }),
        .S(\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ),
        .aclk(aclk),
        .\gstage1.q_dly_reg[0] (lsb_eql),
        .\gstage1.q_dly_reg[0]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ),
        .\gstage1.q_dly_reg[15]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ),
        .\gstage1.q_dly_reg[30]_0 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 }),
        .\gstage1.q_dly_reg[31]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ),
        .pntr_rchd_end_addr1(ram_reg_0_1_0_0_i_6_n_5),
        .\wr_rst_reg_reg[15] (Q[1]));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0 \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.A(A),
        .D({sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19,sdpram_top_inst_n_20}),
        .Q(Q[1]),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_6 [27:15]),
        .\pf_thresh_dly_reg[2][9] (\pf_thresh_dly_reg[2][9] ),
        .\pf_thresh_dly_reg[2]_2 (\pf_thresh_dly_reg[2]_2 ),
        .pntr_roll_over(pntr_roll_over),
        .set_flag_i_0(set_flag_i_0));
  CARRY4 ram_reg_0_1_0_0_i_21
       (.CI(ram_reg_0_1_0_0_i_27_n_0),
        .CO({ram_reg_0_1_0_0_i_21_n_0,ram_reg_0_1_0_0_i_21_n_1,ram_reg_0_1_0_0_i_21_n_2,ram_reg_0_1_0_0_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_0_i_21_n_4,ram_reg_0_1_0_0_i_21_n_5,ram_reg_0_1_0_0_i_21_n_6,ram_reg_0_1_0_0_i_21_n_7}),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 ram_reg_0_1_0_0_i_27
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_27_n_0,ram_reg_0_1_0_0_i_27_n_1,ram_reg_0_1_0_0_i_27_n_2,ram_reg_0_1_0_0_i_27_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,sdpram_top_inst_n_51,1'b1,1'b1}),
        .O({\gin_reg.wr_pntr_roll_over_dly_reg [1:0],ram_reg_0_1_0_0_i_27_n_6,ram_reg_0_1_0_0_i_27_n_7}),
        .S({1'b1,sdpram_top_inst_n_52,1'b0,1'b0}));
  CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(ram_reg_0_1_0_0_i_21_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3:2],ram_reg_0_1_0_0_i_6_n_2,ram_reg_0_1_0_0_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED[3],ram_reg_0_1_0_0_i_6_n_5,\gin_reg.wr_pntr_roll_over_dly_reg [3:2]}),
        .S({1'b0,1'b1,1'b1,1'b1}));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized5 s2mm_reg_slice_inst
       (.aclk(aclk),
        .\active_ch_dly_reg[0][0] (\active_ch_dly_reg[0][0]_0 ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gin_reg.rd_pntr_pf_dly_reg[9] (\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .ram_init_done_i_reg(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .we_int_9(we_int_9));
  axi_vfifo_ctrl_0_sdpram_top_64 sdpram_top_inst
       (.CO(CO),
        .D({sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33}),
        .DI(DI),
        .Q(Q[0]),
        .S(S),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\active_ch_dly_reg[0][0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0]_0 (\gin_reg.rd_pntr_pf_dly_reg[0]_0 ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (sdpram_top_inst_n_52),
        .pntr_rchd_end_addr1({ram_reg_0_1_0_0_i_6_n_5,\gin_reg.wr_pntr_roll_over_dly_reg [3:2],ram_reg_0_1_0_0_i_21_n_4,ram_reg_0_1_0_0_i_21_n_5,ram_reg_0_1_0_0_i_21_n_6,ram_reg_0_1_0_0_i_21_n_7,\gin_reg.wr_pntr_roll_over_dly_reg [1:0],ram_reg_0_1_0_0_i_27_n_6,ram_reg_0_1_0_0_i_27_n_7}),
        .pntr_rchd_end_addr10(sdpram_top_inst_n_51),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_14(pntr_roll_over_reg_14),
        .rom_rd_addr_int_8(rom_rd_addr_int_8),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized1
   (A,
    overrun_err_mctf_i,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    \gfwd_mode.storage_data1_reg[28] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    \pf_thresh_dly_reg[2][4] ,
    \gset.prog_full_i_reg ,
    active_ch_dly_reg_r_3_0,
    \active_ch_dly_reg[4][0]_0 ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ,
    \active_ch_dly_reg[4]_12 ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    WR_DATA,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_0 ,
    we_int_10,
    ena_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ,
    CO,
    aclk,
    Q,
    v1_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    addr_ready_reg,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    pntr_roll_over_reg_15,
    wr_pntr_plus1,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \diff_pntr_reg[13] ,
    S,
    DI,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.areset_d1_reg ,
    addr_rollover_r_reg,
    \gfwd_mode.storage_data1_reg[0]_2 );
  output [0:0]A;
  output overrun_err_mctf_i;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output \gfwd_mode.storage_data1_reg[28] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output \pf_thresh_dly_reg[2][4] ;
  output [1:0]\gset.prog_full_i_reg ;
  output active_ch_dly_reg_r_3_0;
  output \active_ch_dly_reg[4][0]_0 ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  output \active_ch_dly_reg[4]_12 ;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]WR_DATA;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  output we_int_10;
  output [15:0]ena_array;
  output [30:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  output [0:0]CO;
  input aclk;
  input [1:0]Q;
  input [7:0]v1_reg;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]addr_ready_reg;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input pntr_roll_over_reg_15;
  input [15:0]wr_pntr_plus1;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [8:0]\diff_pntr_reg[13] ;
  input [2:0]S;
  input [0:0]DI;
  input [0:0]\pf_thresh_dly_reg[2][14] ;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [15:0]addr_rollover_r_reg;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [30:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [15:15]QSPO;
  wire [2:0]S;
  wire [14:0]S_PAYLOAD_DATA;
  wire [15:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_12 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_1_n_0;
  wire active_ch_dly_reg_r_3_0;
  wire active_ch_dly_reg_r_n_0;
  wire [0:0]addr_ready_reg;
  wire [15:0]addr_rollover_r_reg;
  wire [8:0]\diff_pntr_reg[13] ;
  wire [15:0]ena_array;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire [1:0]\gset.prog_full_i_reg ;
  wire overrun_err_mctf_i;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2][14] ;
  wire \pf_thresh_dly_reg[2][4] ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_15;
  wire ram_reg_0_1_0_5_i_20_n_0;
  wire ram_reg_0_1_0_5_i_20_n_1;
  wire ram_reg_0_1_0_5_i_20_n_2;
  wire ram_reg_0_1_0_5_i_20_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire [7:0]v1_reg;
  wire we_int_10;
  wire [15:0]wr_data_i;
  wire [15:0]wr_pntr_plus1;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_11_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_5_i_11_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_12 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(\active_ch_dly_reg[4][0]_0 ),
        .O(active_ch_dly_reg_gate_n_0));
  FDRE active_ch_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(active_ch_dly_reg_r_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_1
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_n_0),
        .Q(active_ch_dly_reg_r_1_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_2
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_1_n_0),
        .Q(active_ch_dly_reg_r_3_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_3_0),
        .Q(\active_ch_dly_reg[4][0]_0 ),
        .R(Q[1]));
  axi_vfifo_ctrl_0_rom__parameterized3 depth_rom_inst
       (.Q(Q[0]),
        .QSPO(QSPO),
        .aclk(aclk));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.A(A),
        .CO(CO),
        .D(wr_data_i),
        .DI(DI),
        .Q(Q),
        .QSPO(QSPO),
        .S(S),
        .aclk(aclk),
        .\diff_pntr_reg[13]_0 (\diff_pntr_reg[13] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\greg_out.QSPO_reg_r (\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .\gset.prog_full_i_reg_0 (\gset.prog_full_i_reg ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14]_0 (\pf_thresh_dly_reg[2][14] ),
        .\pf_thresh_dly_reg[2][4]_0 (\pf_thresh_dly_reg[2][4] ),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0_rom__parameterized4 \gmcpf_pf_gen.thresh_rom_inst 
       (.Q(Q[0]),
        .aclk(aclk),
        .pf_thresh_dly_reg_r(\gmcpf_pf_gen.thresh_rom_inst_n_0 ));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_compare__parameterized2 \gov_err_flag.overrun_compare_inst 
       (.overrun_err_mctf_i(overrun_err_mctf_i),
        .v1_reg(v1_reg));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized8 mcf2awgen_reg_slice_inst
       (.D({\gfwd_mode.storage_data1_reg[0]_1 ,S_PAYLOAD_DATA}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .E(p_0_out_0),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ),
        .aclk(aclk),
        .ena_array(ena_array),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  CARRY4 ram_reg_0_1_0_5_i_11
       (.CI(ram_reg_0_1_0_5_i_20_n_0),
        .CO(NLW_ram_reg_0_1_0_5_i_11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_0_5_i_11_O_UNCONNECTED[3:1],\gin_reg.wr_pntr_pf_dly_reg[14]_0 [4]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 ram_reg_0_1_0_5_i_20
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_20_n_0,ram_reg_0_1_0_5_i_20_n_1,ram_reg_0_1_0_5_i_20_n_2,ram_reg_0_1_0_5_i_20_n_3}),
        .CYINIT(1'b1),
        .DI({sdpram_top_inst_n_36,1'b1,1'b1,1'b1}),
        .O(\gin_reg.wr_pntr_pf_dly_reg[14]_0 [3:0]),
        .S({sdpram_top_inst_n_37,1'b0,1'b0,1'b0}));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized7 s2mm_reg_slice_inst
       (.E(p_0_out_0),
        .Q(Q[1]),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .\gfwd_mode.areset_d1_reg_0 (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[14]_0 ({S_PAYLOAD_DATA,\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 }),
        .ram_init_done_i_reg(\gfwd_mode.storage_data1_reg[28] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int_10(we_int_10));
  axi_vfifo_ctrl_0_sdpram_top__parameterized0 sdpram_top_inst
       (.CONV_INTEGER(sdpram_top_inst_n_36),
        .D(wr_data_i),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_37),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gin_reg.wr_pntr_pf_dly_reg[14]_0 [1:0]),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .wr_pntr_plus1(wr_pntr_plus1));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized2
   (p_0_out_0,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \gnstage1.q_dly_reg[0][0] ,
    Q_reg,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    v1_reg,
    we_int_11,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    S,
    \gclr.prog_full_i_reg ,
    \gclr.prog_full_i_reg_0 ,
    DI,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    CO,
    \gfwd_rev.storage_data1_reg[0] ,
    \gfwd_mode.areset_d1_reg ,
    Q_reg_0,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    wr_pntr_plus1,
    \pf_thresh_dly_reg[2]_10 ,
    \gfwd_mode.storage_data1_reg[0]_5 );
  output p_0_out_0;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output \gnstage1.q_dly_reg[0][0] ;
  output Q_reg;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output [7:0]v1_reg;
  output we_int_11;
  output [15:0]enb_array;
  output [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [2:0]S;
  output [8:0]\gclr.prog_full_i_reg ;
  output [0:0]\gclr.prog_full_i_reg_0 ;
  output [0:0]DI;
  input aclk;
  input [1:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]CO;
  input \gfwd_rev.storage_data1_reg[0] ;
  input \gfwd_mode.areset_d1_reg ;
  input Q_reg_0;
  input active_ch_dly_reg_r_3;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [15:0]wr_pntr_plus1;
  input [1:0]\pf_thresh_dly_reg[2]_10 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [2:0]S;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire [15:0]enb_array;
  wire [8:0]\gclr.prog_full_i_reg ;
  wire [0:0]\gclr.prog_full_i_reg_0 ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire p_0_out;
  wire p_0_out_0;
  wire [1:0]\pf_thresh_dly_reg[2]_10 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_16;
  wire ram_reg_0_1_0_0_i_15_n_0;
  wire ram_reg_0_1_0_0_i_15_n_1;
  wire ram_reg_0_1_0_0_i_15_n_2;
  wire ram_reg_0_1_0_0_i_15_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire [7:0]v1_reg;
  wire we_int_11;
  wire [15:0]wr_pntr_plus1;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.A(A),
        .CO(CO),
        .D({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34}),
        .DI(DI),
        .Q(Q[1]),
        .S(S),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gclr.prog_full_i_reg_1 (\gclr.prog_full_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_10 (\pf_thresh_dly_reg[2]_10 ),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized10 mcf2awgen_reg_slice_inst
       (.D({\gfwd_mode.storage_data1_reg[0]_3 ,\gfwd_mode.storage_data1_reg[0] }),
        .E(p_0_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .aclk(aclk),
        .enb_array(enb_array),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  CARRY4 ram_reg_0_1_0_0_i_15
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_15_n_0,ram_reg_0_1_0_0_i_15_n_1,ram_reg_0_1_0_0_i_15_n_2,ram_reg_0_1_0_0_i_15_n_3}),
        .CYINIT(1'b1),
        .DI({sdpram_top_inst_n_44,1'b1,1'b1,1'b1}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[14]_0 [3:0]),
        .S({sdpram_top_inst_n_45,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(ram_reg_0_1_0_0_i_15_n_0),
        .CO(NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED[3:1],\gin_reg.rd_pntr_pf_dly_reg[14]_0 [4]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized9 s2mm_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(p_0_out),
        .Q_reg(Q_reg_0),
        .aclk(aclk),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .ram_init_done_i_reg(\gfwd_mode.storage_data1_reg[14] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int_11(we_int_11));
  axi_vfifo_ctrl_0_sdpram_top__parameterized1 sdpram_top_inst
       (.CONV_INTEGER(sdpram_top_inst_n_44),
        .D({\gfwd_mode.storage_data1_reg[0]_3 ,\gfwd_mode.storage_data1_reg[0] }),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_45),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 [1:0]),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] ({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34}),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .v1_reg(v1_reg),
        .wr_pntr_plus1(wr_pntr_plus1));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized3
   (A,
    overrun_err_mcpf_i,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    \gfwd_mode.storage_data1_reg[26] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    \gset.prog_full_i_reg ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ,
    \active_ch_dly_reg[4]_13 ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_0 ,
    we_int_12,
    ena_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ,
    CO,
    aclk,
    Q,
    v1_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    valid_pkt_r_reg,
    pf_thresh_dly_reg_r_0,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    pntr_roll_over_reg_17,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \diff_pntr_reg[13] ,
    S,
    DI,
    \pf_thresh_dly_reg[2][14] ,
    valid_pkt_r_reg_0,
    tstart_reg,
    \gfwd_mode.storage_data1_reg[0]_3 );
  output [0:0]A;
  output overrun_err_mcpf_i;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output \gfwd_mode.storage_data1_reg[26] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [1:0]\gset.prog_full_i_reg ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  output \active_ch_dly_reg[4]_13 ;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  output we_int_12;
  output [15:0]ena_array;
  output [28:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  output [0:0]CO;
  input aclk;
  input [1:0]Q;
  input [7:0]v1_reg;
  input \gfwd_mode.storage_data1_reg[0] ;
  input valid_pkt_r_reg;
  input pf_thresh_dly_reg_r_0;
  input active_ch_dly_reg_r_3;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input pntr_roll_over_reg_17;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [8:0]\diff_pntr_reg[13] ;
  input [2:0]S;
  input [0:0]DI;
  input [0:0]\pf_thresh_dly_reg[2][14] ;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]tstart_reg;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [28:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [15:15]QSPO;
  wire [2:0]S;
  wire [12:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire [8:0]\diff_pntr_reg[13] ;
  wire [15:0]ena_array;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  wire [1:0]\gset.prog_full_i_reg ;
  wire overrun_err_mcpf_i;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2][14] ;
  wire pf_thresh_dly_reg_r_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_17;
  wire ram_reg_0_1_0_5_i_20_n_0;
  wire ram_reg_0_1_0_5_i_20_n_1;
  wire ram_reg_0_1_0_5_i_20_n_2;
  wire ram_reg_0_1_0_5_i_20_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire [13:0]tstart_reg;
  wire [7:0]v1_reg;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;
  wire we_int_12;
  wire [15:0]wr_data_i;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_11_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_5_i_11_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_13 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  axi_vfifo_ctrl_0_rom__parameterized9 depth_rom_inst
       (.Q(Q[0]),
        .QSPO(QSPO),
        .aclk(aclk));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.A(A),
        .CO(CO),
        .D(wr_data_i),
        .DI(DI),
        .Q(Q),
        .QSPO(QSPO),
        .S(S),
        .aclk(aclk),
        .\diff_pntr_reg[13]_0 (\diff_pntr_reg[13] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gset.prog_full_i_reg_0 (\gset.prog_full_i_reg ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14]_0 (\pf_thresh_dly_reg[2][14] ),
        .pf_thresh_dly_reg_r_0(pf_thresh_dly_reg_r_0),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_compare__parameterized4 \gov_err_flag.overrun_compare_inst 
       (.overrun_err_mcpf_i(overrun_err_mcpf_i),
        .v1_reg(v1_reg));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized12 mcf2awgen_reg_slice_inst
       (.D({\gfwd_mode.storage_data1_reg[0]_2 ,S_PAYLOAD_DATA}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .E(p_0_out_0),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ),
        .aclk(aclk),
        .ena_array(ena_array),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  CARRY4 ram_reg_0_1_0_5_i_11
       (.CI(ram_reg_0_1_0_5_i_20_n_0),
        .CO(NLW_ram_reg_0_1_0_5_i_11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_0_5_i_11_O_UNCONNECTED[3:1],\gin_reg.wr_pntr_pf_dly_reg[14]_0 [4]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 ram_reg_0_1_0_5_i_20
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_20_n_0,ram_reg_0_1_0_5_i_20_n_1,ram_reg_0_1_0_5_i_20_n_2,ram_reg_0_1_0_5_i_20_n_3}),
        .CYINIT(1'b1),
        .DI({sdpram_top_inst_n_36,1'b1,1'b1,1'b1}),
        .O(\gin_reg.wr_pntr_pf_dly_reg[14]_0 [3:0]),
        .S({sdpram_top_inst_n_37,1'b0,1'b0,1'b0}));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized11 s2mm_reg_slice_inst
       (.E(p_0_out_0),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[12]_0 ({S_PAYLOAD_DATA,\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 }),
        .ram_init_done_i_reg(\gfwd_mode.storage_data1_reg[26] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .tstart_reg(tstart_reg),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(valid_pkt_r_reg_0),
        .we_int_12(we_int_12));
  axi_vfifo_ctrl_0_sdpram_top__parameterized2 sdpram_top_inst
       (.CONV_INTEGER(sdpram_top_inst_n_36),
        .D(wr_data_i),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_37),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gin_reg.wr_pntr_pf_dly_reg[14]_0 [1:0]),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_17(pntr_roll_over_reg_17),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized4
   (p_0_out_0,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \gnstage1.q_dly_reg[0][0] ,
    Q_reg,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    v1_reg,
    we_int_13,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    S,
    \gclr.prog_full_i_reg ,
    \gclr.prog_full_i_reg_0 ,
    DI,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    CO,
    \goreg_dm.dout_i_reg[0] ,
    \gfwd_mode.areset_d1_reg ,
    \gpfs.prog_full_i_reg ,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    pntr_roll_over_reg_18,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \pf_thresh_dly_reg[2]_11 ,
    \gfwd_mode.storage_data1_reg[0]_6 );
  output p_0_out_0;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output \gnstage1.q_dly_reg[0][0] ;
  output Q_reg;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output [7:0]v1_reg;
  output we_int_13;
  output [15:0]enb_array;
  output [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [2:0]S;
  output [8:0]\gclr.prog_full_i_reg ;
  output [0:0]\gclr.prog_full_i_reg_0 ;
  output [0:0]DI;
  input aclk;
  input [1:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]CO;
  input \goreg_dm.dout_i_reg[0] ;
  input \gfwd_mode.areset_d1_reg ;
  input \gpfs.prog_full_i_reg ;
  input active_ch_dly_reg_r_3;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input pntr_roll_over_reg_18;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [1:0]\pf_thresh_dly_reg[2]_11 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire Q_reg;
  wire [2:0]S;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire [15:0]enb_array;
  wire [8:0]\gclr.prog_full_i_reg ;
  wire [0:0]\gclr.prog_full_i_reg_0 ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire p_0_out_0;
  wire [1:0]\pf_thresh_dly_reg[2]_11 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_18;
  wire ram_reg_0_1_0_0_i_15_n_0;
  wire ram_reg_0_1_0_0_i_15_n_1;
  wire ram_reg_0_1_0_0_i_15_n_2;
  wire ram_reg_0_1_0_0_i_15_n_3;
  wire s2mm_reg_slice_inst_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire [7:0]v1_reg;
  wire we_int_13;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.A(A),
        .CO(CO),
        .D({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34}),
        .DI(DI),
        .Q(Q[1]),
        .S(S),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gclr.prog_full_i_reg_1 (\gclr.prog_full_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_11 (\pf_thresh_dly_reg[2]_11 ),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized14 mcf2awgen_reg_slice_inst
       (.D({\gfwd_mode.storage_data1_reg[0]_3 ,\gfwd_mode.storage_data1_reg[0] }),
        .E(s2mm_reg_slice_inst_n_3),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .aclk(aclk),
        .enb_array(enb_array),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  CARRY4 ram_reg_0_1_0_0_i_15
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_15_n_0,ram_reg_0_1_0_0_i_15_n_1,ram_reg_0_1_0_0_i_15_n_2,ram_reg_0_1_0_0_i_15_n_3}),
        .CYINIT(1'b1),
        .DI({sdpram_top_inst_n_44,1'b1,1'b1,1'b1}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[14]_0 [3:0]),
        .S({sdpram_top_inst_n_45,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(ram_reg_0_1_0_0_i_15_n_0),
        .CO(NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED[3:1],\gin_reg.rd_pntr_pf_dly_reg[14]_0 [4]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized13 s2mm_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(s2mm_reg_slice_inst_n_3),
        .aclk(aclk),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .ram_init_done_i_reg(\gfwd_mode.storage_data1_reg[14] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int_13(we_int_13));
  axi_vfifo_ctrl_0_sdpram_top__parameterized3 sdpram_top_inst
       (.CONV_INTEGER(sdpram_top_inst_n_44),
        .D({\gfwd_mode.storage_data1_reg[0]_3 ,\gfwd_mode.storage_data1_reg[0] }),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_45),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 [1:0]),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] ({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34}),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_18(pntr_roll_over_reg_18),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module axi_vfifo_ctrl_0_mcf_txn_top
   (overrun_err_mctf_i,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    I129,
    \gcc0.gc0.count_d1_reg[3] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \pf_thresh_dly_reg[2][4] ,
    active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[4]_12 ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    WR_DATA,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    we_ar_txn,
    we_int_10,
    we_int_11,
    E,
    \gpr1.dout_i_reg[37] ,
    \gpr1.dout_i_reg[37]_0 ,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    addr_ready_reg,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    pntr_roll_over_reg_15,
    wr_pntr_plus1,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    mem_init_done_reg,
    \gfwd_mode.storage_data1_reg[0]_7 ,
    p_2_out,
    ar_address_inc,
    p_2_out_17,
    \gfwd_mode.areset_d1_reg ,
    D,
    \gfwd_mode.storage_data1_reg[0]_8 );
  output overrun_err_mctf_i;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output [8:0]I129;
  output \gcc0.gc0.count_d1_reg[3] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[28] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output \pf_thresh_dly_reg[2][4] ;
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output \active_ch_dly_reg[4]_12 ;
  output Q_reg;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]WR_DATA;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output we_ar_txn;
  output we_int_10;
  output we_int_11;
  output [0:0]E;
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [6:0]\gpr1.dout_i_reg[37]_0 ;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]addr_ready_reg;
  input \gfwd_rev.storage_data1_reg[0] ;
  input Q_reg_0;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input pntr_roll_over_reg_15;
  input [15:0]wr_pntr_plus1;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input mem_init_done_reg;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  input p_2_out;
  input [28:0]ar_address_inc;
  input p_2_out_17;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [15:0]D;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_8 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [8:0]I129;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [15:0]WR_DATA;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire active_ch_dly_reg_r_3;
  wire [0:0]addr_ready_reg;
  wire [28:0]ar_address_inc;
  wire [15:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire [15:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ;
  wire [14:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_14 ;
  wire [30:0]bram_payload;
  wire [16:1]bram_rd_addr;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [6:0]\gpr1.dout_i_reg[37]_0 ;
  wire mcf_inst_n_142;
  wire mem_init_done_reg;
  wire overrun_err_mctf_i;
  wire p_0_out;
  wire p_0_out_0;
  wire p_2_out;
  wire p_2_out_17;
  wire \pf_thresh_dly_reg[2][4] ;
  wire pntr_roll_over_reg_15;
  wire pntr_roll_over_reg_16;
  wire we_ar_txn;
  wire we_int_10;
  wire we_int_11;
  wire [15:0]wr_pntr_plus1;

  axi_vfifo_ctrl_0_bram_top bram_inst
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_14 ),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gfwd_mode.storage_data1_reg[16] (bram_rd_addr),
        .\gfwd_mode.storage_data1_reg[30] (bram_payload));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized4 \gbmg_do.bram_dout_dly_inst 
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_14 ),
        .Q({\gpr1.dout_i_reg[37]_0 [6],I129[7:0],\gpr1.dout_i_reg[37]_0 [5:0]}),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .mem_init_done_reg(mem_init_done_reg),
        .\wr_rst_reg_reg[15] (Q[1]));
  axi_vfifo_ctrl_0_multi_channel_fifo__parameterized0 mcf_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (bram_payload),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ({bram_rd_addr,mcf_inst_n_142}),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .addr_ready_reg(addr_ready_reg),
        .addr_rollover_r_reg(D),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_8 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_0 (\gin_reg.wr_pntr_pf_dly_reg[14]_0 ),
        .overrun_err_mctf_i(overrun_err_mctf_i),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2][4] (\pf_thresh_dly_reg[2][4] ),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .we_int_10(we_int_10),
        .we_int_11(we_int_11),
        .wr_pntr_plus1(wr_pntr_plus1));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized3 tid_dly_inst
       (.I129(I129[8]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_142));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized2 vld_dly_inst
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .mem_init_done_reg(mem_init_done_reg),
        .p_2_out(p_2_out),
        .p_2_out_17(p_2_out_17),
        .we_ar_txn(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module axi_vfifo_ctrl_0_mcf_txn_top__parameterized0
   (overrun_err_mcpf_i,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    argen_to_tdf_payload,
    argen_to_tdf_tvalid,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[4]_13 ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    we_int_12,
    we_int_13,
    E,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    valid_pkt_r_reg,
    \goreg_dm.dout_i_reg[0] ,
    \gpfs.prog_full_i_reg ,
    pf_thresh_dly_reg_r_0,
    active_ch_dly_reg_r_3,
    argen_to_mcpf_payload,
    active_ch_dly_reg_r_2,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    pntr_roll_over_reg_17,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    pntr_roll_over_reg_18,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    \gfwd_mode.storage_data1_reg[0]_7 ,
    \gfwd_mode.storage_data1_reg[0]_8 ,
    p_2_out,
    valid_pkt_r_reg_0,
    D,
    \gfwd_mode.storage_data1_reg[0]_9 );
  output overrun_err_mcpf_i;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output [14:0]argen_to_tdf_payload;
  output argen_to_tdf_tvalid;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[26] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output \active_ch_dly_reg[4]_13 ;
  output Q_reg;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output we_int_12;
  output we_int_13;
  output [0:0]E;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input valid_pkt_r_reg;
  input \goreg_dm.dout_i_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input pf_thresh_dly_reg_r_0;
  input active_ch_dly_reg_r_3;
  input [0:0]argen_to_mcpf_payload;
  input active_ch_dly_reg_r_2;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input pntr_roll_over_reg_17;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input pntr_roll_over_reg_18;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  input p_2_out;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]D;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_9 ;

  wire [13:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire active_ch_dly_reg_r_2;
  wire active_ch_dly_reg_r_3;
  wire [0:0]argen_to_mcpf_payload;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire [15:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire [15:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ;
  wire [12:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_15 ;
  wire [28:0]bram_payload;
  wire [16:1]bram_rd_addr;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_9 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire mcf_inst_n_137;
  wire overrun_err_mcpf_i;
  wire p_0_out;
  wire p_0_out_0;
  wire p_2_out;
  wire pf_thresh_dly_reg_r_0;
  wire pntr_roll_over_reg_17;
  wire pntr_roll_over_reg_18;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;
  wire we_int_12;
  wire we_int_13;

  axi_vfifo_ctrl_0_bram_top__parameterized0 bram_inst
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_15 ),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gfwd_mode.storage_data1_reg[16] (bram_rd_addr),
        .\gfwd_mode.storage_data1_reg[28] (bram_payload));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized8 \gbmg_do.bram_dout_dly_inst 
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_15 ),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload[13:1]));
  axi_vfifo_ctrl_0_multi_channel_fifo__parameterized1 mcf_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (bram_payload),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ({bram_rd_addr,mcf_inst_n_137}),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_8 ),
        .\gfwd_mode.storage_data1_reg[0]_8 (\gfwd_mode.storage_data1_reg[0]_9 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_0 (\gin_reg.wr_pntr_pf_dly_reg[14]_0 ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .overrun_err_mcpf_i(overrun_err_mcpf_i),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0),
        .pf_thresh_dly_reg_r_0(pf_thresh_dly_reg_r_0),
        .pntr_roll_over_reg_17(pntr_roll_over_reg_17),
        .pntr_roll_over_reg_18(pntr_roll_over_reg_18),
        .tstart_reg(D),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(valid_pkt_r_reg_0),
        .we_int_12(we_int_12),
        .we_int_13(we_int_13));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized7 tid_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload[0]),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_137));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized9 trans_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .active_ch_dly_reg_r_2(active_ch_dly_reg_r_2),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .argen_to_tdf_payload(argen_to_tdf_payload[14]));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized6 vld_dly_inst
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .bram_rd_en(bram_rd_en),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory
   (\m_axi_awid[0] ,
    E,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[45] ,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [40:0]\m_axi_awid[0] ;
  input [0:0]E;
  input aclk;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gdm.dm_n_0 ;
  wire \gdm.dm_n_1 ;
  wire \gdm.dm_n_10 ;
  wire \gdm.dm_n_11 ;
  wire \gdm.dm_n_12 ;
  wire \gdm.dm_n_13 ;
  wire \gdm.dm_n_14 ;
  wire \gdm.dm_n_15 ;
  wire \gdm.dm_n_16 ;
  wire \gdm.dm_n_17 ;
  wire \gdm.dm_n_18 ;
  wire \gdm.dm_n_19 ;
  wire \gdm.dm_n_2 ;
  wire \gdm.dm_n_20 ;
  wire \gdm.dm_n_21 ;
  wire \gdm.dm_n_22 ;
  wire \gdm.dm_n_23 ;
  wire \gdm.dm_n_24 ;
  wire \gdm.dm_n_25 ;
  wire \gdm.dm_n_26 ;
  wire \gdm.dm_n_27 ;
  wire \gdm.dm_n_28 ;
  wire \gdm.dm_n_29 ;
  wire \gdm.dm_n_3 ;
  wire \gdm.dm_n_30 ;
  wire \gdm.dm_n_31 ;
  wire \gdm.dm_n_32 ;
  wire \gdm.dm_n_33 ;
  wire \gdm.dm_n_34 ;
  wire \gdm.dm_n_35 ;
  wire \gdm.dm_n_36 ;
  wire \gdm.dm_n_37 ;
  wire \gdm.dm_n_38 ;
  wire \gdm.dm_n_39 ;
  wire \gdm.dm_n_4 ;
  wire \gdm.dm_n_40 ;
  wire \gdm.dm_n_5 ;
  wire \gdm.dm_n_6 ;
  wire \gdm.dm_n_7 ;
  wire \gdm.dm_n_8 ;
  wire \gdm.dm_n_9 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [40:0]\m_axi_awid[0] ;

  axi_vfifo_ctrl_0_dmem \gdm.dm 
       (.Q({\gdm.dm_n_0 ,\gdm.dm_n_1 ,\gdm.dm_n_2 ,\gdm.dm_n_3 ,\gdm.dm_n_4 ,\gdm.dm_n_5 ,\gdm.dm_n_6 ,\gdm.dm_n_7 ,\gdm.dm_n_8 ,\gdm.dm_n_9 ,\gdm.dm_n_10 ,\gdm.dm_n_11 ,\gdm.dm_n_12 ,\gdm.dm_n_13 ,\gdm.dm_n_14 ,\gdm.dm_n_15 ,\gdm.dm_n_16 ,\gdm.dm_n_17 ,\gdm.dm_n_18 ,\gdm.dm_n_19 ,\gdm.dm_n_20 ,\gdm.dm_n_21 ,\gdm.dm_n_22 ,\gdm.dm_n_23 ,\gdm.dm_n_24 ,\gdm.dm_n_25 ,\gdm.dm_n_26 ,\gdm.dm_n_27 ,\gdm.dm_n_28 ,\gdm.dm_n_29 ,\gdm.dm_n_30 ,\gdm.dm_n_31 ,\gdm.dm_n_32 ,\gdm.dm_n_33 ,\gdm.dm_n_34 ,\gdm.dm_n_35 ,\gdm.dm_n_36 ,\gdm.dm_n_37 ,\gdm.dm_n_38 ,\gdm.dm_n_39 ,\gdm.dm_n_40 }),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_40 ),
        .Q(\m_axi_awid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_30 ),
        .Q(\m_axi_awid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_29 ),
        .Q(\m_axi_awid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_28 ),
        .Q(\m_axi_awid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_27 ),
        .Q(\m_axi_awid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_26 ),
        .Q(\m_axi_awid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_25 ),
        .Q(\m_axi_awid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_24 ),
        .Q(\m_axi_awid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_23 ),
        .Q(\m_axi_awid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_22 ),
        .Q(\m_axi_awid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_21 ),
        .Q(\m_axi_awid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_39 ),
        .Q(\m_axi_awid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_20 ),
        .Q(\m_axi_awid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_19 ),
        .Q(\m_axi_awid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_18 ),
        .Q(\m_axi_awid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_17 ),
        .Q(\m_axi_awid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_16 ),
        .Q(\m_axi_awid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_15 ),
        .Q(\m_axi_awid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_14 ),
        .Q(\m_axi_awid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_13 ),
        .Q(\m_axi_awid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_12 ),
        .Q(\m_axi_awid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_11 ),
        .Q(\m_axi_awid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_38 ),
        .Q(\m_axi_awid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_10 ),
        .Q(\m_axi_awid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_9 ),
        .Q(\m_axi_awid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_8 ),
        .Q(\m_axi_awid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_7 ),
        .Q(\m_axi_awid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_6 ),
        .Q(\m_axi_awid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_5 ),
        .Q(\m_axi_awid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_4 ),
        .Q(\m_axi_awid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_3 ),
        .Q(\m_axi_awid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_2 ),
        .Q(\m_axi_awid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_1 ),
        .Q(\m_axi_awid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_37 ),
        .Q(\m_axi_awid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_0 ),
        .Q(\m_axi_awid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_36 ),
        .Q(\m_axi_awid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_35 ),
        .Q(\m_axi_awid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_34 ),
        .Q(\m_axi_awid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_33 ),
        .Q(\m_axi_awid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_32 ),
        .Q(\m_axi_awid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_31 ),
        .Q(\m_axi_awid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory_108
   (\m_axi_arid[0] ,
    aclk,
    E,
    I129,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] );
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]I129;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  wire [0:0]E;
  wire [40:0]I129;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gdm.dm_n_0 ;
  wire \gdm.dm_n_1 ;
  wire \gdm.dm_n_10 ;
  wire \gdm.dm_n_11 ;
  wire \gdm.dm_n_12 ;
  wire \gdm.dm_n_13 ;
  wire \gdm.dm_n_14 ;
  wire \gdm.dm_n_15 ;
  wire \gdm.dm_n_16 ;
  wire \gdm.dm_n_17 ;
  wire \gdm.dm_n_18 ;
  wire \gdm.dm_n_19 ;
  wire \gdm.dm_n_2 ;
  wire \gdm.dm_n_20 ;
  wire \gdm.dm_n_21 ;
  wire \gdm.dm_n_22 ;
  wire \gdm.dm_n_23 ;
  wire \gdm.dm_n_24 ;
  wire \gdm.dm_n_25 ;
  wire \gdm.dm_n_26 ;
  wire \gdm.dm_n_27 ;
  wire \gdm.dm_n_28 ;
  wire \gdm.dm_n_29 ;
  wire \gdm.dm_n_3 ;
  wire \gdm.dm_n_30 ;
  wire \gdm.dm_n_31 ;
  wire \gdm.dm_n_32 ;
  wire \gdm.dm_n_33 ;
  wire \gdm.dm_n_34 ;
  wire \gdm.dm_n_35 ;
  wire \gdm.dm_n_36 ;
  wire \gdm.dm_n_37 ;
  wire \gdm.dm_n_38 ;
  wire \gdm.dm_n_39 ;
  wire \gdm.dm_n_4 ;
  wire \gdm.dm_n_40 ;
  wire \gdm.dm_n_5 ;
  wire \gdm.dm_n_6 ;
  wire \gdm.dm_n_7 ;
  wire \gdm.dm_n_8 ;
  wire \gdm.dm_n_9 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [40:0]\m_axi_arid[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  axi_vfifo_ctrl_0_dmem_110 \gdm.dm 
       (.E(E),
        .I129(I129),
        .Q({\gdm.dm_n_0 ,\gdm.dm_n_1 ,\gdm.dm_n_2 ,\gdm.dm_n_3 ,\gdm.dm_n_4 ,\gdm.dm_n_5 ,\gdm.dm_n_6 ,\gdm.dm_n_7 ,\gdm.dm_n_8 ,\gdm.dm_n_9 ,\gdm.dm_n_10 ,\gdm.dm_n_11 ,\gdm.dm_n_12 ,\gdm.dm_n_13 ,\gdm.dm_n_14 ,\gdm.dm_n_15 ,\gdm.dm_n_16 ,\gdm.dm_n_17 ,\gdm.dm_n_18 ,\gdm.dm_n_19 ,\gdm.dm_n_20 ,\gdm.dm_n_21 ,\gdm.dm_n_22 ,\gdm.dm_n_23 ,\gdm.dm_n_24 ,\gdm.dm_n_25 ,\gdm.dm_n_26 ,\gdm.dm_n_27 ,\gdm.dm_n_28 ,\gdm.dm_n_29 ,\gdm.dm_n_30 ,\gdm.dm_n_31 ,\gdm.dm_n_32 ,\gdm.dm_n_33 ,\gdm.dm_n_34 ,\gdm.dm_n_35 ,\gdm.dm_n_36 ,\gdm.dm_n_37 ,\gdm.dm_n_38 ,\gdm.dm_n_39 ,\gdm.dm_n_40 }),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_40 ),
        .Q(\m_axi_arid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_30 ),
        .Q(\m_axi_arid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_29 ),
        .Q(\m_axi_arid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_28 ),
        .Q(\m_axi_arid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_27 ),
        .Q(\m_axi_arid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_26 ),
        .Q(\m_axi_arid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_25 ),
        .Q(\m_axi_arid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_24 ),
        .Q(\m_axi_arid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_23 ),
        .Q(\m_axi_arid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_22 ),
        .Q(\m_axi_arid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_21 ),
        .Q(\m_axi_arid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_39 ),
        .Q(\m_axi_arid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_20 ),
        .Q(\m_axi_arid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_19 ),
        .Q(\m_axi_arid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_18 ),
        .Q(\m_axi_arid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_17 ),
        .Q(\m_axi_arid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_16 ),
        .Q(\m_axi_arid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_15 ),
        .Q(\m_axi_arid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_14 ),
        .Q(\m_axi_arid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_13 ),
        .Q(\m_axi_arid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_12 ),
        .Q(\m_axi_arid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_11 ),
        .Q(\m_axi_arid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_38 ),
        .Q(\m_axi_arid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_10 ),
        .Q(\m_axi_arid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_9 ),
        .Q(\m_axi_arid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_8 ),
        .Q(\m_axi_arid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_7 ),
        .Q(\m_axi_arid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_6 ),
        .Q(\m_axi_arid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_5 ),
        .Q(\m_axi_arid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_4 ),
        .Q(\m_axi_arid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_3 ),
        .Q(\m_axi_arid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_2 ),
        .Q(\m_axi_arid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_1 ),
        .Q(\m_axi_arid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_37 ),
        .Q(\m_axi_arid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_0 ),
        .Q(\m_axi_arid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_36 ),
        .Q(\m_axi_arid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_35 ),
        .Q(\m_axi_arid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_34 ),
        .Q(\m_axi_arid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_33 ),
        .Q(\m_axi_arid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_32 ),
        .Q(\m_axi_arid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_31 ),
        .Q(\m_axi_arid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory__parameterized0
   (\m_axi_wdata[31] ,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] );
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  wire [0:0]E;
  wire aclk;
  wire [32:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire [32:0]\m_axi_wdata[31] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_rd_en_i(ram_rd_en_i));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[0]),
        .Q(\m_axi_wdata[31] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[10]),
        .Q(\m_axi_wdata[31] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[11]),
        .Q(\m_axi_wdata[31] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[12]),
        .Q(\m_axi_wdata[31] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[13]),
        .Q(\m_axi_wdata[31] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[14]),
        .Q(\m_axi_wdata[31] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[15]),
        .Q(\m_axi_wdata[31] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[16]),
        .Q(\m_axi_wdata[31] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[17]),
        .Q(\m_axi_wdata[31] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[18]),
        .Q(\m_axi_wdata[31] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[19]),
        .Q(\m_axi_wdata[31] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[1]),
        .Q(\m_axi_wdata[31] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[20]),
        .Q(\m_axi_wdata[31] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[21]),
        .Q(\m_axi_wdata[31] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[22]),
        .Q(\m_axi_wdata[31] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[23]),
        .Q(\m_axi_wdata[31] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[24]),
        .Q(\m_axi_wdata[31] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[25]),
        .Q(\m_axi_wdata[31] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[26]),
        .Q(\m_axi_wdata[31] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[27]),
        .Q(\m_axi_wdata[31] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[28]),
        .Q(\m_axi_wdata[31] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[29]),
        .Q(\m_axi_wdata[31] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[2]),
        .Q(\m_axi_wdata[31] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[30]),
        .Q(\m_axi_wdata[31] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[31]),
        .Q(\m_axi_wdata[31] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[32]),
        .Q(\m_axi_wdata[31] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[3]),
        .Q(\m_axi_wdata[31] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[4]),
        .Q(\m_axi_wdata[31] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[5]),
        .Q(\m_axi_wdata[31] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[6]),
        .Q(\m_axi_wdata[31] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[7]),
        .Q(\m_axi_wdata[31] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[8]),
        .Q(\m_axi_wdata[31] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[9]),
        .Q(\m_axi_wdata[31] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory__parameterized1
   (\gpr1.dout_i_reg[6] ,
    curr_state_reg,
    Q,
    D,
    empty_fwft_i_reg,
    \gpfs.prog_full_i_reg ,
    curr_state_reg_0,
    \pkt_cnt_reg_reg[1] ,
    E,
    aclk,
    ram_empty_fb_i_reg,
    p_0_out);
  output \gpr1.dout_i_reg[6] ;
  output curr_state_reg;
  output [4:0]Q;
  output [1:0]D;
  input empty_fwft_i_reg;
  input \gpfs.prog_full_i_reg ;
  input curr_state_reg_0;
  input [1:0]\pkt_cnt_reg_reg[1] ;
  input [0:0]E;
  input aclk;
  input [0:0]ram_empty_fb_i_reg;
  input [6:0]p_0_out;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire aclk;
  wire [2:1]ar_fifo_payload;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_reg;
  wire \gdm.dm_n_1 ;
  wire \gdm.dm_n_2 ;
  wire \gdm.dm_n_3 ;
  wire \gdm.dm_n_4 ;
  wire \gdm.dm_n_5 ;
  wire \gdm.dm_n_6 ;
  wire \gdm.dm_n_7 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpr1.dout_i_reg[6] ;
  wire [6:0]p_0_out;
  wire [1:0]\pkt_cnt_reg_reg[1] ;
  wire [0:0]ram_empty_fb_i_reg;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    curr_state_i_3
       (.I0(Q[3]),
        .I1(ar_fifo_payload[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(ar_fifo_payload[2]),
        .O(curr_state_reg));
  axi_vfifo_ctrl_0_dmem__parameterized0 \gdm.dm 
       (.Q({\gdm.dm_n_1 ,\gdm.dm_n_2 ,\gdm.dm_n_3 ,\gdm.dm_n_4 ,\gdm.dm_n_5 ,\gdm.dm_n_6 ,\gdm.dm_n_7 }),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg_0),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[5] (curr_state_reg),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6] ),
        .p_0_out(p_0_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_7 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_6 ),
        .Q(ar_fifo_payload[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_5 ),
        .Q(ar_fifo_payload[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_4 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_2 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_1 ),
        .Q(Q[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9F90)) 
    \pkt_cnt_reg[0]_i_1 
       (.I0(\pkt_cnt_reg_reg[1] [0]),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(curr_state_reg_0),
        .I3(ar_fifo_payload[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \pkt_cnt_reg[1]_i_1 
       (.I0(\pkt_cnt_reg_reg[1] [1]),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\pkt_cnt_reg_reg[1] [0]),
        .I3(curr_state_reg_0),
        .I4(ar_fifo_payload[2]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory__parameterized2
   (s_axis_payload_wr_out_i,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \tlen_cntr_reg_reg[3] ,
    ram_full_fb_i_reg,
    \tlen_cntr_reg_reg[6]_0 ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload,
    curr_state_reg_0,
    curr_state,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [7:0]s_axis_payload_wr_out_i;
  output \gfwd_mode.storage_data1_reg[40] ;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[3] ;
  output ram_full_fb_i_reg;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;
  input curr_state_reg_0;
  input curr_state;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire curr_state;
  wire curr_state_i_5_n_0;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [14:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire [7:0]s_axis_payload_wr_out_i;
  wire [14:3]tdest_fifo_dout;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    curr_state_i_4__0
       (.I0(\tlen_cntr_reg_reg[6] [0]),
        .I1(tdest_fifo_dout[9]),
        .I2(\tlen_cntr_reg_reg[6] [5]),
        .I3(curr_state_i_5_n_0),
        .O(curr_state_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    curr_state_i_5
       (.I0(\tlen_cntr_reg_reg[6] [2]),
        .I1(\tlen_cntr_reg_reg[6] [4]),
        .I2(\tlen_cntr_reg_reg[6] [3]),
        .I3(\tlen_cntr_reg_reg[6] [1]),
        .O(curr_state_i_5_n_0));
  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({doutb[14],doutb[12:0]}),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \gfwd_mode.storage_data1[33]_i_1 
       (.I0(tdest_fifo_dout[4]),
        .I1(tdest_fifo_dout[3]),
        .I2(curr_state_reg_0),
        .I3(tdest_fifo_dout[5]),
        .O(s_axis_payload_wr_out_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \gfwd_mode.storage_data1[34]_i_1 
       (.I0(tdest_fifo_dout[5]),
        .I1(curr_state_reg_0),
        .I2(tdest_fifo_dout[3]),
        .O(s_axis_payload_wr_out_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \gfwd_mode.storage_data1[35]_i_1 
       (.I0(curr_state_reg_0),
        .I1(tdest_fifo_dout[3]),
        .I2(tdest_fifo_dout[5]),
        .I3(tdest_fifo_dout[4]),
        .O(s_axis_payload_wr_out_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gfwd_mode.storage_data1[35]_i_3 
       (.I0(curr_state),
        .I1(curr_state_i_5_n_0),
        .I2(\tlen_cntr_reg_reg[6] [5]),
        .I3(tdest_fifo_dout[9]),
        .I4(\tlen_cntr_reg_reg[6] [0]),
        .O(\gfwd_mode.storage_data1_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[39]_i_1__0 
       (.I0(tdest_fifo_dout[3]),
        .I1(curr_state_reg_0),
        .O(s_axis_payload_wr_out_i[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[40]_i_1 
       (.I0(tdest_fifo_dout[14]),
        .I1(curr_state_reg_0),
        .O(s_axis_payload_wr_out_i[7]));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(s_axis_payload_wr_out_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[10]),
        .Q(\tlen_cntr_reg_reg[6] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(\tlen_cntr_reg_reg[6] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[12]),
        .Q(\tlen_cntr_reg_reg[6] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[14]),
        .Q(tdest_fifo_dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(s_axis_payload_wr_out_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(s_axis_payload_wr_out_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(tdest_fifo_dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[4]),
        .Q(tdest_fifo_dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[5]),
        .Q(tdest_fifo_dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[6]),
        .Q(\tlen_cntr_reg_reg[6] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[7]),
        .Q(\tlen_cntr_reg_reg[6] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[8]),
        .Q(\tlen_cntr_reg_reg[6] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[9]),
        .Q(tdest_fifo_dout[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_full_fb_i_i_5
       (.I0(\tlen_cntr_reg_reg[6] [4]),
        .I1(tdest_fifo_dout[9]),
        .I2(\tlen_cntr_reg_reg[6] [1]),
        .I3(\tlen_cntr_reg_reg[6] [0]),
        .I4(\tlen_cntr_reg_reg[6] [2]),
        .I5(\tlen_cntr_reg_reg[6] [3]),
        .O(ram_full_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tlen_cntr_reg[2]_i_2 
       (.I0(\tlen_cntr_reg_reg[6] [1]),
        .I1(\tlen_cntr_reg_reg[6] [0]),
        .O(\tlen_cntr_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tlen_cntr_reg[3]_i_3 
       (.I0(tdest_fifo_dout[9]),
        .I1(\tlen_cntr_reg_reg[6] [1]),
        .I2(\tlen_cntr_reg_reg[6] [0]),
        .I3(\tlen_cntr_reg_reg[6] [2]),
        .O(\tlen_cntr_reg_reg[3] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \tlen_cntr_reg[4]_i_3 
       (.I0(tdest_fifo_dout[9]),
        .I1(\tlen_cntr_reg_reg[6] [1]),
        .I2(\tlen_cntr_reg_reg[6] [0]),
        .I3(\tlen_cntr_reg_reg[6] [2]),
        .O(\tlen_cntr_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tlen_cntr_reg[6]_i_3 
       (.I0(\tlen_cntr_reg_reg[6] [3]),
        .I1(\tlen_cntr_reg_reg[6] [2]),
        .I2(\tlen_cntr_reg_reg[6] [0]),
        .I3(\tlen_cntr_reg_reg[6] [1]),
        .I4(tdest_fifo_dout[9]),
        .O(\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory__parameterized3
   (dout_i,
    Q_reg,
    ram_empty_fb_i_reg,
    \aw_id_r_reg[0] ,
    aclk,
    \gpr1.dout_i_reg[0] );
  output [0:0]dout_i;
  output Q_reg;
  input ram_empty_fb_i_reg;
  input \aw_id_r_reg[0] ;
  input aclk;
  input \gpr1.dout_i_reg[0] ;

  wire Q_reg;
  wire aclk;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire \gpr1.dout_i_reg[0] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_dmem__parameterized1 \gdm.dm 
       (.aclk(aclk),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpr1.dout_i_reg[0] ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module axi_vfifo_ctrl_0_multi_channel_fifo
   (overrun_err_mcdf_i,
    areset_d1_0,
    set_flag_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \active_ch_dly_reg[4]_7 ,
    set_flag_i_0,
    \active_ch_dly_reg[0][0] ,
    Q_reg,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \burst_count_reg[0] ,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    \gin_reg.rd_pntr_pf_dly_reg[9] ,
    CO,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    rom_rd_addr_int,
    \gin_reg.rd_pntr_pf_dly_reg[0]_0 ,
    rom_rd_addr_int_8,
    \gfwd_mode.storage_data1_reg[66] ,
    pntr_rchd_end_addr1,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    \aw_addr_r_reg[31] ,
    \packet_cnt_reg[5] ,
    we_int,
    we_int_9,
    \gfwd_mode.storage_data1_reg[1] ,
    \aw_id_r_reg[0] ,
    addr_rollover_r_reg,
    Q_reg_0,
    Q_reg_1,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    S,
    DI,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    pntr_roll_over_reg,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    \gfwd_mode.storage_data1_reg[0]_7 ,
    addr_ready,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.storage_data1_reg[6] ,
    \gfwd_mode.storage_data1_reg[0]_8 ,
    \gfwd_mode.storage_data1_reg[0]_9 ,
    areset_d1_3,
    D,
    vfifo_idle,
    E,
    \gfwd_mode.storage_data1_reg[32] ,
    \gfwd_mode.storage_data1_reg[0]_10 );
  output overrun_err_mcdf_i;
  output areset_d1_0;
  output set_flag_i;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output \active_ch_dly_reg[4]_7 ;
  output set_flag_i_0;
  output \active_ch_dly_reg[0][0] ;
  output Q_reg;
  output \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [0:0]\burst_count_reg[0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[9] ;
  output [0:0]CO;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  output rom_rd_addr_int_8;
  output [0:0]\gfwd_mode.storage_data1_reg[66] ;
  output [10:0]pntr_rchd_end_addr1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output [0:0]\aw_addr_r_reg[31] ;
  output [0:0]\packet_cnt_reg[5] ;
  output we_int;
  output we_int_9;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output \aw_id_r_reg[0] ;
  output [65:0]addr_rollover_r_reg;
  output Q_reg_0;
  output Q_reg_1;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [32:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input pntr_roll_over_reg;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input pntr_roll_over_reg_14;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  input addr_ready;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input [0:0]\gfwd_mode.storage_data1_reg[6] ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_9 ;
  input areset_d1_3;
  input [0:0]D;
  input [1:0]vfifo_idle;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[32] ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_10 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[0][0] ;
  wire \active_ch_dly_reg[4]_7 ;
  wire addr_ready;
  wire [65:0]addr_rollover_r_reg;
  wire areset_d1_0;
  wire areset_d1_3;
  wire [0:0]\aw_addr_r_reg[31] ;
  wire \aw_id_r_reg[0] ;
  wire [0:0]\burst_count_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_10 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_9 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32] ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[6] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[9] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [15:0]\gov_err_flag.overrun_compare_inst/v1_reg ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  wire [9:9]\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a ;
  wire mcf_dfl_rd_inst_n_3;
  wire mcf_dfl_rd_inst_n_31;
  wire mcf_dfl_wr_inst_n_28;
  wire overrun_err_mcdf_i;
  wire [0:0]\packet_cnt_reg[5] ;
  wire [9:9]\pf_thresh_dly_reg[2]_2 ;
  wire [10:0]pntr_rchd_end_addr1;
  wire pntr_roll_over_reg;
  wire pntr_roll_over_reg_14;
  wire pntrs_eql_dly;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_8;
  wire set_flag_i;
  wire set_flag_i_0;
  wire [1:0]vfifo_idle;
  wire we_int;
  wire we_int_9;

  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized0 mcf_dfl_rd_inst
       (.A(\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a ),
        .CO(CO),
        .DI(DI),
        .Q(Q),
        .Q_reg(Q_reg),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[0][0]_0 (\active_ch_dly_reg[0][0] ),
        .\active_ch_dly_reg[2][0]_0 (mcf_dfl_rd_inst_n_3),
        .\gclr.prog_full_i_reg (mcf_dfl_rd_inst_n_31),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_8 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_9 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_10 ),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0]_0 (\gin_reg.rd_pntr_pf_dly_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[9] (\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\pf_thresh_dly_reg[2][9] (mcf_dfl_wr_inst_n_28),
        .\pf_thresh_dly_reg[2]_2 (\pf_thresh_dly_reg[2]_2 ),
        .pntr_roll_over_reg_14(pntr_roll_over_reg_14),
        .pntrs_eql_dly(pntrs_eql_dly),
        .rom_rd_addr_int_8(rom_rd_addr_int_8),
        .set_flag_i_0(set_flag_i_0),
        .v1_reg(\gov_err_flag.overrun_compare_inst/v1_reg ),
        .we_int_9(we_int_9));
  axi_vfifo_ctrl_0_mcf_data_flow_logic mcf_dfl_wr_inst
       (.A(\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a ),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg_0),
        .Q_reg_0(Q_reg_1),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0]_0 (mcf_dfl_rd_inst_n_3),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .addr_ready(addr_ready),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1_0(areset_d1_0),
        .areset_d1_3(areset_d1_3),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31] ),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .\aw_id_r_reg[0]_0 (D),
        .\burst_count_reg[0] (\burst_count_reg[0] ),
        .\diff_pntr_reg[9] (mcf_dfl_rd_inst_n_31),
        .\gclr.prog_full_i_reg (mcf_dfl_wr_inst_n_28),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_2 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_8 [27:15]),
        .\gfwd_mode.storage_data1_reg[1] (\gfwd_mode.storage_data1_reg[1] ),
        .\gfwd_mode.storage_data1_reg[32] (\gfwd_mode.storage_data1_reg[32] ),
        .\gfwd_mode.storage_data1_reg[66] (\gfwd_mode.storage_data1_reg[66] ),
        .\gfwd_mode.storage_data1_reg[66]_0 (\gfwd_mode.storage_data1_reg[66]_0 ),
        .\gfwd_mode.storage_data1_reg[6] (\gfwd_mode.storage_data1_reg[6] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.rd_pntr_roll_over_dly_reg_0 (\gin_reg.rd_pntr_roll_over_dly_reg_0 ),
        .overrun_err_mcdf_i(overrun_err_mcdf_i),
        .\packet_cnt_reg[5] (\packet_cnt_reg[5] ),
        .\pf_thresh_dly_reg[2]_2 (\pf_thresh_dly_reg[2]_2 ),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .pntrs_eql_dly(pntrs_eql_dly),
        .rom_rd_addr_int(rom_rd_addr_int),
        .set_flag_i(set_flag_i),
        .v1_reg(\gov_err_flag.overrun_compare_inst/v1_reg ),
        .vfifo_idle(vfifo_idle),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module axi_vfifo_ctrl_0_multi_channel_fifo__parameterized0
   (overrun_err_mctf_i,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    D,
    \gfwd_mode.storage_data1_reg[28] ,
    bram_wr_en,
    \gfwd_mode.storage_data1_reg[14] ,
    bram_rd_en,
    \pf_thresh_dly_reg[2][4] ,
    active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[4]_12 ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    WR_DATA,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    we_int_10,
    we_int_11,
    ena_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    addr_ready_reg,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    pntr_roll_over_reg_15,
    wr_pntr_plus1,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    \gfwd_mode.areset_d1_reg ,
    addr_rollover_r_reg,
    \gfwd_mode.storage_data1_reg[0]_7 );
  output overrun_err_mctf_i;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output [0:0]D;
  output \gfwd_mode.storage_data1_reg[28] ;
  output bram_wr_en;
  output \gfwd_mode.storage_data1_reg[14] ;
  output bram_rd_en;
  output \pf_thresh_dly_reg[2][4] ;
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output \active_ch_dly_reg[4]_12 ;
  output Q_reg;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]WR_DATA;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output we_int_10;
  output we_int_11;
  output [15:0]ena_array;
  output [30:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [15:0]enb_array;
  output [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]addr_ready_reg;
  input \gfwd_rev.storage_data1_reg[0] ;
  input Q_reg_0;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input pntr_roll_over_reg_15;
  input [15:0]wr_pntr_plus1;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [15:0]addr_rollover_r_reg;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;

  wire [0:0]D;
  wire [30:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [15:0]WR_DATA;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire active_ch_dly_reg_r_3;
  wire [0:0]addr_ready_reg;
  wire [15:0]addr_rollover_r_reg;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  wire [15:15]\gmcpf_pf_gen.mcpf_pf_gen_inst/a ;
  wire [7:0]\gov_err_flag.overrun_compare_inst/v1_reg ;
  wire mcf_dfl_rd_inst_n_70;
  wire mcf_dfl_rd_inst_n_71;
  wire mcf_dfl_rd_inst_n_72;
  wire mcf_dfl_rd_inst_n_73;
  wire mcf_dfl_rd_inst_n_74;
  wire mcf_dfl_rd_inst_n_75;
  wire mcf_dfl_rd_inst_n_76;
  wire mcf_dfl_rd_inst_n_77;
  wire mcf_dfl_rd_inst_n_78;
  wire mcf_dfl_rd_inst_n_79;
  wire mcf_dfl_rd_inst_n_80;
  wire mcf_dfl_rd_inst_n_81;
  wire mcf_dfl_rd_inst_n_82;
  wire mcf_dfl_rd_inst_n_83;
  wire mcf_dfl_wr_inst_n_84;
  wire overrun_err_mctf_i;
  wire p_0_out;
  wire p_0_out_0;
  wire \pf_thresh_dly_reg[2][4] ;
  wire [14:7]\pf_thresh_dly_reg[2]_10 ;
  wire pntr_roll_over_reg_15;
  wire pntr_roll_over_reg_16;
  wire we_int_10;
  wire we_int_11;
  wire [15:0]wr_pntr_plus1;

  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized2 mcf_dfl_rd_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(mcf_dfl_wr_inst_n_84),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ),
        .DI(mcf_dfl_rd_inst_n_83),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S({mcf_dfl_rd_inst_n_70,mcf_dfl_rd_inst_n_71,mcf_dfl_rd_inst_n_72}),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(\active_ch_dly_reg[4][0] ),
        .enb_array(enb_array),
        .\gclr.prog_full_i_reg ({mcf_dfl_rd_inst_n_73,mcf_dfl_rd_inst_n_74,mcf_dfl_rd_inst_n_75,mcf_dfl_rd_inst_n_76,mcf_dfl_rd_inst_n_77,mcf_dfl_rd_inst_n_78,mcf_dfl_rd_inst_n_79,mcf_dfl_rd_inst_n_80,mcf_dfl_rd_inst_n_81}),
        .\gclr.prog_full_i_reg_0 (mcf_dfl_rd_inst_n_82),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_10 ({\pf_thresh_dly_reg[2]_10 [14],\pf_thresh_dly_reg[2]_10 [7]}),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .v1_reg(\gov_err_flag.overrun_compare_inst/v1_reg ),
        .we_int_11(we_int_11),
        .wr_pntr_plus1(wr_pntr_plus1));
  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized1 mcf_dfl_wr_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(mcf_dfl_wr_inst_n_84),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (bram_wr_en),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .DI(mcf_dfl_rd_inst_n_83),
        .Q(Q),
        .S({mcf_dfl_rd_inst_n_70,mcf_dfl_rd_inst_n_71,mcf_dfl_rd_inst_n_72}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .active_ch_dly_reg_r_3_0(active_ch_dly_reg_r_3),
        .addr_ready_reg(addr_ready_reg),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .\diff_pntr_reg[13] ({mcf_dfl_rd_inst_n_73,mcf_dfl_rd_inst_n_74,mcf_dfl_rd_inst_n_75,mcf_dfl_rd_inst_n_76,mcf_dfl_rd_inst_n_77,mcf_dfl_rd_inst_n_78,mcf_dfl_rd_inst_n_79,mcf_dfl_rd_inst_n_80,mcf_dfl_rd_inst_n_81}),
        .ena_array(ena_array),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_0 (\gin_reg.wr_pntr_pf_dly_reg[14]_0 ),
        .\gset.prog_full_i_reg ({\pf_thresh_dly_reg[2]_10 [14],\pf_thresh_dly_reg[2]_10 [7]}),
        .overrun_err_mctf_i(overrun_err_mctf_i),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (mcf_dfl_rd_inst_n_82),
        .\pf_thresh_dly_reg[2][4] (\pf_thresh_dly_reg[2][4] ),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .v1_reg(\gov_err_flag.overrun_compare_inst/v1_reg ),
        .we_int_10(we_int_10),
        .wr_pntr_plus1(wr_pntr_plus1));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module axi_vfifo_ctrl_0_multi_channel_fifo__parameterized1
   (overrun_err_mcpf_i,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    D,
    \gfwd_mode.storage_data1_reg[26] ,
    bram_wr_en,
    \gfwd_mode.storage_data1_reg[14] ,
    bram_rd_en,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[4]_13 ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    we_int_12,
    we_int_13,
    ena_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    valid_pkt_r_reg,
    \goreg_dm.dout_i_reg[0] ,
    \gpfs.prog_full_i_reg ,
    pf_thresh_dly_reg_r_0,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    pntr_roll_over_reg_17,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    pntr_roll_over_reg_18,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    \gfwd_mode.storage_data1_reg[0]_7 ,
    valid_pkt_r_reg_0,
    tstart_reg,
    \gfwd_mode.storage_data1_reg[0]_8 );
  output overrun_err_mcpf_i;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output [0:0]D;
  output \gfwd_mode.storage_data1_reg[26] ;
  output bram_wr_en;
  output \gfwd_mode.storage_data1_reg[14] ;
  output bram_rd_en;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output \active_ch_dly_reg[4]_13 ;
  output Q_reg;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output we_int_12;
  output we_int_13;
  output [15:0]ena_array;
  output [28:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [15:0]enb_array;
  output [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input valid_pkt_r_reg;
  input \goreg_dm.dout_i_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input pf_thresh_dly_reg_r_0;
  input active_ch_dly_reg_r_3;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input pntr_roll_over_reg_17;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input pntr_roll_over_reg_18;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]tstart_reg;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_8 ;

  wire [0:0]D;
  wire [28:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire active_ch_dly_reg_r_3;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  wire [15:15]\gmcpf_pf_gen.mcpf_pf_gen_inst/a ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [7:0]\gov_err_flag.overrun_compare_inst/v1_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire mcf_dfl_rd_inst_n_70;
  wire mcf_dfl_rd_inst_n_71;
  wire mcf_dfl_rd_inst_n_72;
  wire mcf_dfl_rd_inst_n_73;
  wire mcf_dfl_rd_inst_n_74;
  wire mcf_dfl_rd_inst_n_75;
  wire mcf_dfl_rd_inst_n_76;
  wire mcf_dfl_rd_inst_n_77;
  wire mcf_dfl_rd_inst_n_78;
  wire mcf_dfl_rd_inst_n_79;
  wire mcf_dfl_rd_inst_n_80;
  wire mcf_dfl_rd_inst_n_81;
  wire mcf_dfl_rd_inst_n_82;
  wire mcf_dfl_rd_inst_n_83;
  wire mcf_dfl_wr_inst_n_79;
  wire overrun_err_mcpf_i;
  wire p_0_out;
  wire p_0_out_0;
  wire [14:7]\pf_thresh_dly_reg[2]_11 ;
  wire pf_thresh_dly_reg_r_0;
  wire pntr_roll_over_reg_17;
  wire pntr_roll_over_reg_18;
  wire [13:0]tstart_reg;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;
  wire we_int_12;
  wire we_int_13;

  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized4 mcf_dfl_rd_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(mcf_dfl_wr_inst_n_79),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ),
        .DI(mcf_dfl_rd_inst_n_83),
        .Q(Q),
        .Q_reg(Q_reg),
        .S({mcf_dfl_rd_inst_n_70,mcf_dfl_rd_inst_n_71,mcf_dfl_rd_inst_n_72}),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .enb_array(enb_array),
        .\gclr.prog_full_i_reg ({mcf_dfl_rd_inst_n_73,mcf_dfl_rd_inst_n_74,mcf_dfl_rd_inst_n_75,mcf_dfl_rd_inst_n_76,mcf_dfl_rd_inst_n_77,mcf_dfl_rd_inst_n_78,mcf_dfl_rd_inst_n_79,mcf_dfl_rd_inst_n_80,mcf_dfl_rd_inst_n_81}),
        .\gclr.prog_full_i_reg_0 (mcf_dfl_rd_inst_n_82),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_8 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_11 ({\pf_thresh_dly_reg[2]_11 [14],\pf_thresh_dly_reg[2]_11 [7]}),
        .pntr_roll_over_reg_18(pntr_roll_over_reg_18),
        .v1_reg(\gov_err_flag.overrun_compare_inst/v1_reg ),
        .we_int_13(we_int_13));
  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized3 mcf_dfl_wr_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(mcf_dfl_wr_inst_n_79),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (bram_wr_en),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .DI(mcf_dfl_rd_inst_n_83),
        .Q(Q),
        .S({mcf_dfl_rd_inst_n_70,mcf_dfl_rd_inst_n_71,mcf_dfl_rd_inst_n_72}),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .\diff_pntr_reg[13] ({mcf_dfl_rd_inst_n_73,mcf_dfl_rd_inst_n_74,mcf_dfl_rd_inst_n_75,mcf_dfl_rd_inst_n_76,mcf_dfl_rd_inst_n_77,mcf_dfl_rd_inst_n_78,mcf_dfl_rd_inst_n_79,mcf_dfl_rd_inst_n_80,mcf_dfl_rd_inst_n_81}),
        .ena_array(ena_array),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_0 (\gin_reg.wr_pntr_pf_dly_reg[14]_0 ),
        .\gset.prog_full_i_reg ({\pf_thresh_dly_reg[2]_11 [14],\pf_thresh_dly_reg[2]_11 [7]}),
        .overrun_err_mcpf_i(overrun_err_mcpf_i),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (mcf_dfl_rd_inst_n_82),
        .pf_thresh_dly_reg_r_0(pf_thresh_dly_reg_r_0),
        .pntr_roll_over_reg_17(pntr_roll_over_reg_17),
        .tstart_reg(tstart_reg),
        .v1_reg(\gov_err_flag.overrun_compare_inst/v1_reg ),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(valid_pkt_r_reg_0),
        .we_int_12(we_int_12));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr
   (ram_full_comb,
    D,
    Q,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    ram_empty_fb_i_reg_0,
    rst_full_gen_i,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    \gnstage1.q_dly_reg[1][0]_0 ,
    p_2_out,
    \gc0.count_reg[2]_0 ,
    curr_state_reg,
    \gcc0.gc0.count_d1_reg[3] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output ram_full_comb;
  output [2:0]D;
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input ram_empty_fb_i_reg_0;
  input rst_full_gen_i;
  input ram_full_fb_i_reg;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input \gnstage1.q_dly_reg[1][0]_0 ;
  input p_2_out;
  input \gc0.count_reg[2]_0 ;
  input curr_state_reg;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire \gc0.count_reg[2]_0 ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gnstage1.q_dly_reg[1][0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire p_2_out;
  wire [3:0]plusOp__2;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2_n_0;
  wire ram_full_fb_i_i_3__0_n_0;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [3]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [0]),
        .I3(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(\gc0.count_d1_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'h9699999966669699)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1 
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_reg[3] [1]),
        .I2(ram_empty_fb_i_reg_0),
        .I3(\gnstage1.q_dly_reg[1][0] ),
        .I4(\gcc0.gc0.count_reg[3] [0]),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96669996)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1 
       (.I0(Q[2]),
        .I1(\gcc0.gc0.count_reg[3] [2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ),
        .I3(Q[1]),
        .I4(\gcc0.gc0.count_reg[3] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBBBB2BB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0 
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(ram_full_fb_i_reg),
        .I3(\gnstage1.q_dly_reg[1][0]_0 ),
        .I4(ram_empty_fb_i_reg_0),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1 
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_reg[3] [3]),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(Q[2]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2B222B22BB2B2B22)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2 
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(\gnstage1.q_dly_reg[1][0] ),
        .I5(ram_empty_fb_i_reg_0),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FB00FB00FFFF)) 
    ram_empty_fb_i_i_1__0
       (.I0(ram_full_fb_i_reg),
        .I1(\gnstage1.q_dly_reg[1][0]_0 ),
        .I2(ram_empty_fb_i_i_2_n_0),
        .I3(p_2_out),
        .I4(\gc0.count_reg[2]_0 ),
        .I5(curr_state_reg),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2
       (.I0(\gcc0.gc0.count_d1_reg[3] [3]),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_d1_reg[3] [2]),
        .I3(Q[2]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(ram_empty_fb_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_d1_reg[3] [0]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT5 #(
    .INIT(32'hD0DDD0D0)) 
    ram_full_fb_i_i_1__0
       (.I0(ram_empty_fb_i_reg_0),
        .I1(ram_empty_fb_i_i_2_n_0),
        .I2(ram_full_fb_i_i_2_n_0),
        .I3(rst_full_gen_i),
        .I4(ram_full_fb_i_reg),
        .O(ram_full_comb));
  LUT6 #(
    .INIT(64'h0000000000000900)) 
    ram_full_fb_i_i_2
       (.I0(\gcc0.gc0.count_reg[3] [0]),
        .I1(Q[0]),
        .I2(ram_full_fb_i_reg),
        .I3(\gnstage1.q_dly_reg[1][0]_0 ),
        .I4(ram_empty_fb_i_reg_0),
        .I5(ram_full_fb_i_i_3__0_n_0),
        .O(ram_full_fb_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_fb_i_i_3__0
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_reg[3] [1]),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_full_fb_i_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr_100
   (Q,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gcc0.gc0.count_reg[3] ,
    \gfwd_mode.m_valid_i_reg ,
    E,
    m_axi_awvalid_i,
    ram_full_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [2:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [0:0]E;
  input m_axi_awvalid_i;
  input ram_full_fb_i_reg;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire m_axi_awvalid_i;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [3:0]plusOp__0;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[3]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'hBB2B44D444D4BB2B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .I3(E),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2_n_0 ),
        .I2(\gcc0.gc0.count_reg[3] [1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h444444D4)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(m_axi_awvalid_i),
        .I3(ram_full_fb_i_reg),
        .I4(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7555FF7510005510)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(E),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr_116
   (Q,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gcc0.gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    E,
    m_axi_arvalid_i,
    ram_full_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [2:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input [0:0]E;
  input m_axi_arvalid_i;
  input ram_full_fb_i_reg;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire m_axi_arvalid_i;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [3:0]plusOp__4;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__4 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[3]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'hBB2B44D444D4BB2B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(E),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4_n_0 ),
        .I2(\gcc0.gc0.count_reg[3] [1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h444444D4)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(m_axi_arvalid_i),
        .I3(ram_full_fb_i_reg),
        .I4(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7555FF7510005510)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(E),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr__parameterized0
   (v1_reg_0,
    Q,
    ram_full_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    ram_empty_fb_i_reg,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [1:0]v1_reg_0;
  output [5:0]Q;
  output [0:0]ram_full_fb_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output ram_empty_fb_i_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[8] ;
  input [6:0]\gcc0.gc0.count_reg[8] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [5:0]Q;
  wire aclk;
  wire \gc0.count[6]_i_2_n_0 ;
  wire \gc0.count[8]_i_2__0_n_0 ;
  wire [2:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [8:0]plusOp__2;
  wire ram_empty_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg;
  wire [8:0]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [1:0]v1_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q[0]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__3 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__1 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__1 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(plusOp__2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gc0.count[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gc0.count[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gc0.count[6]_i_2 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .O(\gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gc0.count[7]_i_1__0 
       (.I0(Q[4]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .O(plusOp__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gc0.count[8]_i_1__0 
       (.I0(Q[5]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[4]),
        .I3(rd_pntr_plus1[8]),
        .O(plusOp__2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gc0.count[8]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\gc0.count[8]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[2]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[3]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[4]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[5]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[6]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[7]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[8]),
        .Q(rd_pntr_plus1[8]));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__7 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(\gcc0.gc0.count_d1_reg[8] [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [0]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__10 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__10 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__10 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[8] [5]),
        .O(v1_reg[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .O(ram_full_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .O(v1_reg_0[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_reg[8] [6]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr__parameterized1
   (Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gcc0.gc0.count_reg[7] ,
    \gcc0.gc0.count_d1_reg[8] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [7:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output ram_empty_fb_i_reg;
  output ram_full_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [8:0]plusOp__4;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [8:8]rd_pntr_plus1;
  wire [3:0]v1_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__4[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .O(plusOp__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__4[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1),
        .I1(Q[6]),
        .I2(\gc0.count[8]_i_2_n_0 ),
        .I3(Q[7]),
        .O(plusOp__4[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[8]),
        .Q(rd_pntr_plus1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_reg[7] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[7] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[7] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[7] [7]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__10 
       (.I0(rd_pntr_plus1),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_fb_i_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__8 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr__parameterized2
   (ram_full_comb,
    ram_empty_fb_i_reg,
    Q,
    \gpr1.dout_i_reg[0] ,
    addr_ready_reg,
    rst_full_gen_i_9,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg_0,
    p_2_out,
    \gcc0.gc0.count_d1_reg[1] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gcc0.gc0.count_reg[5] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output ram_full_comb;
  output ram_empty_fb_i_reg;
  output [5:0]Q;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input [0:0]addr_ready_reg;
  input rst_full_gen_i_9;
  input ram_full_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input p_2_out;
  input \gcc0.gc0.count_d1_reg[1] ;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input [5:0]\gcc0.gc0.count_reg[5] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [0:0]E;
  wire [5:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \gcc0.gc0.count_d1_reg[1] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_reg[5] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire p_2_out;
  wire [5:0]plusOp__6;
  wire ram_empty_fb_i_i_2__1_n_0;
  wire ram_empty_fb_i_i_4__0_n_0;
  wire ram_empty_fb_i_i_5__0_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2__1_n_0;
  wire ram_full_fb_i_i_3__1_n_0;
  wire ram_full_fb_i_i_4__0_n_0;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i_9;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(plusOp__6[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(plusOp__6[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[0] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[0] [5]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__6[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[5]),
        .Q(Q[5]));
  LUT5 #(
    .INIT(32'hFC44FCFC)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_i_2__1_n_0),
        .I1(p_2_out),
        .I2(\gcc0.gc0.count_d1_reg[1] ),
        .I3(ram_full_fb_i_reg),
        .I4(addr_ready_reg),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    ram_empty_fb_i_i_2__1
       (.I0(\gcc0.gc0.count_d1_reg[5] [2]),
        .I1(\gpr1.dout_i_reg[0] [2]),
        .I2(\gcc0.gc0.count_d1_reg[5] [3]),
        .I3(\gpr1.dout_i_reg[0] [3]),
        .I4(ram_empty_fb_i_i_4__0_n_0),
        .I5(ram_empty_fb_i_i_5__0_n_0),
        .O(ram_empty_fb_i_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__0
       (.I0(\gpr1.dout_i_reg[0] [1]),
        .I1(\gcc0.gc0.count_d1_reg[5] [1]),
        .I2(\gpr1.dout_i_reg[0] [0]),
        .I3(\gcc0.gc0.count_d1_reg[5] [0]),
        .O(ram_empty_fb_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5__0
       (.I0(\gpr1.dout_i_reg[0] [4]),
        .I1(\gcc0.gc0.count_d1_reg[5] [4]),
        .I2(\gpr1.dout_i_reg[0] [5]),
        .I3(\gcc0.gc0.count_d1_reg[5] [5]),
        .O(ram_empty_fb_i_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h00000F440F000F44)) 
    ram_full_fb_i_i_1
       (.I0(ram_full_fb_i_i_2__1_n_0),
        .I1(addr_ready_reg),
        .I2(rst_full_gen_i_9),
        .I3(ram_full_fb_i_reg),
        .I4(ram_empty_fb_i_reg_0),
        .I5(ram_empty_fb_i_i_2__1_n_0),
        .O(ram_full_comb));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    ram_full_fb_i_i_2__1
       (.I0(\gcc0.gc0.count_reg[5] [4]),
        .I1(\gpr1.dout_i_reg[0] [4]),
        .I2(\gcc0.gc0.count_reg[5] [5]),
        .I3(\gpr1.dout_i_reg[0] [5]),
        .I4(ram_full_fb_i_i_3__1_n_0),
        .I5(ram_full_fb_i_i_4__0_n_0),
        .O(ram_full_fb_i_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__1
       (.I0(\gpr1.dout_i_reg[0] [3]),
        .I1(\gcc0.gc0.count_reg[5] [3]),
        .I2(\gpr1.dout_i_reg[0] [2]),
        .I3(\gcc0.gc0.count_reg[5] [2]),
        .O(ram_full_fb_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4__0
       (.I0(\gpr1.dout_i_reg[0] [1]),
        .I1(\gcc0.gc0.count_reg[5] [1]),
        .I2(\gpr1.dout_i_reg[0] [0]),
        .I3(\gcc0.gc0.count_reg[5] [0]),
        .O(ram_full_fb_i_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft
   (m_axi_wvalid,
    ram_rd_en_i,
    wr_pntr_plus1_pad,
    E,
    \goreg_bm.dout_i_reg[32] ,
    aclk,
    Q,
    m_axi_wready,
    p_2_out,
    m_axi_wvalid_i,
    ram_full_fb_i_reg);
  output m_axi_wvalid;
  output ram_rd_en_i;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]E;
  output [0:0]\goreg_bm.dout_i_reg[32] ;
  input aclk;
  input [1:0]Q;
  input m_axi_wready;
  input p_2_out;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_n_0;
  wire [0:0]\goreg_bm.dout_i_reg[32] ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [1:0]next_fwft_state;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire [0:0]wr_pntr_plus1_pad;

  LUT4 #(
    .INIT(16'h00DF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(curr_fwft_state),
        .I1(m_axi_wready),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(p_2_out),
        .O(ram_rd_en_i));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_1__3
       (.I0(empty_fwft_fb),
        .I1(curr_fwft_state),
        .I2(m_axi_wready),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i_reg_n_0));
  LUT6 #(
    .INIT(64'h2020222020202020)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__3 
       (.I0(m_axi_wvalid_i),
        .I1(ram_full_fb_i_reg),
        .I2(p_2_out),
        .I3(curr_fwft_state),
        .I4(m_axi_wready),
        .I5(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(wr_pntr_plus1_pad));
  LUT4 #(
    .INIT(16'h4404)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_wready),
        .O(\goreg_bm.dout_i_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_wready),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_wready),
        .I2(curr_fwft_state),
        .I3(p_2_out),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \greg.ram_rd_en_i_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_wready),
        .I2(curr_fwft_state),
        .I3(p_2_out),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_wvalid_INST_0
       (.I0(empty_fwft_i_reg_n_0),
        .O(m_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_1
   (S2MM_BRESP_ERR_INTR_reg,
    wr_pntr_plus1_pad,
    empty_fwft_i_reg_0,
    Q_reg,
    m_axi_bready,
    ram_empty_fb_i_reg,
    we_bcnt,
    \gpr1.dout_i_reg[0] ,
    E,
    aclk,
    Q,
    m_axi_bvalid,
    p_2_out,
    addr_ready_reg,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] ,
    mem_init_done);
  output S2MM_BRESP_ERR_INTR_reg;
  output [0:0]wr_pntr_plus1_pad;
  output [1:0]empty_fwft_i_reg_0;
  output Q_reg;
  output m_axi_bready;
  output ram_empty_fb_i_reg;
  output we_bcnt;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  input aclk;
  input [0:0]Q;
  input m_axi_bvalid;
  input p_2_out;
  input [0:0]addr_ready_reg;
  input ram_full_fb_i_reg;
  input [0:0]\gcc0.gc0.count_d1_reg[4] ;
  input [0:0]\gc0.count_reg[4] ;
  input mem_init_done;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire S2MM_BRESP_ERR_INTR_reg;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire [1:0]empty_fwft_i_reg_0;
  wire [0:0]\gc0.count_reg[4] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[4] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state[0]_i_1__4_n_0 ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire we_bcnt;
  wire [0:0]wr_pntr_plus1_pad;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Q_i_2
       (.I0(m_axi_bvalid),
        .I1(S2MM_BRESP_ERR_INTR_reg),
        .O(Q_reg));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hBA22)) 
    empty_fwft_fb_i_1__1
       (.I0(empty_fwft_fb),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(m_axi_bvalid),
        .I3(empty_fwft_i_reg_0[0]),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(S2MM_BRESP_ERR_INTR_reg));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \gc0.count_d1[5]_i_1 
       (.I0(p_2_out),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(m_axi_bvalid),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FF400000)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2 
       (.I0(m_axi_bvalid),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(empty_fwft_i_reg_0[1]),
        .I3(p_2_out),
        .I4(addr_ready_reg),
        .I5(ram_full_fb_i_reg),
        .O(wr_pntr_plus1_pad));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \gpr1.dout_i[0]_i_1 
       (.I0(p_2_out),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(m_axi_bvalid),
        .O(\gpr1.dout_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__4 
       (.I0(empty_fwft_i_reg_0[1]),
        .I1(m_axi_bvalid),
        .I2(empty_fwft_i_reg_0[0]),
        .O(\gpregsm1.curr_fwft_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__4 
       (.I0(empty_fwft_i_reg_0[1]),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(m_axi_bvalid),
        .I3(p_2_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gpregsm1.curr_fwft_state[0]_i_1__4_n_0 ),
        .Q(empty_fwft_i_reg_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ),
        .Q(empty_fwft_i_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_bready_INST_0
       (.I0(S2MM_BRESP_ERR_INTR_reg),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h08FFFF08)) 
    ram_empty_fb_i_i_7__0
       (.I0(empty_fwft_i_reg_0[1]),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(m_axi_bvalid),
        .I3(\gcc0.gc0.count_d1_reg[4] ),
        .I4(\gc0.count_reg[4] ),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_0_1_0_5_i_1__4
       (.I0(S2MM_BRESP_ERR_INTR_reg),
        .I1(m_axi_bvalid),
        .I2(mem_init_done),
        .O(we_bcnt));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_114
   (m_axi_arvalid,
    E,
    D,
    \gc0.count_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    aclk,
    Q,
    m_axi_arready,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    m_axi_arvalid_i,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] );
  output m_axi_arvalid;
  output [0:0]E;
  output [0:0]D;
  output [0:0]\gc0.count_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input aclk;
  input [1:0]Q;
  input m_axi_arready;
  input ram_empty_fb_i_reg;
  input ram_full_fb_i_reg;
  input m_axi_arvalid_i;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_n_0;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_1__4
       (.I0(empty_fwft_fb),
        .I1(curr_fwft_state),
        .I2(m_axi_arready),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_1__0 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_arready),
        .I2(curr_fwft_state),
        .I3(ram_empty_fb_i_reg),
        .O(\gc0.count_reg[3] ));
  LUT5 #(
    .INIT(32'hEF1010EF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1 
       (.I0(\gc0.count_reg[3] ),
        .I1(ram_full_fb_i_reg),
        .I2(m_axi_arvalid_i),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \goreg_dm.dout_i[40]_i_1__0 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_arready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gpr1.dout_i[40]_i_1__0 
       (.I0(curr_fwft_state),
        .I1(m_axi_arready),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_arready),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_arready),
        .I2(curr_fwft_state),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_arvalid_INST_0
       (.I0(empty_fwft_i_reg_n_0),
        .O(m_axi_arvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_2
   (empty_fwft_i_7,
    wr_pntr_plus1_pad,
    \goreg_bm.dout_i_reg[14] ,
    ram_empty_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    aclk,
    Q,
    curr_state_reg,
    argen_to_tdf_tvalid,
    p_2_out,
    ram_empty_fb_i_reg_0);
  output empty_fwft_i_7;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]\goreg_bm.dout_i_reg[14] ;
  output ram_empty_fb_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  input aclk;
  input [1:0]Q;
  input curr_state_reg;
  input argen_to_tdf_tvalid;
  input p_2_out;
  input ram_empty_fb_i_reg_0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire [0:0]curr_fwft_state;
  wire curr_state_reg;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_7;
  wire [0:0]\goreg_bm.dout_i_reg[14] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire [0:0]next_fwft_state;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [0:0]wr_pntr_plus1_pad;

  LUT4 #(
    .INIT(16'h4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_state_reg),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hB2A2)) 
    empty_fwft_fb_i_1__0
       (.I0(empty_fwft_fb),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(curr_state_reg),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i_7));
  LUT6 #(
    .INIT(64'h2022202020202020)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1 
       (.I0(argen_to_tdf_tvalid),
        .I1(p_2_out),
        .I2(ram_empty_fb_i_reg_0),
        .I3(curr_state_reg),
        .I4(curr_fwft_state),
        .I5(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(wr_pntr_plus1_pad));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(curr_fwft_state),
        .I1(curr_state_reg),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(Q[0]),
        .O(\goreg_bm.dout_i_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(curr_state_reg),
        .O(next_fwft_state));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(curr_state_reg),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(ram_empty_fb_i_reg_0),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \greg.ram_rd_en_i_i_1__0 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_state_reg),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_empty_fb_i_i_2__0
       (.I0(curr_fwft_state),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_91
   (curr_state_reg,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    E,
    D,
    \gpr1.dout_i_reg[6] ,
    ram_empty_fb_i_reg,
    \pkt_cnt_reg_reg[5] ,
    \gc0.count_d1_reg[3] ,
    aclk,
    Q,
    \gpfs.prog_full_i_reg ,
    \goreg_dm.dout_i_reg[5] ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] ,
    \pkt_cnt_reg_reg[5]_0 ,
    \goreg_dm.dout_i_reg[6] ,
    p_2_out,
    empty_fwft_i_reg_0);
  output curr_state_reg;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0]_0 ;
  output [0:0]E;
  output [0:0]D;
  output \gpr1.dout_i_reg[6] ;
  output ram_empty_fb_i_reg;
  output [3:0]\pkt_cnt_reg_reg[5] ;
  output [0:0]\gc0.count_d1_reg[3] ;
  input aclk;
  input [1:0]Q;
  input \gpfs.prog_full_i_reg ;
  input \goreg_dm.dout_i_reg[5] ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5]_0 ;
  input [3:0]\goreg_dm.dout_i_reg[6] ;
  input p_2_out;
  input empty_fwft_i_reg_0;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire curr_state_i_2_n_0;
  wire curr_state_i_4_n_0;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_0;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[5] ;
  wire [3:0]\goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire [0:0]next_fwft_state;
  wire next_state;
  wire p_2_out;
  wire \pkt_cnt_reg[2]_i_2_n_0 ;
  wire \pkt_cnt_reg[5]_i_2_n_0 ;
  wire [3:0]\pkt_cnt_reg_reg[5] ;
  wire [5:0]\pkt_cnt_reg_reg[5]_0 ;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    curr_state_i_1__0
       (.I0(curr_state_i_2_n_0),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(curr_state_reg),
        .I3(\goreg_dm.dout_i_reg[5] ),
        .I4(curr_state_reg_0),
        .O(next_state));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    curr_state_i_2
       (.I0(\pkt_cnt_reg_reg[5]_0 [5]),
        .I1(\pkt_cnt_reg_reg[5]_0 [0]),
        .I2(\pkt_cnt_reg_reg[5]_0 [1]),
        .I3(\pkt_cnt_reg_reg[5]_0 [3]),
        .I4(curr_state_i_4_n_0),
        .O(curr_state_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    curr_state_i_4
       (.I0(curr_state_reg_0),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\pkt_cnt_reg_reg[5]_0 [2]),
        .I3(\pkt_cnt_reg_reg[5]_0 [4]),
        .O(curr_state_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hB2A2)) 
    empty_fwft_fb_i_1
       (.I0(empty_fwft_fb),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(curr_state_reg));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \gc0.count_d1[3]_i_1__1 
       (.I0(p_2_out),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .O(\gc0.count_d1_reg[3] ));
  LUT5 #(
    .INIT(32'hFB0404FB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1 
       (.I0(\gpr1.dout_i_reg[6] ),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(ram_full_fb_i_reg),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1 
       (.I0(curr_state_reg_0),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(curr_state_reg),
        .I3(\goreg_dm.dout_i_reg[5] ),
        .I4(curr_state_i_2_n_0),
        .O(\gpregsm1.curr_fwft_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \goreg_dm.dout_i[6]_i_1 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I3(curr_fwft_state),
        .O(E));
  LUT5 #(
    .INIT(32'h55155555)) 
    \gpr1.dout_i[6]_i_1 
       (.I0(p_2_out),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(empty_fwft_i_reg_0),
        .I4(curr_state_i_2_n_0),
        .O(\gpr1.dout_i_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I2(curr_fwft_state),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h08FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(curr_fwft_state),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I3(p_2_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \pkt_cnt_reg[2]_i_1 
       (.I0(\pkt_cnt_reg_reg[5]_0 [2]),
        .I1(\pkt_cnt_reg_reg[5]_0 [1]),
        .I2(\pkt_cnt_reg_reg[5]_0 [0]),
        .I3(\pkt_cnt_reg[2]_i_2_n_0 ),
        .I4(curr_state_reg_0),
        .I5(\goreg_dm.dout_i_reg[6] [0]),
        .O(\pkt_cnt_reg_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \pkt_cnt_reg[2]_i_2 
       (.I0(curr_state_reg),
        .I1(curr_state_reg_0),
        .I2(\gpfs.prog_full_i_reg ),
        .O(\pkt_cnt_reg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \pkt_cnt_reg[3]_i_1 
       (.I0(\pkt_cnt_reg_reg[5]_0 [3]),
        .I1(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I2(curr_state_reg_0),
        .I3(\goreg_dm.dout_i_reg[6] [1]),
        .O(\pkt_cnt_reg_reg[5] [1]));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \pkt_cnt_reg[4]_i_1 
       (.I0(\pkt_cnt_reg_reg[5]_0 [4]),
        .I1(\pkt_cnt_reg_reg[5]_0 [3]),
        .I2(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I3(curr_state_reg_0),
        .I4(\goreg_dm.dout_i_reg[6] [2]),
        .O(\pkt_cnt_reg_reg[5] [2]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \pkt_cnt_reg[5]_i_1 
       (.I0(\pkt_cnt_reg_reg[5]_0 [5]),
        .I1(\pkt_cnt_reg_reg[5]_0 [4]),
        .I2(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I3(\pkt_cnt_reg_reg[5]_0 [3]),
        .I4(curr_state_reg_0),
        .I5(\goreg_dm.dout_i_reg[6] [3]),
        .O(\pkt_cnt_reg_reg[5] [3]));
  LUT6 #(
    .INIT(64'h0000000001000101)) 
    \pkt_cnt_reg[5]_i_2 
       (.I0(\pkt_cnt_reg_reg[5]_0 [1]),
        .I1(\pkt_cnt_reg_reg[5]_0 [0]),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(curr_state_reg_0),
        .I4(curr_state_reg),
        .I5(\pkt_cnt_reg_reg[5]_0 [2]),
        .O(\pkt_cnt_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2000000000000)) 
    ram_empty_fb_i_i_4
       (.I0(curr_state_i_2_n_0),
        .I1(\goreg_dm.dout_i_reg[5] ),
        .I2(ram_empty_fb_i_i_7_n_0),
        .I3(curr_state_reg_0),
        .I4(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I5(curr_fwft_state),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'hE)) 
    ram_empty_fb_i_i_7
       (.I0(curr_state_reg),
        .I1(\gpfs.prog_full_i_reg ),
        .O(ram_empty_fb_i_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_98
   (m_axi_awvalid,
    E,
    D,
    \gc0.count_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    aclk,
    Q,
    m_axi_awready,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    m_axi_awvalid_i,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] );
  output m_axi_awvalid;
  output [0:0]E;
  output [0:0]D;
  output [0:0]\gc0.count_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input aclk;
  input [1:0]Q;
  input m_axi_awready;
  input ram_empty_fb_i_reg;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_1__2
       (.I0(empty_fwft_fb),
        .I1(curr_fwft_state),
        .I2(m_axi_awready),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_awready),
        .I2(curr_fwft_state),
        .I3(ram_empty_fb_i_reg),
        .O(\gc0.count_reg[3] ));
  LUT5 #(
    .INIT(32'hEF1010EF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0 
       (.I0(\gc0.count_reg[3] ),
        .I1(ram_full_fb_i_reg),
        .I2(m_axi_awvalid_i),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \goreg_dm.dout_i[40]_i_1 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_awready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gpr1.dout_i[40]_i_1 
       (.I0(curr_fwft_state),
        .I1(m_axi_awready),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_awready),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_awready),
        .I2(curr_fwft_state),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic
   (curr_state_reg,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    E,
    ram_full_comb,
    \gpr1.dout_i_reg[6] ,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \pkt_cnt_reg_reg[5] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[3]_0 ,
    aclk,
    Q,
    \gpfs.prog_full_i_reg ,
    \goreg_dm.dout_i_reg[5] ,
    curr_state_reg_0,
    rst_full_gen_i,
    ram_full_fb_i_reg,
    \gnstage1.q_dly_reg[1][0] ,
    \gcc0.gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0]_0 ,
    \gc0.count_reg[2] ,
    \pkt_cnt_reg_reg[5]_0 ,
    \goreg_dm.dout_i_reg[6] ,
    \gcc0.gc0.count_d1_reg[3] ,
    empty_fwft_i_reg);
  output curr_state_reg;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [0:0]E;
  output ram_full_comb;
  output \gpr1.dout_i_reg[6] ;
  output [3:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [3:0]\pkt_cnt_reg_reg[5] ;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]\gc0.count_d1_reg[3]_0 ;
  input aclk;
  input [1:0]Q;
  input \gpfs.prog_full_i_reg ;
  input \goreg_dm.dout_i_reg[5] ;
  input curr_state_reg_0;
  input rst_full_gen_i;
  input ram_full_fb_i_reg;
  input \gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  input \gc0.count_reg[2] ;
  input [5:0]\pkt_cnt_reg_reg[5]_0 ;
  input [3:0]\goreg_dm.dout_i_reg[6] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input empty_fwft_i_reg;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gc0.count_d1_reg[3]_0 ;
  wire \gc0.count_reg[2] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  wire \goreg_dm.dout_i_reg[5] ;
  wire [3:0]\goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \gr1.rfwft_n_6 ;
  wire next_state;
  wire p_2_out;
  wire [3:0]\pkt_cnt_reg_reg[5] ;
  wire [5:0]\pkt_cnt_reg_reg[5]_0 ;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire rpntr_n_8;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_rd_fwft_91 \gr1.rfwft 
       (.D(D[0]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .\gc0.count_d1_reg[0] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3]_0 ),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[3] [0]),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[5] (\goreg_dm.dout_i_reg[5] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .p_2_out(p_2_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .\pkt_cnt_reg_reg[5]_0 (\pkt_cnt_reg_reg[5]_0 ),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_6 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  axi_vfifo_ctrl_0_rd_status_flags_ss \grss.rsts 
       (.Q(Q[1]),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(rpntr_n_8));
  axi_vfifo_ctrl_0_rd_bin_cntr rpntr
       (.D(D[3:1]),
        .E(\gc0.count_d1_reg[3]_0 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .curr_state_reg(\gr1.rfwft_n_6 ),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[2]_0 (\gc0.count_reg[2] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0]_0 ),
        .\gnstage1.q_dly_reg[1][0]_0 (\gnstage1.q_dly_reg[1][0] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_8),
        .ram_empty_fb_i_reg_0(\gpr1.dout_i_reg[6] ),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic_106
   (p_2_out,
    m_axi_arvalid,
    \gc0.count_d1_reg[3] ,
    E,
    D,
    p_6_out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \goreg_dm.dout_i_reg[40] ,
    ram_empty_fb_i_reg,
    aclk,
    Q,
    m_axi_arready,
    ram_full_fb_i_reg,
    m_axi_arvalid_i,
    \gcc0.gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] );
  output p_2_out;
  output m_axi_arvalid;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]E;
  output [3:0]D;
  output p_6_out;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input ram_empty_fb_i_reg;
  input aclk;
  input [1:0]Q;
  input m_axi_arready;
  input ram_full_fb_i_reg;
  input m_axi_arvalid_i;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0_rd_fwft_114 \gr1.rfwft 
       (.D(D[0]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gc0.count_reg[3] (p_6_out),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[3] [0]),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  axi_vfifo_ctrl_0_rd_status_flags_ss_115 \grss.rsts 
       (.Q(Q[1]),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  axi_vfifo_ctrl_0_rd_bin_cntr_116 rpntr
       (.D(D[3:1]),
        .E(p_6_out),
        .Q(\gc0.count_d1_reg[3] ),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic_93
   (p_2_out,
    m_axi_awvalid,
    \gc0.count_d1_reg[3] ,
    E,
    D,
    p_6_out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \goreg_dm.dout_i_reg[40] ,
    ram_empty_fb_i_reg,
    aclk,
    Q,
    m_axi_awready,
    ram_full_fb_i_reg,
    m_axi_awvalid_i,
    \gcc0.gc0.count_reg[3] ,
    \gfwd_mode.m_valid_i_reg );
  output p_2_out;
  output m_axi_awvalid;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]E;
  output [3:0]D;
  output p_6_out;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input ram_empty_fb_i_reg;
  input aclk;
  input [1:0]Q;
  input m_axi_awready;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0_rd_fwft_98 \gr1.rfwft 
       (.D(D[0]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gc0.count_reg[3] (p_6_out),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[3] [0]),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  axi_vfifo_ctrl_0_rd_status_flags_ss_99 \grss.rsts 
       (.Q(Q[1]),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  axi_vfifo_ctrl_0_rd_bin_cntr_100 rpntr
       (.D(D[3:1]),
        .E(p_6_out),
        .Q(\gc0.count_d1_reg[3] ),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic__parameterized0
   (m_axi_wvalid,
    \gc0.count_d1_reg[7] ,
    ram_rd_en_i,
    E,
    wr_pntr_plus1_pad,
    \goreg_bm.dout_i_reg[32] ,
    ram_full_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_0,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    Q,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_wready,
    m_axi_wvalid_i,
    ram_full_fb_i_reg_0,
    \gcc0.gc0.count_reg[8] );
  output m_axi_wvalid;
  output [5:0]\gc0.count_d1_reg[7] ;
  output ram_rd_en_i;
  output [0:0]E;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]\goreg_bm.dout_i_reg[32] ;
  output [0:0]ram_full_fb_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  input [3:0]v1_reg_0;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input [1:0]Q;
  input [2:0]\gcc0.gc0.count_d1_reg[8] ;
  input m_axi_wready;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg_0;
  input [6:0]\gcc0.gc0.count_reg[8] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [4:0]\c2/v1_reg ;
  wire [5:0]\gc0.count_d1_reg[7] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[32] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_rd_en_i;
  wire rpntr_n_22;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_rd_fwft \gr1.rfwft 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (\goreg_bm.dout_i_reg[32] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .ram_rd_en_i(ram_rd_en_i),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
  axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (rpntr_n_22),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .v1_reg({\c2/v1_reg [4],\c2/v1_reg [0]}),
        .v1_reg_0(v1_reg_0));
  axi_vfifo_ctrl_0_rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(\gc0.count_d1_reg[7] ),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_22),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg),
        .v1_reg_0({\c2/v1_reg [4],\c2/v1_reg [0]}));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic__parameterized1
   (p_2_out_0,
    empty_fwft_i_7,
    \gc0.count_d1_reg[7] ,
    wr_pntr_plus1_pad,
    ram_empty_fb_i_reg,
    \goreg_bm.dout_i_reg[14] ,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \gc0.count_d1_reg[8] ,
    ram_full_fb_i_reg,
    v1_reg_0,
    v1_reg_1,
    aclk,
    Q,
    curr_state_reg,
    argen_to_tdf_tvalid,
    p_2_out,
    E,
    \gcc0.gc0.count_reg[7] ,
    \gcc0.gc0.count_d1_reg[8] );
  output p_2_out_0;
  output empty_fwft_i_7;
  output [7:0]\gc0.count_d1_reg[7] ;
  output [0:0]wr_pntr_plus1_pad;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_bm.dout_i_reg[14] ;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output [0:0]\gc0.count_d1_reg[8] ;
  output ram_full_fb_i_reg;
  input [3:0]v1_reg_0;
  input [3:0]v1_reg_1;
  input aclk;
  input [1:0]Q;
  input curr_state_reg;
  input argen_to_tdf_tvalid;
  input p_2_out;
  input [0:0]E;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire curr_state_reg;
  wire empty_fwft_i_7;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\goreg_bm.dout_i_reg[14] ;
  wire p_2_out;
  wire p_2_out_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire rpntr_n_21;
  wire rpntr_n_23;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_rd_fwft_2 \gr1.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(\gc0.count_d1_reg[8] ),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg),
        .empty_fwft_i_7(empty_fwft_i_7),
        .\goreg_bm.dout_i_reg[14] (\goreg_bm.dout_i_reg[14] ),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out_0),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
  axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized1 \grss.rsts 
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .\gc0.count_d1_reg[8] (rpntr_n_21),
        .\gc0.count_reg[8] (rpntr_n_23),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_empty_fb_i_reg),
        .p_2_out_0(p_2_out_0),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(v1_reg_1));
  axi_vfifo_ctrl_0_rd_bin_cntr__parameterized1 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(\gc0.count_d1_reg[8] ),
        .Q(\gc0.count_d1_reg[7] ),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[7] (\gcc0.gc0.count_reg[7] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_21),
        .ram_empty_fb_i_reg_0(rpntr_n_23),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic__parameterized2
   (S2MM_BRESP_ERR_INTR_reg,
    ram_full_comb,
    \gpr1.dout_i_reg[0] ,
    wr_pntr_plus1_pad,
    empty_fwft_i_reg,
    Q_reg,
    m_axi_bready,
    \gc0.count_d1_reg[5] ,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0]_0 ,
    we_bcnt,
    E,
    aclk,
    Q,
    addr_ready_reg,
    rst_full_gen_i_9,
    ram_full_fb_i_reg,
    m_axi_bvalid,
    \gcc0.gc0.count_d1_reg[1] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gcc0.gc0.count_reg[5] ,
    mem_init_done);
  output S2MM_BRESP_ERR_INTR_reg;
  output ram_full_comb;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]wr_pntr_plus1_pad;
  output [1:0]empty_fwft_i_reg;
  output Q_reg;
  output m_axi_bready;
  output [4:0]\gc0.count_d1_reg[5] ;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output we_bcnt;
  output [0:0]E;
  input aclk;
  input [0:0]Q;
  input [0:0]addr_ready_reg;
  input rst_full_gen_i_9;
  input ram_full_fb_i_reg;
  input m_axi_bvalid;
  input \gcc0.gc0.count_d1_reg[1] ;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input [5:0]\gcc0.gc0.count_reg[5] ;
  input mem_init_done;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire S2MM_BRESP_ERR_INTR_reg;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire [1:0]empty_fwft_i_reg;
  wire [4:0]\gc0.count_d1_reg[5] ;
  wire \gcc0.gc0.count_d1_reg[1] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_reg[5] ;
  wire \gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire [4:4]rd_pntr_plus1;
  wire rpntr_n_1;
  wire rst_full_gen_i_9;
  wire we_bcnt;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_rd_fwft_1 \gr1.rfwft 
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .S2MM_BRESP_ERR_INTR_reg(S2MM_BRESP_ERR_INTR_reg),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[5] [4]),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .we_bcnt(we_bcnt),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
  axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized2 \grss.rsts 
       (.Q(Q),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_1));
  axi_vfifo_ctrl_0_rd_bin_cntr__parameterized2 rpntr
       (.E(E),
        .Q({\gc0.count_d1_reg[5] [4],rd_pntr_plus1,\gc0.count_d1_reg[5] [3:0]}),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\gcc0.gc0.count_d1_reg[1] (\gcc0.gc0.count_d1_reg[1] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gcc0.gc0.count_reg[5] (\gcc0.gc0.count_reg[5] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0]_0 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_1),
        .ram_empty_fb_i_reg_0(\gpr1.dout_i_reg[0] ),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_gen_i_9(rst_full_gen_i_9));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss
   (p_2_out,
    ram_full_fb_i_reg,
    aclk,
    Q);
  output p_2_out;
  input ram_full_fb_i_reg;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_full_fb_i_reg;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss_115
   (p_2_out,
    ram_empty_fb_i_reg_0,
    aclk,
    Q);
  output p_2_out;
  input ram_empty_fb_i_reg_0;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_empty_fb_i_reg_0;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss_99
   (p_2_out,
    ram_empty_fb_i_reg_0,
    aclk,
    Q);
  output p_2_out;
  input ram_empty_fb_i_reg_0;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_empty_fb_i_reg_0;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized0
   (p_2_out,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    Q,
    E,
    m_axi_wvalid_i,
    ram_full_fb_i_reg);
  output p_2_out;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire [1:0]v1_reg;
  wire [3:0]v1_reg_0;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized0 c1
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg_0(v1_reg_0));
  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized1 c2
       (.comp1(comp1),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .v1_reg(v1_reg));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized1
   (p_2_out_0,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    \gc0.count_reg[8] ,
    aclk,
    Q,
    E,
    \gpregsm1.curr_fwft_state_reg[0] ,
    curr_state_reg);
  output p_2_out_0;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input \gc0.count_reg[8] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input curr_state_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire curr_state_reg;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_reg[8] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire p_2_out_0;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized4 c1
       (.E(E),
        .comp1(comp1),
        .curr_state_reg(curr_state_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .p_2_out_0(p_2_out_0),
        .ram_empty_fb_i_reg(c1_n_0),
        .v1_reg_0(v1_reg_0));
  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized5 c2
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .v1_reg_1(v1_reg_1));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(Q),
        .Q(p_2_out_0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized2
   (p_2_out,
    ram_empty_fb_i_reg_0,
    aclk,
    Q);
  output p_2_out;
  input ram_empty_fb_i_reg_0;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_empty_fb_i_reg_0;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo_104
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo_90
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo_92
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_reg[1] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0_109
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_d1_reg[3] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_d1_reg[3] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_d1_reg[3] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ),
        .Q(\gc0.count_d1_reg[3] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ),
        .Q(\gc0.count_d1_reg[3] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized1
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized2
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_d1_reg[8] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_d1_reg[8] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_d1_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ),
        .Q(\gc0.count_d1_reg[8] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ),
        .Q(\gc0.count_d1_reg[8] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized3
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_reg[1] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized4
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized5
   (rst_full_ff_i,
    rst_full_gen_i_4,
    AR,
    ram_full_fb_i_reg,
    \gc0.count_reg[1] ,
    aclk,
    Q,
    p_2_out);
  output rst_full_ff_i;
  output rst_full_gen_i_4;
  output [0:0]AR;
  output ram_full_fb_i_reg;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;
  input p_2_out;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0 ;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i_4 = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0 ),
        .Q(AR));
  LUT2 #(
    .INIT(4'hB)) 
    ram_full_fb_i_i_2__0
       (.I0(rst_d3),
        .I1(p_2_out),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized6
   (rst_full_ff_i,
    rst_full_gen_i_9,
    AR,
    \gc0.count_reg[1] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i_9;
  output [0:0]AR;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i_9 = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized0
   (CHANNEL_DEPTH,
    Q,
    aclk);
  output [0:0]CHANNEL_DEPTH;
  input [0:0]Q;
  input aclk;

  wire [0:0]CHANNEL_DEPTH;
  wire [0:0]Q;
  wire aclk;

  FDRE \greg_out.QSPO_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(CHANNEL_DEPTH),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized3
   (QSPO,
    Q,
    aclk);
  output [0:0]QSPO;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire [0:0]QSPO;
  wire aclk;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(QSPO),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized4
   (pf_thresh_dly_reg_r,
    Q,
    aclk);
  output pf_thresh_dly_reg_r;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire pf_thresh_dly_reg_r;

  FDRE \greg_out.QSPO_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(pf_thresh_dly_reg_r),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized9
   (QSPO,
    Q,
    aclk);
  output [0:0]QSPO;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire [0:0]QSPO;
  wire aclk;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(QSPO),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    \gin_reg.rd_pntr_roll_over_dly_reg_0 ,
    pntr_roll_over,
    D,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    pntr_rchd_end_addr10,
    S,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    pntr_roll_over_reg,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg ,
    pntr_rchd_end_addr1);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  output pntr_roll_over;
  output [0:0]D;
  output [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  output rom_rd_addr_int;
  output [0:0]\gfwd_mode.storage_data1_reg[66] ;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [0:0]pntr_rchd_end_addr10;
  output [0:0]S;
  input aclk;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [25:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input pntr_roll_over_reg;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.m_valid_i_reg ;
  input [3:0]pntr_rchd_end_addr1;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1[65]_i_2_n_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [25:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg_0 ;
  wire [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire [3:0]pntr_rchd_end_addr1;
  wire [0:0]pntr_rchd_end_addr10;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_i_1_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;

  LUT5 #(
    .INIT(32'h00000001)) 
    \gfwd_mode.storage_data1[65]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I4(\gfwd_mode.storage_data1[65]_i_2_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gfwd_mode.storage_data1[65]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I5(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .O(\gfwd_mode.storage_data1[65]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gfwd_mode.storage_data1[66]_i_15 
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [20]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [19]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(\gfwd_mode.storage_data1_reg[66] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gfwd_mode.storage_data1[66]_i_31 
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .I2(rom_rd_addr_i),
        .O(pntr_rchd_end_addr10));
  LUT3 #(
    .INIT(8'h1D)) 
    \gfwd_mode.storage_data1[66]_i_32 
       (.I0(rom_rd_addr_i),
        .I1(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .O(S));
  LUT4 #(
    .INIT(16'h9009)) 
    \gfwd_mode.storage_data1[66]_i_9 
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [24]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [23]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [20]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [21]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [22]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [16]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [17]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [18]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [8]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I3(rom_rd_addr_int),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [19]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [9]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [25]),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1_n_0),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.rd_pntr_roll_over_dly_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_24_29_i_7
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top_64
   (\gin_reg.rd_pntr_pf_dly_reg[0] ,
    CO,
    \gin_reg.rd_pntr_pf_dly_reg[0]_0 ,
    pntr_roll_over,
    D,
    rom_rd_addr_int_8,
    v1_reg,
    pntr_rchd_end_addr10,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    aclk,
    Q,
    S,
    DI,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_rchd_end_addr1,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 );
  output \gin_reg.rd_pntr_pf_dly_reg[0] ;
  output [0:0]CO;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  output pntr_roll_over;
  output [29:0]D;
  output rom_rd_addr_int_8;
  output [15:0]v1_reg;
  output [0:0]pntr_rchd_end_addr10;
  output [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  input aclk;
  input [0:0]Q;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [10:0]pntr_rchd_end_addr1;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.storage_data1_reg[0]_2 ;
  input pntr_roll_over_reg_14;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input \gfwd_mode.m_valid_i_reg ;
  input [29:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_6 ;

  wire [0:0]CO;
  wire [29:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_mode.storage_data1_reg[0]_2 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [29:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [10:0]pntr_rchd_end_addr1;
  wire [0:0]pntr_rchd_end_addr10;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_14;
  wire ram_init_done_i_i_1__0_n_0;
  wire ram_reg_0_1_0_0_i_11_n_0;
  wire ram_reg_0_1_0_0_i_12_n_0;
  wire ram_reg_0_1_0_0_i_13_n_0;
  wire ram_reg_0_1_0_0_i_14_n_0;
  wire ram_reg_0_1_0_0_i_14_n_1;
  wire ram_reg_0_1_0_0_i_14_n_2;
  wire ram_reg_0_1_0_0_i_14_n_3;
  wire ram_reg_0_1_0_0_i_16_n_0;
  wire ram_reg_0_1_0_0_i_17_n_0;
  wire ram_reg_0_1_0_0_i_18_n_0;
  wire ram_reg_0_1_0_0_i_19_n_0;
  wire ram_reg_0_1_0_0_i_22_n_0;
  wire ram_reg_0_1_0_0_i_22_n_1;
  wire ram_reg_0_1_0_0_i_22_n_2;
  wire ram_reg_0_1_0_0_i_22_n_3;
  wire ram_reg_0_1_0_0_i_23_n_0;
  wire ram_reg_0_1_0_0_i_24_n_0;
  wire ram_reg_0_1_0_0_i_26_n_0;
  wire ram_reg_0_1_0_0_i_28_n_0;
  wire ram_reg_0_1_0_0_i_29_n_0;
  wire ram_reg_0_1_0_0_i_30_n_0;
  wire ram_reg_0_1_0_0_i_31_n_0;
  wire ram_reg_0_1_0_0_i_32_n_0;
  wire ram_reg_0_1_0_0_i_4_n_1;
  wire ram_reg_0_1_0_0_i_4_n_2;
  wire ram_reg_0_1_0_0_i_4_n_3;
  wire ram_reg_0_1_0_0_i_5_n_0;
  wire ram_reg_0_1_0_0_i_5_n_1;
  wire ram_reg_0_1_0_0_i_5_n_2;
  wire ram_reg_0_1_0_0_i_5_n_3;
  wire ram_reg_0_1_0_0_i_8__1_n_0;
  wire ram_reg_0_1_0_0_i_9_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int_8;
  wire [15:0]v1_reg;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_14_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_22_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [13]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [23]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [24]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [25]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [14]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [15]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [16]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [17]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [18]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [19]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [20]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [21]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [22]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(rom_rd_addr_int_8),
        .I4(\gfwd_mode.storage_data1_reg[0]_4 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__0 
       (.I0(CO),
        .I1(pntr_roll_over_reg_14),
        .O(pntr_roll_over));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [0]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [0]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [1]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[10].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [20]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [20]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [21]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [21]),
        .O(v1_reg[10]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[11].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [22]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [22]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [23]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [23]),
        .O(v1_reg[11]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[12].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [24]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [24]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [25]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [25]),
        .O(v1_reg[12]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[13].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [26]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [26]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [27]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [27]),
        .O(v1_reg[13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[14].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [28]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [28]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [29]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [29]),
        .O(v1_reg[14]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[15].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [30]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [30]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [31]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [31]),
        .O(v1_reg[15]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [2]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [2]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [3]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [4]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [4]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [5]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [6]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [6]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [7]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [8]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [8]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [9]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [10]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [10]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [11]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [12]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [12]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [13]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [13]),
        .O(v1_reg[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[7].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [14]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [14]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [15]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [15]),
        .O(v1_reg[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[8].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [16]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [16]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [17]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [17]),
        .O(v1_reg[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[9].gms.ms_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [18]),
        .I1(\gfwd_mode.storage_data1_reg[0]_6 [18]),
        .I2(\gfwd_mode.storage_data1_reg[0]_5 [19]),
        .I3(\gfwd_mode.storage_data1_reg[0]_6 [19]),
        .O(v1_reg[9]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [8]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [9]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [10]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [11]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [12]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[28]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [26]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[29]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [27]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[30]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [28]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[31]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [29]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [3]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [4]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [5]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [6]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [7]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [7]),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__0
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__0_n_0),
        .Q(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_11
       (.I0(pntr_rchd_end_addr1[9]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [29]),
        .I2(\gfwd_mode.storage_data1_reg[0]_4 [28]),
        .I3(pntr_rchd_end_addr1[8]),
        .O(ram_reg_0_1_0_0_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_12
       (.I0(pntr_rchd_end_addr1[7]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [27]),
        .I2(\gfwd_mode.storage_data1_reg[0]_4 [26]),
        .I3(pntr_rchd_end_addr1[6]),
        .O(ram_reg_0_1_0_0_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_13
       (.I0(pntr_rchd_end_addr1[5]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [25]),
        .I2(\gfwd_mode.storage_data1_reg[0]_4 [24]),
        .I3(pntr_rchd_end_addr1[4]),
        .O(ram_reg_0_1_0_0_i_13_n_0));
  CARRY4 ram_reg_0_1_0_0_i_14
       (.CI(ram_reg_0_1_0_0_i_22_n_0),
        .CO({ram_reg_0_1_0_0_i_14_n_0,ram_reg_0_1_0_0_i_14_n_1,ram_reg_0_1_0_0_i_14_n_2,ram_reg_0_1_0_0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_14_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_23_n_0,ram_reg_0_1_0_0_i_24_n_0,S,ram_reg_0_1_0_0_i_26_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_16
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [21]),
        .I1(pntr_rchd_end_addr1[1]),
        .I2(\gfwd_mode.storage_data1_reg[0]_4 [20]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(ram_reg_0_1_0_0_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_17
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [23]),
        .I2(\gfwd_mode.storage_data1_reg[0]_4 [22]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(ram_reg_0_1_0_0_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_18
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [21]),
        .I2(\gfwd_mode.storage_data1_reg[0]_4 [20]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(ram_reg_0_1_0_0_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_19
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [19]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [18]),
        .O(ram_reg_0_1_0_0_i_19_n_0));
  CARRY4 ram_reg_0_1_0_0_i_22
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_22_n_0,ram_reg_0_1_0_0_i_22_n_1,ram_reg_0_1_0_0_i_22_n_2,ram_reg_0_1_0_0_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_28_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_22_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_29_n_0,ram_reg_0_1_0_0_i_30_n_0,ram_reg_0_1_0_0_i_31_n_0,ram_reg_0_1_0_0_i_32_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_23
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [15]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [14]),
        .O(ram_reg_0_1_0_0_i_23_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_24
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [13]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [12]),
        .O(ram_reg_0_1_0_0_i_24_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_26
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [9]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [8]),
        .O(ram_reg_0_1_0_0_i_26_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_28
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .O(ram_reg_0_1_0_0_i_28_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_29
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [7]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [6]),
        .O(ram_reg_0_1_0_0_i_29_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 ),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.rd_pntr_pf_dly_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_30
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [5]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [4]),
        .O(ram_reg_0_1_0_0_i_30_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_31
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .O(ram_reg_0_1_0_0_i_31_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_0_i_32
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .O(ram_reg_0_1_0_0_i_32_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_33
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 ),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(rom_rd_addr_i),
        .O(pntr_rchd_end_addr10));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_0_i_34
       (.I0(rom_rd_addr_i),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 ),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg ));
  CARRY4 ram_reg_0_1_0_0_i_4
       (.CI(ram_reg_0_1_0_0_i_5_n_0),
        .CO({CO,ram_reg_0_1_0_0_i_4_n_1,ram_reg_0_1_0_0_i_4_n_2,ram_reg_0_1_0_0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({pntr_rchd_end_addr1[10],\gfwd_mode.storage_data1_reg[0]_0 ,ram_reg_0_1_0_0_i_8__1_n_0,ram_reg_0_1_0_0_i_9_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED[3:0]),
        .S({\gfwd_mode.storage_data1_reg[0]_1 ,ram_reg_0_1_0_0_i_11_n_0,ram_reg_0_1_0_0_i_12_n_0,ram_reg_0_1_0_0_i_13_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_5
       (.CI(ram_reg_0_1_0_0_i_14_n_0),
        .CO({ram_reg_0_1_0_0_i_5_n_0,ram_reg_0_1_0_0_i_5_n_1,ram_reg_0_1_0_0_i_5_n_2,ram_reg_0_1_0_0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({DI,ram_reg_0_1_0_0_i_16_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_17_n_0,ram_reg_0_1_0_0_i_18_n_0,ram_reg_0_1_0_0_i_19_n_0,\gfwd_mode.storage_data1_reg[0] }));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_8__1
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [27]),
        .I1(pntr_rchd_end_addr1[7]),
        .I2(\gfwd_mode.storage_data1_reg[0]_4 [26]),
        .I3(pntr_rchd_end_addr1[6]),
        .O(ram_reg_0_1_0_0_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_9
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [25]),
        .I1(pntr_rchd_end_addr1[5]),
        .I2(\gfwd_mode.storage_data1_reg[0]_4 [24]),
        .I3(pntr_rchd_end_addr1[4]),
        .O(ram_reg_0_1_0_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_24_29_i_7__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 ),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int_8));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top__parameterized0
   (\gfwd_mode.storage_data1_reg[28] ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    WR_DATA,
    D,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    CONV_INTEGER,
    S,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    pntr_roll_over_reg_15,
    wr_pntr_plus1,
    s_axis_tvalid_wr_in_i,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 );
  output \gfwd_mode.storage_data1_reg[28] ;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [15:0]WR_DATA;
  output [15:0]D;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input aclk;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input pntr_roll_over_reg_15;
  input [15:0]wr_pntr_plus1;
  input s_axis_tvalid_wr_in_i;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [1:0]\gfwd_mode.storage_data1_reg[0]_2 ;

  wire [0:0]CONV_INTEGER;
  wire [15:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [1:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_15;
  wire ram_init_done_i_i_1__1_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]wr_pntr_plus1;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1__0 
       (.I0(wr_pntr_plus1[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1__0 
       (.I0(wr_pntr_plus1[10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1__0 
       (.I0(wr_pntr_plus1[11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1__0 
       (.I0(wr_pntr_plus1[12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1 
       (.I0(wr_pntr_plus1[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1 
       (.I0(wr_pntr_plus1[14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1 
       (.I0(wr_pntr_plus1[15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(rom_rd_addr_int),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1__0 
       (.I0(wr_pntr_plus1[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1__0 
       (.I0(wr_pntr_plus1[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1__0 
       (.I0(wr_pntr_plus1[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1__0 
       (.I0(wr_pntr_plus1[4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1__0 
       (.I0(wr_pntr_plus1[5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1__0 
       (.I0(wr_pntr_plus1[6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1__0 
       (.I0(wr_pntr_plus1[7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1__0 
       (.I0(wr_pntr_plus1[8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1__0 
       (.I0(wr_pntr_plus1[9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I1(pntr_roll_over_reg_15),
        .O(pntr_roll_over));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__1
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__1_n_0),
        .Q(\gfwd_mode.storage_data1_reg[28] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_5_i_17
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .I2(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_26
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[28] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_5_i_27
       (.I0(rom_rd_addr_i),
        .I1(\gfwd_mode.storage_data1_reg[28] ),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .O(S));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[1]),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[0]),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[3]),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__2
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[2]),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[5]),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_7__1
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[4]),
        .O(WR_DATA[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[28] ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.rd_pntr_roll_over_dly_reg ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_1__1
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[13]),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_2__1
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[12]),
        .O(WR_DATA[12]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_12_15_i_3
       (.I0(wr_pntr_plus1[15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .I4(\gfwd_mode.storage_data1_reg[28] ),
        .I5(rom_rd_addr_int),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_4__1
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[14]),
        .O(WR_DATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_12_15_i_5
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[28] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[7]),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[6]),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[9]),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[8]),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[11]),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(wr_pntr_plus1[10]),
        .O(WR_DATA[10]));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top__parameterized1
   (\gfwd_mode.storage_data1_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    pntr_roll_over,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    v1_reg,
    CONV_INTEGER,
    S,
    aclk,
    Q,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    s_axis_tvalid_wr_in_i,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    wr_pntr_plus1);
  output \gfwd_mode.storage_data1_reg[14] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output pntr_roll_over;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [7:0]v1_reg;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input aclk;
  input [0:0]Q;
  input [16:0]D;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input s_axis_tvalid_wr_in_i;
  input [1:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [15:0]wr_pntr_plus1;

  wire [0:0]CONV_INTEGER;
  wire [16:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [1:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_16;
  wire ram_init_done_i_i_1__2_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [7:0]v1_reg;
  wire [15:0]wr_pntr_plus1;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[1]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[11]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[12]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[13]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[14]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[15]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [14]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(rom_rd_addr_int),
        .I4(D[16]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[2]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[3]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[4]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[5]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[6]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[7]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[8]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[9]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[10]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__2 
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(pntr_roll_over_reg_16),
        .O(pntr_roll_over));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I1(wr_pntr_plus1[0]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I3(wr_pntr_plus1[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I1(wr_pntr_plus1[2]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I3(wr_pntr_plus1[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [4]),
        .I1(wr_pntr_plus1[4]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [5]),
        .I3(wr_pntr_plus1[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [6]),
        .I1(wr_pntr_plus1[6]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [7]),
        .I3(wr_pntr_plus1[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [8]),
        .I1(wr_pntr_plus1[8]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [9]),
        .I3(wr_pntr_plus1[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [10]),
        .I1(wr_pntr_plus1[10]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [11]),
        .I3(wr_pntr_plus1[11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [12]),
        .I1(wr_pntr_plus1[12]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [13]),
        .I3(wr_pntr_plus1[13]),
        .O(v1_reg[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[7].gms.ms_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [14]),
        .I1(wr_pntr_plus1[14]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [15]),
        .I3(wr_pntr_plus1[15]),
        .O(v1_reg[7]));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__2
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__2_n_0),
        .Q(\gfwd_mode.storage_data1_reg[14] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_12__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(D[14]),
        .I2(D[13]),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_21
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_0_i_22__0
       (.I0(rom_rd_addr_i),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(D[0]),
        .O(S));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__0
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.rd_pntr_pf_dly_reg[1] ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[2]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[1]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[4]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[3]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__3
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[6]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[5]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_1__2
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[14]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_2__2
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[13]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [12]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_12_15_i_3__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[16]),
        .I4(\gfwd_mode.storage_data1_reg[14] ),
        .I5(rom_rd_addr_int),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_4__2
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[15]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_12_15_i_6
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[8]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[7]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[10]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[9]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[12]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[11]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [10]));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top__parameterized2
   (\gfwd_mode.storage_data1_reg[26] ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    D,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    CONV_INTEGER,
    S,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    pntr_roll_over_reg_17,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    s_axis_tvalid_wr_in_i,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 );
  output \gfwd_mode.storage_data1_reg[26] ;
  output [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [15:0]D;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input aclk;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input pntr_roll_over_reg_17;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input s_axis_tvalid_wr_in_i;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [1:0]\gfwd_mode.storage_data1_reg[0]_3 ;

  wire [0:0]CONV_INTEGER;
  wire [15:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [1:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire [0:0]\gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_17;
  wire ram_init_done_i_i_1__3_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(rom_rd_addr_int),
        .I4(\gfwd_mode.storage_data1_reg[0]_2 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__3 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I1(pntr_roll_over_reg_17),
        .O(pntr_roll_over));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__3
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__3_n_0),
        .Q(\gfwd_mode.storage_data1_reg[26] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_5_i_17__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [13]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [12]),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_26__0
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[26] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_5_i_27__0
       (.I0(rom_rd_addr_i),
        .I1(\gfwd_mode.storage_data1_reg[26] ),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .O(S));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__4
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [5]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_7__2
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [4]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__0
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[26] ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.rd_pntr_roll_over_dly_reg ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_1__3
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [13]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_2__3
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [12]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [12]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_12_15_i_3__1
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [15]),
        .I4(\gfwd_mode.storage_data1_reg[26] ),
        .I5(rom_rd_addr_int),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_4__3
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [14]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_12_15_i_5__0
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[26] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [7]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [6]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [9]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [8]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [11]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [10]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [10]));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top__parameterized3
   (\gfwd_mode.storage_data1_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    pntr_roll_over,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    v1_reg,
    CONV_INTEGER,
    S,
    aclk,
    Q,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over_reg_18,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    s_axis_tvalid_wr_in_i,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 );
  output \gfwd_mode.storage_data1_reg[14] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output pntr_roll_over;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [7:0]v1_reg;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input aclk;
  input [0:0]Q;
  input [16:0]D;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over_reg_18;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input s_axis_tvalid_wr_in_i;
  input [1:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;

  wire [0:0]CONV_INTEGER;
  wire [16:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [1:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_18;
  wire ram_init_done_i_i_1__4_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [7:0]v1_reg;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[1]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[11]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[12]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[13]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[14]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[15]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [14]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(rom_rd_addr_int),
        .I4(D[16]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[2]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[3]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[4]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[5]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[6]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[7]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[8]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[9]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[10]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__4 
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(pntr_roll_over_reg_18),
        .O(pntr_roll_over));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I1(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I1(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [4]),
        .I1(\gfwd_mode.storage_data1_reg[0]_3 [4]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [5]),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [6]),
        .I1(\gfwd_mode.storage_data1_reg[0]_3 [6]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [7]),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [8]),
        .I1(\gfwd_mode.storage_data1_reg[0]_3 [8]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [9]),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [10]),
        .I1(\gfwd_mode.storage_data1_reg[0]_3 [10]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [11]),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [12]),
        .I1(\gfwd_mode.storage_data1_reg[0]_3 [12]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [13]),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [13]),
        .O(v1_reg[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[7].gms.ms_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [14]),
        .I1(\gfwd_mode.storage_data1_reg[0]_3 [14]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [15]),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [15]),
        .O(v1_reg[7]));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__4
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__4_n_0),
        .Q(\gfwd_mode.storage_data1_reg[14] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_12__1
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(D[14]),
        .I2(D[13]),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_21__0
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_0_i_22__1
       (.I0(rom_rd_addr_i),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(D[0]),
        .O(S));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__1
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.rd_pntr_pf_dly_reg[1] ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__7
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[2]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[1]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[4]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[3]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__5
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[6]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[5]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_1__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[14]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_2__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[13]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [12]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_12_15_i_3__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[16]),
        .I4(\gfwd_mode.storage_data1_reg[14] ),
        .I5(rom_rd_addr_int),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_4__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[15]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_12_15_i_6__0
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[8]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[7]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[10]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[9]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[12]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[11]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [10]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff
   (ch_mask_mm2s,
    \gfwd_rev.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[36] ,
    mem_init_done_reg,
    \wr_rst_reg_reg[1] ,
    aclk);
  output [0:0]ch_mask_mm2s;
  input \gfwd_rev.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input mem_init_done_reg;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;

  wire Q_i_1_n_0;
  wire aclk;
  wire [0:0]ch_mask_mm2s;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire mem_init_done_reg;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT5 #(
    .INIT(32'h0000EEE0)) 
    Q_i_1
       (.I0(ch_mask_mm2s),
        .I1(\gfwd_rev.storage_data1_reg[0] ),
        .I2(\gfwd_mode.storage_data1_reg[36] ),
        .I3(mem_init_done_reg),
        .I4(\wr_rst_reg_reg[1] ),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(ch_mask_mm2s),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_83
   (Q_reg_0,
    DIB,
    \ch_mask_reg[1] ,
    s_axis_tvalid_arb_rs_in,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_1,
    D,
    rd_data_mm2s_gcnt,
    DOA,
    mem_init_done_reg,
    \gfwd_mode.storage_data1_reg[40] ,
    DOB,
    Q_reg_2,
    Q,
    Q_reg_3,
    ch_mask_mm2s,
    \ch_mask_reg[0] ,
    p_2_in,
    s_axis_tready_arb_rs_in,
    \ch_arb_cntr_reg_reg[1] ,
    curr_state,
    mux4_out,
    \gfwd_mode.storage_data1_reg[36] ,
    \wr_rst_reg_reg[1] ,
    aclk);
  output Q_reg_0;
  output [1:0]DIB;
  output \ch_mask_reg[1] ;
  output s_axis_tvalid_arb_rs_in;
  output [0:0]\gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg_1;
  output [0:0]D;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input mem_init_done_reg;
  input \gfwd_mode.storage_data1_reg[40] ;
  input [1:0]DOB;
  input Q_reg_2;
  input [1:0]Q;
  input Q_reg_3;
  input [0:0]ch_mask_mm2s;
  input \ch_mask_reg[0] ;
  input p_2_in;
  input s_axis_tready_arb_rs_in;
  input [1:0]\ch_arb_cntr_reg_reg[1] ;
  input curr_state;
  input [0:0]mux4_out;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;

  wire [0:0]D;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]Q;
  wire Q_i_1_n_0;
  wire Q_i_4_n_0;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire aclk;
  wire [1:0]\ch_arb_cntr_reg_reg[1] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire [0:0]\gfwd_rev.storage_data1_reg[0] ;
  wire mem_init_done_reg;
  wire [0:0]mux4_out;
  wire p_2_in;
  wire [3:0]rd_data_mm2s_gcnt;
  wire s_axis_tready_arb_rs_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \FSM_onehot_gfwd_rev.state[3]_i_4 
       (.I0(\gfwd_rev.storage_data1_reg[0] ),
        .I1(ch_mask_mm2s),
        .I2(\ch_mask_reg[0] ),
        .I3(Q_reg_2),
        .I4(Q[0]),
        .O(s_axis_tvalid_arb_rs_in));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    Q_i_1
       (.I0(Q_reg_1),
        .I1(mux4_out),
        .I2(\gfwd_mode.storage_data1_reg[36] ),
        .I3(Q_reg_0),
        .I4(\wr_rst_reg_reg[1] ),
        .O(Q_i_1_n_0));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    Q_i_3
       (.I0(DIB[1]),
        .I1(rd_data_mm2s_gcnt[3]),
        .I2(Q_i_4_n_0),
        .I3(rd_data_mm2s_gcnt[2]),
        .I4(DIB[0]),
        .O(Q_reg_0));
  LUT6 #(
    .INIT(64'hF9FC6FFCFFFFFFFF)) 
    Q_i_4
       (.I0(DOA[1]),
        .I1(rd_data_mm2s_gcnt[1]),
        .I2(rd_data_mm2s_gcnt[0]),
        .I3(mem_init_done_reg),
        .I4(DOA[0]),
        .I5(\gfwd_mode.storage_data1_reg[40] ),
        .O(Q_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(Q_reg_1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7080000)) 
    \ch_arb_cntr_reg[1]_i_1 
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(s_axis_tready_arb_rs_in),
        .I2(\ch_arb_cntr_reg_reg[1] [0]),
        .I3(\ch_arb_cntr_reg_reg[1] [1]),
        .I4(curr_state),
        .O(D));
  LUT5 #(
    .INIT(32'h01010155)) 
    \ch_mask[1]_i_2 
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(Q_reg_2),
        .I2(Q[0]),
        .I3(Q_reg_3),
        .I4(Q[1]),
        .O(\ch_mask_reg[1] ));
  LUT4 #(
    .INIT(16'h0010)) 
    \gfwd_rev.storage_data1[0]_i_2 
       (.I0(Q[1]),
        .I1(Q_reg_3),
        .I2(p_2_in),
        .I3(Q_reg_1),
        .O(\gfwd_rev.storage_data1_reg[0] ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    ram_reg_0_1_0_3_i_4
       (.I0(mem_init_done_reg),
        .I1(DOB[0]),
        .I2(DOA[1]),
        .I3(DOA[0]),
        .I4(DOB[1]),
        .O(DIB[1]));
  LUT4 #(
    .INIT(16'h7800)) 
    ram_reg_0_1_0_3_i_5
       (.I0(DOA[0]),
        .I1(DOA[1]),
        .I2(DOB[0]),
        .I3(mem_init_done_reg),
        .O(DIB[0]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_84
   (mctf_full,
    \active_ch_dly_reg[4]_12 ,
    p_0_out_2,
    p_0_out_3,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [0:0]mctf_full;
  input \active_ch_dly_reg[4]_12 ;
  input p_0_out_2;
  input p_0_out_3;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire [0:0]mctf_full;
  wire p_0_out_2;
  wire p_0_out_3;

  LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
    Q_i_1
       (.I0(mctf_full),
        .I1(\active_ch_dly_reg[4]_12 ),
        .I2(p_0_out_2),
        .I3(p_0_out_3),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_85
   (mctf_full,
    p_0_out_2,
    \active_ch_dly_reg[4]_12 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out_3,
    Q,
    aclk);
  output [0:0]mctf_full;
  input p_0_out_2;
  input \active_ch_dly_reg[4]_12 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out_3;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire [0:0]mctf_full;
  wire p_0_out_2;
  wire p_0_out_3;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1
       (.I0(mctf_full),
        .I1(p_0_out_2),
        .I2(\active_ch_dly_reg[4]_12 ),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out_3),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_86
   (mcpf_full,
    \active_ch_dly_reg[4]_13 ,
    p_0_out,
    p_0_out_1,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [0:0]mcpf_full;
  input \active_ch_dly_reg[4]_13 ;
  input p_0_out;
  input p_0_out_1;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_13 ;
  wire [0:0]mcpf_full;
  wire p_0_out;
  wire p_0_out_1;

  LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
    Q_i_1
       (.I0(mcpf_full),
        .I1(\active_ch_dly_reg[4]_13 ),
        .I2(p_0_out),
        .I3(p_0_out_1),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_87
   (mcpf_full,
    p_0_out,
    \active_ch_dly_reg[4]_13 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out_1,
    Q,
    aclk);
  output [0:0]mcpf_full;
  input p_0_out;
  input \active_ch_dly_reg[4]_13 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out_1;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_13 ;
  wire [0:0]mcpf_full;
  wire p_0_out;
  wire p_0_out_1;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1
       (.I0(mcpf_full),
        .I1(p_0_out),
        .I2(\active_ch_dly_reg[4]_13 ),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out_1),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_88
   (mcdf_full,
    \active_ch_dly_reg[4]_7 ,
    set_flag_i,
    set_flag_i_0,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [0:0]mcdf_full;
  input \active_ch_dly_reg[4]_7 ;
  input set_flag_i;
  input set_flag_i_0;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [0:0]mcdf_full;
  wire set_flag_i;
  wire set_flag_i_0;

  LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
    Q_i_1
       (.I0(mcdf_full),
        .I1(\active_ch_dly_reg[4]_7 ),
        .I2(set_flag_i),
        .I3(set_flag_i_0),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_89
   (mcdf_full,
    set_flag_i,
    \active_ch_dly_reg[4]_7 ,
    \active_ch_dly_reg[4][0] ,
    set_flag_i_0,
    Q,
    aclk);
  output [0:0]mcdf_full;
  input set_flag_i;
  input \active_ch_dly_reg[4]_7 ;
  input \active_ch_dly_reg[4][0] ;
  input set_flag_i_0;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [0:0]mcdf_full;
  wire set_flag_i;
  wire set_flag_i_0;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1
       (.I0(mcdf_full),
        .I1(set_flag_i),
        .I2(\active_ch_dly_reg[4]_7 ),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(set_flag_i_0),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff__parameterized0
   (\vfifo_mm2s_channel_empty[0] ,
    \gfwd_mode.storage_data1_reg[0] ,
    Q,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0);
  output \vfifo_mm2s_channel_empty[0] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]Q;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input Q_reg_0;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \vfifo_mm2s_channel_empty[0] ;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(\vfifo_mm2s_channel_empty[0] ),
        .S(Q));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    ram_reg_0_1_0_3_i_7
       (.I0(\gfwd_rev.state_reg[0] ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\vfifo_mm2s_channel_empty[0] ),
        .I4(\gfwd_rev.storage_data1_reg[0] ),
        .I5(Q_reg_0),
        .O(\gfwd_mode.storage_data1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff__parameterized1
   (\vfifo_mm2s_channel_empty[1] ,
    we_arcnt,
    Q,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.state_reg[0] ,
    mem_init_done_reg);
  output \vfifo_mm2s_channel_empty[1] ;
  output we_arcnt;
  input [0:0]Q;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input \gfwd_rev.storage_data1_reg[0] ;
  input Q_reg_0;
  input \gpfs.prog_full_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input mem_init_done_reg;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done_reg;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(\vfifo_mm2s_channel_empty[1] ),
        .S(Q));
  LUT6 #(
    .INIT(64'h47000000FFFFFFFF)) 
    ram_reg_0_1_0_5_i_1__3
       (.I0(\vfifo_mm2s_channel_empty[1] ),
        .I1(\gfwd_rev.storage_data1_reg[0] ),
        .I2(Q_reg_0),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gfwd_rev.state_reg[0] ),
        .I5(mem_init_done_reg),
        .O(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff__parameterized2
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1][0] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff__parameterized3
   (vfifo_idle,
    Q,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top
   (DIB,
    \ch_mask_reg[1] ,
    s_axis_tvalid_arb_rs_in,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg,
    D,
    rd_data_mm2s_gcnt,
    DOA,
    mem_init_done_reg,
    \gfwd_mode.storage_data1_reg[40] ,
    DOB,
    Q_reg_0,
    Q,
    Q_reg_1,
    \ch_mask_reg[0] ,
    p_2_in,
    s_axis_tready_arb_rs_in,
    \ch_arb_cntr_reg_reg[1] ,
    curr_state,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[36] ,
    \wr_rst_reg_reg[1] ,
    aclk,
    mux4_out);
  output [1:0]DIB;
  output \ch_mask_reg[1] ;
  output s_axis_tvalid_arb_rs_in;
  output [0:0]\gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg;
  output [0:0]D;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input mem_init_done_reg;
  input \gfwd_mode.storage_data1_reg[40] ;
  input [1:0]DOB;
  input Q_reg_0;
  input [1:0]Q;
  input Q_reg_1;
  input \ch_mask_reg[0] ;
  input p_2_in;
  input s_axis_tready_arb_rs_in;
  input [1:0]\ch_arb_cntr_reg_reg[1] ;
  input curr_state;
  input \gfwd_rev.storage_data1_reg[0]_0 ;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;
  input [0:0]mux4_out;

  wire [0:0]D;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]Q;
  wire [0:0]Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire [1:0]\ch_arb_cntr_reg_reg[1] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gch_flag_gen[2].set_clr_ff_inst_n_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire [0:0]\gfwd_rev.storage_data1_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire mem_init_done_reg;
  wire [0:0]mux4_out;
  wire p_2_in;
  wire [3:0]rd_data_mm2s_gcnt;
  wire s_axis_tready_arb_rs_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [0:0]\wr_rst_reg_reg[1] ;

  axi_vfifo_ctrl_0_set_clr_ff \gch_flag_gen[1].set_clr_ff_inst 
       (.aclk(aclk),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0]_0 ),
        .mem_init_done_reg(\gch_flag_gen[2].set_clr_ff_inst_n_0 ),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
  axi_vfifo_ctrl_0_set_clr_ff_83 \gch_flag_gen[2].set_clr_ff_inst 
       (.D(D),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .Q(Q),
        .Q_reg_0(\gch_flag_gen[2].set_clr_ff_inst_n_0 ),
        .Q_reg_1(Q_reg),
        .Q_reg_2(Q_reg_0),
        .Q_reg_3(Q_reg_1),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[1] (\ch_arb_cntr_reg_reg[1] ),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (\ch_mask_reg[0] ),
        .\ch_mask_reg[1] (\ch_mask_reg[1] ),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .mem_init_done_reg(mem_init_done_reg),
        .mux4_out(mux4_out),
        .p_2_in(p_2_in),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .s_axis_tvalid_arb_rs_in(s_axis_tvalid_arb_rs_in),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized0
   (\vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    \gfwd_mode.storage_data1_reg[0] ,
    we_arcnt,
    Q,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    \goreg_dm.dout_i_reg[0]_0 ,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    \gpfs.prog_full_i_reg_1 ,
    mem_init_done_reg);
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output we_arcnt;
  input [0:0]Q;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input \goreg_dm.dout_i_reg[0]_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input \gpfs.prog_full_i_reg_1 ;
  input mem_init_done_reg;

  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire mem_init_done_reg;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  axi_vfifo_ctrl_0_set_clr_ff__parameterized0 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ));
  axi_vfifo_ctrl_0_set_clr_ff__parameterized1 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .aclk(aclk),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0]_0 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(mem_init_done_reg),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1
   (mcdf_full,
    \active_ch_dly_reg[4]_7 ,
    set_flag_i,
    set_flag_i_0,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [1:0]mcdf_full;
  input \active_ch_dly_reg[4]_7 ;
  input set_flag_i;
  input set_flag_i_0;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [1:0]mcdf_full;
  wire set_flag_i;
  wire set_flag_i_0;

  axi_vfifo_ctrl_0_set_clr_ff_88 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .mcdf_full(mcdf_full[0]),
        .set_flag_i(set_flag_i),
        .set_flag_i_0(set_flag_i_0));
  axi_vfifo_ctrl_0_set_clr_ff_89 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .mcdf_full(mcdf_full[1]),
        .set_flag_i(set_flag_i),
        .set_flag_i_0(set_flag_i_0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized2
   (mcpf_full,
    \active_ch_dly_reg[4]_13 ,
    p_0_out,
    p_0_out_1,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [1:0]mcpf_full;
  input \active_ch_dly_reg[4]_13 ;
  input p_0_out;
  input p_0_out_1;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_13 ;
  wire [1:0]mcpf_full;
  wire p_0_out;
  wire p_0_out_1;

  axi_vfifo_ctrl_0_set_clr_ff_86 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .mcpf_full(mcpf_full[0]),
        .p_0_out(p_0_out),
        .p_0_out_1(p_0_out_1));
  axi_vfifo_ctrl_0_set_clr_ff_87 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .mcpf_full(mcpf_full[1]),
        .p_0_out(p_0_out),
        .p_0_out_1(p_0_out_1));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized3
   (mctf_full,
    \active_ch_dly_reg[4]_12 ,
    p_0_out_2,
    p_0_out_3,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [1:0]mctf_full;
  input \active_ch_dly_reg[4]_12 ;
  input p_0_out_2;
  input p_0_out_3;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire [1:0]mctf_full;
  wire p_0_out_2;
  wire p_0_out_3;

  axi_vfifo_ctrl_0_set_clr_ff_84 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .mctf_full(mctf_full[0]),
        .p_0_out_2(p_0_out_2),
        .p_0_out_3(p_0_out_3));
  axi_vfifo_ctrl_0_set_clr_ff_85 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .mctf_full(mctf_full[1]),
        .p_0_out_2(p_0_out_2),
        .p_0_out_3(p_0_out_3));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized4
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] );
  output [1:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [1:0]vfifo_idle;

  axi_vfifo_ctrl_0_set_clr_ff__parameterized2 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (\active_ch_dly_reg[1][0] ),
        .vfifo_idle(vfifo_idle[0]));
  axi_vfifo_ctrl_0_set_clr_ff__parameterized3 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .vfifo_idle(vfifo_idle[1]));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_mpf" *) 
module axi_vfifo_ctrl_0_vfifo_ar_mpf
   (rst_full_gen_i,
    ram_full_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg_0,
    \pkt_cnt_reg_reg[1]_0 ,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gnstage1.q_dly_reg[1][0] ,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.state_reg[0] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_full_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg_0;
  output \pkt_cnt_reg_reg[1]_0 ;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output Q_reg;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gnstage1.q_dly_reg[1][0] ;
  input \gpfs.prog_full_i_reg_1 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [6:0]p_0_out;

  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]pkt_cnt_reg;
  wire \pkt_cnt_reg_reg[1]_0 ;
  wire [5:0]pkt_cntr;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_top__parameterized1 ar_fifo_inst
       (.D(pkt_cntr),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg_0),
        .curr_state_reg_0(\pkt_cnt_reg_reg[1]_0 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (pkt_cnt_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(\pkt_cnt_reg_reg[1]_0 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[0]),
        .Q(pkt_cnt_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[1]),
        .Q(pkt_cnt_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[2]),
        .Q(pkt_cnt_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[3]),
        .Q(pkt_cnt_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[4]),
        .Q(pkt_cnt_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[5]),
        .Q(pkt_cnt_reg[5]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_top" *) 
module axi_vfifo_ctrl_0_vfifo_ar_top
   (counts_matched,
    rst_full_gen_i,
    p_2_out,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \pkt_cnt_reg_reg[1] ,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    \reset_addr_reg[0] ,
    \reset_addr_reg[0]_0 ,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    \gfwd_mode.storage_data1_reg[0] ,
    argen_to_mcpf_payload,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[31] ,
    \gpr1.dout_i_reg[7] ,
    wr_addr_arcnt,
    wr_addr_bcnt,
    Q_reg,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg_0,
    we_arcnt,
    Q_reg_1,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    aclk,
    Q,
    E,
    \goreg_dm.dout_i_reg[0] ,
    \goreg_dm.dout_i_reg[0]_0 ,
    mem_init_done_reg,
    \reset_addr_reg[0]_1 ,
    \greg.ram_rd_en_i_reg ,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    \gpfs.prog_full_i_reg_1 ,
    \gnstage1.q_dly_reg[1][0] ,
    ar_address_inc,
    \gstage1.q_dly_reg[14] ,
    I129,
    \goreg_dm.dout_i_reg[0]_1 ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0]_2 ,
    \gpfs.prog_full_i_reg_2 ,
    \gfwd_rev.storage_data1_reg[0]_1 ,
    p_0_out);
  output counts_matched;
  output rst_full_gen_i;
  output p_2_out;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \pkt_cnt_reg_reg[1] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output \reset_addr_reg[0] ;
  output \reset_addr_reg[0]_0 ;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]argen_to_mcpf_payload;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\gpr1.dout_i_reg[31] ;
  output [0:0]\gpr1.dout_i_reg[7] ;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output [15:0]Q_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [15:0]Q_reg_0;
  output we_arcnt;
  output Q_reg_1;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \goreg_dm.dout_i_reg[0] ;
  input \goreg_dm.dout_i_reg[0]_0 ;
  input mem_init_done_reg;
  input \reset_addr_reg[0]_1 ;
  input \greg.ram_rd_en_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input \gpfs.prog_full_i_reg_1 ;
  input \gnstage1.q_dly_reg[1][0] ;
  input [0:0]ar_address_inc;
  input [0:0]\gstage1.q_dly_reg[14] ;
  input [0:0]I129;
  input \goreg_dm.dout_i_reg[0]_1 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  input [15:0]\goreg_dm.dout_i_reg[0]_2 ;
  input \gpfs.prog_full_i_reg_2 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  input [6:0]p_0_out;

  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]I129;
  wire [0:0]Q;
  wire [15:0]Q_reg;
  wire [15:0]Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire [0:0]ar_address_inc;
  wire [0:0]argen_to_mcpf_payload;
  wire counts_matched;
  wire curr_state_reg;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \goreg_dm.dout_i_reg[0]_1 ;
  wire [15:0]\goreg_dm.dout_i_reg[0]_2 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \gpfs.prog_full_i_reg_2 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [0:0]\gpr1.dout_i_reg[31] ;
  wire [0:0]\gpr1.dout_i_reg[7] ;
  wire \greg.ram_rd_en_i_reg ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done_reg;
  wire [6:0]p_0_out;
  wire p_2_out;
  wire \pkt_cnt_reg_reg[1] ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire \reset_addr_reg[0] ;
  wire \reset_addr_reg[0]_0 ;
  wire \reset_addr_reg[0]_1 ;
  wire rst_full_gen_i;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;

  axi_vfifo_ctrl_0_vfifo_ar_mpf ar_mpf_inst
       (.E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .Q_reg(Q_reg_1),
        .aclk(aclk),
        .curr_state_reg_0(curr_state_reg),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_1 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (argen_to_mcpf_payload),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[1]_0 (\pkt_cnt_reg_reg[1] ),
        .ram_full_fb_i_reg(p_2_out),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_vfifo_ar_txn ar_txn_inst
       (.I129(I129),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc),
        .counts_matched(counts_matched),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gfwd_rev.storage_data1_reg[0]_1 (\gfwd_rev.storage_data1_reg[0]_1 ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0]_0 ),
        .\goreg_dm.dout_i_reg[0]_1 (\goreg_dm.dout_i_reg[0]_1 ),
        .\goreg_dm.dout_i_reg[0]_2 (\goreg_dm.dout_i_reg[0]_2 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_0 (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_2 ),
        .\gpr1.dout_i_reg[31] (\gpr1.dout_i_reg[31] ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .mem_init_done_reg_0(mem_init_done_reg),
        .\reset_addr_reg[0]_0 (\reset_addr_reg[0] ),
        .\reset_addr_reg[0]_1 (\reset_addr_reg[0]_0 ),
        .\reset_addr_reg[0]_2 (\reset_addr_reg[0]_1 ),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt),
        .wr_addr_arcnt(wr_addr_arcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_txn" *) 
module axi_vfifo_ctrl_0_vfifo_ar_txn
   (counts_matched,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    \reset_addr_reg[0]_0 ,
    \reset_addr_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gpr1.dout_i_reg[31] ,
    \gpr1.dout_i_reg[7] ,
    wr_addr_arcnt,
    wr_addr_bcnt,
    Q_reg,
    Q_reg_0,
    we_arcnt,
    Q,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    \goreg_dm.dout_i_reg[0]_0 ,
    mem_init_done_reg_0,
    \reset_addr_reg[0]_2 ,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    ar_address_inc,
    \gstage1.q_dly_reg[14] ,
    I129,
    \goreg_dm.dout_i_reg[0]_1 ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0]_2 ,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.storage_data1_reg[0]_1 );
  output counts_matched;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output \reset_addr_reg[0]_0 ;
  output \reset_addr_reg[0]_1 ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\gpr1.dout_i_reg[31] ;
  output [0:0]\gpr1.dout_i_reg[7] ;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output [15:0]Q_reg;
  output [15:0]Q_reg_0;
  output we_arcnt;
  input [0:0]Q;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input \goreg_dm.dout_i_reg[0]_0 ;
  input mem_init_done_reg_0;
  input \reset_addr_reg[0]_2 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input [0:0]ar_address_inc;
  input [0:0]\gstage1.q_dly_reg[14] ;
  input [0:0]I129;
  input \goreg_dm.dout_i_reg[0]_1 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  input [15:0]\goreg_dm.dout_i_reg[0]_2 ;
  input \gpfs.prog_full_i_reg_1 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;

  wire [0:0]I129;
  wire [0:0]Q;
  wire [15:0]Q_reg;
  wire [15:0]Q_reg_0;
  wire aclk;
  wire [0:0]ar_address_inc;
  wire comp1_inst_n_1;
  wire comp1_inst_n_10;
  wire comp1_inst_n_11;
  wire comp1_inst_n_12;
  wire comp1_inst_n_13;
  wire comp1_inst_n_14;
  wire comp1_inst_n_15;
  wire comp1_inst_n_16;
  wire comp1_inst_n_2;
  wire comp1_inst_n_3;
  wire comp1_inst_n_4;
  wire comp1_inst_n_5;
  wire comp1_inst_n_6;
  wire comp1_inst_n_7;
  wire comp1_inst_n_8;
  wire comp1_inst_n_9;
  wire counts_matched;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  wire \gmux.gm[0].gm1.m1_i_2_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_2_n_1 ;
  wire \gmux.gm[0].gm1.m1_i_2_n_2 ;
  wire \gmux.gm[0].gm1.m1_i_2_n_3 ;
  wire \gmux.gm[2].gms.ms_i_2_n_0 ;
  wire \gmux.gm[2].gms.ms_i_2_n_1 ;
  wire \gmux.gm[2].gms.ms_i_2_n_2 ;
  wire \gmux.gm[2].gms.ms_i_2_n_3 ;
  wire \gmux.gm[4].gms.ms_i_2_n_0 ;
  wire \gmux.gm[4].gms.ms_i_2_n_1 ;
  wire \gmux.gm[4].gms.ms_i_2_n_2 ;
  wire \gmux.gm[4].gms.ms_i_2_n_3 ;
  wire \gmux.gm[6].gms.ms_i_2_n_1 ;
  wire \gmux.gm[6].gms.ms_i_2_n_2 ;
  wire \gmux.gm[6].gms.ms_i_2_n_3 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \goreg_dm.dout_i_reg[0]_1 ;
  wire [15:0]\goreg_dm.dout_i_reg[0]_2 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [0:0]\gpr1.dout_i_reg[31] ;
  wire [0:0]\gpr1.dout_i_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done_reg_0;
  wire [15:0]plusOp;
  wire \reset_addr_reg[0]_0 ;
  wire \reset_addr_reg[0]_1 ;
  wire \reset_addr_reg[0]_2 ;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;
  wire [3:3]\NLW_gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED ;

  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_compare__parameterized6 comp1_inst
       (.Q_reg({comp1_inst_n_5,comp1_inst_n_6,comp1_inst_n_7,comp1_inst_n_8}),
        .Q_reg_0({comp1_inst_n_9,comp1_inst_n_10,comp1_inst_n_11,comp1_inst_n_12}),
        .Q_reg_1({comp1_inst_n_13,comp1_inst_n_14,comp1_inst_n_15,comp1_inst_n_16}),
        .S({comp1_inst_n_1,comp1_inst_n_2,comp1_inst_n_3,comp1_inst_n_4}),
        .counts_matched(counts_matched),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0]_1 ),
        .mem_init_done_reg(\reset_addr_reg[0]_1 ),
        .plusOp(plusOp));
  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized0 empty_set_clr
       (.Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0]_0 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(\reset_addr_reg[0]_1 ),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
  CARRY4 \gmux.gm[0].gm1.m1_i_2 
       (.CI(1'b0),
        .CO({\gmux.gm[0].gm1.m1_i_2_n_0 ,\gmux.gm[0].gm1.m1_i_2_n_1 ,\gmux.gm[0].gm1.m1_i_2_n_2 ,\gmux.gm[0].gm1.m1_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gfwd_rev.storage_data1_reg[0]_1 [0]}),
        .O(plusOp[3:0]),
        .S({comp1_inst_n_1,comp1_inst_n_2,comp1_inst_n_3,comp1_inst_n_4}));
  CARRY4 \gmux.gm[2].gms.ms_i_2 
       (.CI(\gmux.gm[0].gm1.m1_i_2_n_0 ),
        .CO({\gmux.gm[2].gms.ms_i_2_n_0 ,\gmux.gm[2].gms.ms_i_2_n_1 ,\gmux.gm[2].gms.ms_i_2_n_2 ,\gmux.gm[2].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[7:4]),
        .S({comp1_inst_n_5,comp1_inst_n_6,comp1_inst_n_7,comp1_inst_n_8}));
  CARRY4 \gmux.gm[4].gms.ms_i_2 
       (.CI(\gmux.gm[2].gms.ms_i_2_n_0 ),
        .CO({\gmux.gm[4].gms.ms_i_2_n_0 ,\gmux.gm[4].gms.ms_i_2_n_1 ,\gmux.gm[4].gms.ms_i_2_n_2 ,\gmux.gm[4].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[11:8]),
        .S({comp1_inst_n_9,comp1_inst_n_10,comp1_inst_n_11,comp1_inst_n_12}));
  CARRY4 \gmux.gm[6].gms.ms_i_2 
       (.CI(\gmux.gm[4].gms.ms_i_2_n_0 ),
        .CO({\NLW_gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED [3],\gmux.gm[6].gms.ms_i_2_n_1 ,\gmux.gm[6].gms.ms_i_2_n_2 ,\gmux.gm[6].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[15:12]),
        .S({comp1_inst_n_13,comp1_inst_n_14,comp1_inst_n_15,comp1_inst_n_16}));
  FDRE #(
    .INIT(1'b0)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr_reg[0]_2 ),
        .Q(\reset_addr_reg[0]_1 ),
        .R(Q));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[1]),
        .O(Q_reg[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [1]),
        .O(Q_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_3
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[0]),
        .O(Q_reg[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_3__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [0]),
        .O(Q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[3]),
        .O(Q_reg[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [3]),
        .O(Q_reg_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[2]),
        .O(Q_reg[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [2]),
        .O(Q_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6__0
       (.I0(I129),
        .I1(\reset_addr_reg[0]_1 ),
        .I2(\reset_addr_reg[0]_0 ),
        .O(\gpr1.dout_i_reg[7] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__1
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[5]),
        .O(Q_reg[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__2
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [5]),
        .O(Q_reg_0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[4]),
        .O(Q_reg[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [4]),
        .O(Q_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__1
       (.I0(\gfwd_rev.storage_data1_reg[0] ),
        .I1(\reset_addr_reg[0]_1 ),
        .I2(\reset_addr_reg[0]_0 ),
        .O(wr_addr_arcnt));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__2
       (.I0(\goreg_dm.dout_i_reg[0]_1 ),
        .I1(\reset_addr_reg[0]_1 ),
        .I2(\reset_addr_reg[0]_0 ),
        .O(wr_addr_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[13]),
        .O(Q_reg[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [13]),
        .O(Q_reg_0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[12]),
        .O(Q_reg[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [12]),
        .O(Q_reg_0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3__3
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[15]),
        .O(Q_reg[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3__4
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [15]),
        .O(Q_reg_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[14]),
        .O(Q_reg[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [14]),
        .O(Q_reg_0[14]));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    ram_reg_0_1_24_29_i_2__1
       (.I0(ar_address_inc),
        .I1(\reset_addr_reg[0]_1 ),
        .I2(\gstage1.q_dly_reg[14] ),
        .I3(I129),
        .I4(\reset_addr_reg[0]_0 ),
        .O(\gpr1.dout_i_reg[31] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[7]),
        .O(Q_reg[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [7]),
        .O(Q_reg_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[6]),
        .O(Q_reg[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [6]),
        .O(Q_reg_0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[9]),
        .O(Q_reg[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [9]),
        .O(Q_reg_0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[8]),
        .O(Q_reg[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [8]),
        .O(Q_reg_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[11]),
        .O(Q_reg[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [11]),
        .O(Q_reg_0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[10]),
        .O(Q_reg[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_2 [10]),
        .O(Q_reg_0[10]));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_reg_0),
        .Q(\reset_addr_reg[0]_0 ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_arbiter" *) 
module axi_vfifo_ctrl_0_vfifo_arbiter
   (reset_addr,
    mem_init_done_reg_0,
    DIB,
    DIA,
    \gfwd_rev.state_reg[1] ,
    ADDRD,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    Q,
    aclk,
    mem_init_done_reg_1,
    \reset_addr_reg[0]_0 ,
    rd_data_mm2s_gcnt,
    DOA,
    \gfwd_mode.storage_data1_reg[40] ,
    DOB,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    Q_reg_2,
    Q_reg_3,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_rev.state_reg[0] ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \gpfs.prog_full_i_reg_1 ,
    vfifo_mm2s_channel_full);
  output reset_addr;
  output mem_init_done_reg_0;
  output [1:0]DIB;
  output [0:0]DIA;
  output [0:0]\gfwd_rev.state_reg[1] ;
  output [0:0]ADDRD;
  output \gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg;
  output [1:0]Q_reg_0;
  output Q_reg_1;
  input [0:0]Q;
  input aclk;
  input mem_init_done_reg_1;
  input \reset_addr_reg[0]_0 ;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input \gfwd_mode.storage_data1_reg[40] ;
  input [1:0]DOB;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input Q_reg_2;
  input Q_reg_3;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_rev.state_reg[0] ;
  input [1:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  input \gpfs.prog_full_i_reg_1 ;
  input [1:0]vfifo_mm2s_channel_full;

  wire [0:0]ADDRD;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [0:0]Q;
  wire [0:0]Q_reg;
  wire [1:0]Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire aclk;
  wire [3:0]ch_arb_cntr_reg;
  wire [1:1]ch_mask_mm2s;
  wire \ch_mask_reg_n_0_[0] ;
  wire ch_req_rgslice_n_11;
  wire ch_req_rgslice_n_12;
  wire ch_req_rgslice_n_6;
  wire ch_req_rgslice_n_7;
  wire ch_req_rgslice_n_8;
  wire ch_req_rgslice_n_9;
  wire curr_state;
  wire empty_set_clr_n_2;
  wire empty_set_clr_n_6;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_rev.state_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[1] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [1:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire mem_init_done_reg_0;
  wire mem_init_done_reg_1;
  wire [1:1]mux4_out;
  wire next_state;
  wire p_2_in;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [0:0]reg_slice_payload_in;
  wire reset_addr;
  wire \reset_addr_reg[0]_0 ;
  wire s_axis_tready_arb_rs_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_mm2s_channel_full_reg;

  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_8),
        .Q(ch_arb_cntr_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_6),
        .Q(ch_arb_cntr_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_7),
        .Q(ch_arb_cntr_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_6),
        .Q(ch_arb_cntr_reg[3]),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    \ch_mask_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_12),
        .Q(\ch_mask_reg_n_0_[0] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ch_mask_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_11),
        .Q(p_2_in),
        .R(Q));
  axi_vfifo_ctrl_0_axic_register_slice ch_req_rgslice
       (.ADDRD(ADDRD),
        .D({ch_req_rgslice_n_6,ch_req_rgslice_n_7,ch_req_rgslice_n_8}),
        .Q(Q),
        .Q_reg(ch_req_rgslice_n_9),
        .Q_reg_0(Q_reg_1),
        .Q_reg_1(empty_set_clr_n_2),
        .Q_reg_2(Q_reg_3),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[3] (ch_arb_cntr_reg),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (ch_req_rgslice_n_12),
        .\ch_mask_reg[0]_0 (\ch_mask_reg_n_0_[0] ),
        .\ch_mask_reg[1] (ch_req_rgslice_n_11),
        .curr_state(curr_state),
        .\gfwd_rev.state_reg[1]_0 (\gfwd_rev.state_reg[1] ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mux4_out(mux4_out),
        .next_state(next_state),
        .p_2_in(p_2_in),
        .reset_addr(reset_addr),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .s_axis_tvalid_arb_rs_in(s_axis_tvalid_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (reg_slice_payload_in),
        .\vfifo_mm2s_channel_full_reg_reg[1]_0 (vfifo_mm2s_channel_full_reg[1]));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  axi_vfifo_ctrl_0_set_clr_ff_top empty_set_clr
       (.D(empty_set_clr_n_6),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .Q(vfifo_mm2s_channel_full_reg),
        .Q_reg(ch_mask_mm2s),
        .Q_reg_0(Q_reg_2),
        .Q_reg_1(Q_reg_3),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[1] (ch_arb_cntr_reg[1:0]),
        .\ch_mask_reg[0] (\ch_mask_reg_n_0_[0] ),
        .\ch_mask_reg[1] (empty_set_clr_n_2),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_rev.storage_data1_reg[0] (reg_slice_payload_in),
        .\gfwd_rev.storage_data1_reg[0]_0 (ch_req_rgslice_n_9),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mux4_out(mux4_out),
        .p_2_in(p_2_in),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .s_axis_tvalid_arb_rs_in(s_axis_tvalid_arb_rs_in),
        .\wr_rst_reg_reg[1] (Q));
  FDRE #(
    .INIT(1'b1)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr_reg[0]_0 ),
        .Q(mem_init_done_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h2A80)) 
    ram_reg_0_1_0_3_i_2
       (.I0(mem_init_done_reg_0),
        .I1(\gfwd_rev.state_reg[0] ),
        .I2(\gfwd_rev.storage_data1_reg[0]_0 [0]),
        .I3(\gfwd_rev.storage_data1_reg[0]_0 [1]),
        .O(Q_reg_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_3_i_3
       (.I0(mem_init_done_reg_0),
        .I1(DOA[0]),
        .O(DIA));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_3_i_3__0
       (.I0(mem_init_done_reg_0),
        .I1(\gfwd_rev.state_reg[0] ),
        .I2(\gfwd_rev.storage_data1_reg[0]_0 [0]),
        .O(Q_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6__0
       (.I0(\gfwd_mode.storage_data1_reg[36] ),
        .I1(mem_init_done_reg_0),
        .I2(reset_addr),
        .O(Q_reg));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_reg_1),
        .Q(reset_addr),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[0]),
        .Q(vfifo_mm2s_channel_full_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[1]),
        .Q(vfifo_mm2s_channel_full_reg[1]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_awgen" *) 
module axi_vfifo_ctrl_0_vfifo_awgen
   (\gfwd_mode.storage_data1_reg[1] ,
    D,
    m_axi_awvalid_i,
    m_axi_wvalid_i,
    \packet_cnt_reg[5]_0 ,
    \burst_count_reg[6]_0 ,
    \gfwd_mode.storage_data1_reg[33] ,
    \gfwd_mode.storage_data1_reg[2] ,
    \gfwd_mode.storage_data1_reg[13] ,
    \gfwd_mode.storage_data1_reg[33]_0 ,
    \gfwd_mode.storage_data1_reg[4] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gcc0.gc0.count_d1_reg[5] ,
    \aw_addr_r_reg[31]_0 ,
    \gcc0.gc0.count_d1_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gpr1.dout_i_reg[37] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    Q,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.areset_d1_reg ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[6] ,
    first_txn_byte_reg_0,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.storage_data1_reg[5] ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[6]_0 ,
    valid_pkt_chk_reg_0,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.areset_d1_reg_0 ,
    \gfwd_mode.areset_d1_reg_1 ,
    p_2_out_0,
    \gfwd_mode.m_valid_i_reg_2 ,
    p_2_out,
    p_2_out_16,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.m_valid_i_reg_5 );
  output \gfwd_mode.storage_data1_reg[1] ;
  output [15:0]D;
  output m_axi_awvalid_i;
  output m_axi_wvalid_i;
  output \packet_cnt_reg[5]_0 ;
  output \burst_count_reg[6]_0 ;
  output \gfwd_mode.storage_data1_reg[33] ;
  output \gfwd_mode.storage_data1_reg[2] ;
  output [12:0]\gfwd_mode.storage_data1_reg[13] ;
  output [0:0]\gfwd_mode.storage_data1_reg[33]_0 ;
  output \gfwd_mode.storage_data1_reg[4] ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output \aw_addr_r_reg[31]_0 ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [42:0]\gpr1.dout_i_reg[37] ;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input [64:0]\gfwd_mode.storage_data1_reg[66] ;
  input \gfwd_mode.areset_d1_reg ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.storage_data1_reg[6] ;
  input first_txn_byte_reg_0;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input \gfwd_mode.storage_data1_reg[5] ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.storage_data1_reg[6]_0 ;
  input valid_pkt_chk_reg_0;
  input [5:0]\gfwd_mode.storage_data1_reg[7] ;
  input \gfwd_mode.areset_d1_reg_0 ;
  input \gfwd_mode.areset_d1_reg_1 ;
  input p_2_out_0;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input p_2_out;
  input p_2_out_16;
  input [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_4 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_5 ;

  wire [15:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire R;
  wire R1_in;
  wire [44:13]S_PAYLOAD_DATA;
  wire aclk;
  wire addr_ready_i_1_n_0;
  wire \aw_addr_r_reg[31]_0 ;
  wire aw_len_i;
  wire \aw_len_i[4]_i_2_n_0 ;
  wire \aw_len_i[5]_i_2_n_0 ;
  wire \aw_len_i[7]_i_3_n_0 ;
  wire aw_rslice1_n_2;
  wire \burst_count[6]_i_1_n_0 ;
  wire \burst_count_reg[6]_0 ;
  wire [6:0]burst_count_reg__0;
  wire first_txn_byte_reg_0;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.areset_d1_reg_0 ;
  wire \gfwd_mode.areset_d1_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_4 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_5 ;
  wire \gfwd_mode.storage_data1[3]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1[5]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1[6]_i_2_n_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[13] ;
  wire \gfwd_mode.storage_data1_reg[1] ;
  wire \gfwd_mode.storage_data1_reg[2] ;
  wire \gfwd_mode.storage_data1_reg[33] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[33]_0 ;
  wire \gfwd_mode.storage_data1_reg[4] ;
  wire \gfwd_mode.storage_data1_reg[5] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[66] ;
  wire \gfwd_mode.storage_data1_reg[6] ;
  wire \gfwd_mode.storage_data1_reg[6]_0 ;
  wire [5:0]\gfwd_mode.storage_data1_reg[7] ;
  wire [42:0]\gpr1.dout_i_reg[37] ;
  wire m_axi_awvalid_i;
  wire m_axi_wvalid_i;
  wire \no_of_bytes[2]_i_1_n_0 ;
  wire \no_of_bytes[3]_i_1_n_0 ;
  wire \no_of_bytes[4]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_2_n_0 ;
  wire \no_of_bytes[6]_i_1_n_0 ;
  wire \no_of_bytes[6]_i_2_n_0 ;
  wire \no_of_bytes[7]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_2_n_0 ;
  wire [7:0]p_0_in;
  wire p_2_out;
  wire p_2_out_0;
  wire p_2_out_16;
  wire \packet_cnt[5]_i_1_n_0 ;
  wire \packet_cnt_reg[5]_0 ;
  wire [5:0]packet_cnt_reg__0;
  wire [5:0]plusOp__0;
  wire [6:0]plusOp__1;
  wire \tstrb_r_reg_n_0_[0] ;
  wire \tstrb_r_reg_n_0_[3] ;
  wire valid_pkt_chk_reg_0;
  wire wdata_rslice1_n_0;
  wire wdata_rslice1_n_1;
  wire wdata_rslice1_n_10;
  wire wdata_rslice1_n_11;
  wire wdata_rslice1_n_12;
  wire wdata_rslice1_n_13;
  wire wdata_rslice1_n_14;
  wire wdata_rslice1_n_15;
  wire wdata_rslice1_n_16;
  wire wdata_rslice1_n_17;
  wire wdata_rslice1_n_18;
  wire wdata_rslice1_n_19;
  wire wdata_rslice1_n_2;
  wire wdata_rslice1_n_20;
  wire wdata_rslice1_n_21;
  wire wdata_rslice1_n_22;
  wire wdata_rslice1_n_23;
  wire wdata_rslice1_n_24;
  wire wdata_rslice1_n_25;
  wire wdata_rslice1_n_26;
  wire wdata_rslice1_n_27;
  wire wdata_rslice1_n_28;
  wire wdata_rslice1_n_29;
  wire wdata_rslice1_n_3;
  wire wdata_rslice1_n_30;
  wire wdata_rslice1_n_31;
  wire wdata_rslice1_n_4;
  wire wdata_rslice1_n_5;
  wire wdata_rslice1_n_6;
  wire wdata_rslice1_n_7;
  wire wdata_rslice1_n_8;
  wire wdata_rslice1_n_9;
  wire wdata_rslice2_n_4;

  LUT3 #(
    .INIT(8'hAE)) 
    addr_ready_i_1
       (.I0(E),
        .I1(\gfwd_mode.storage_data1_reg[33] ),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .O(addr_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    addr_ready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(addr_ready_i_1_n_0),
        .Q(\gfwd_mode.storage_data1_reg[33] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    addr_rollover_r_reg
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[66] [64]),
        .Q(D[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [32]),
        .Q(S_PAYLOAD_DATA[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [42]),
        .Q(S_PAYLOAD_DATA[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [43]),
        .Q(S_PAYLOAD_DATA[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [44]),
        .Q(S_PAYLOAD_DATA[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [45]),
        .Q(S_PAYLOAD_DATA[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [46]),
        .Q(S_PAYLOAD_DATA[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [47]),
        .Q(S_PAYLOAD_DATA[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [48]),
        .Q(S_PAYLOAD_DATA[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [49]),
        .Q(S_PAYLOAD_DATA[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [50]),
        .Q(S_PAYLOAD_DATA[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [51]),
        .Q(S_PAYLOAD_DATA[32]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [33]),
        .Q(S_PAYLOAD_DATA[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [52]),
        .Q(S_PAYLOAD_DATA[33]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [53]),
        .Q(S_PAYLOAD_DATA[34]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [54]),
        .Q(S_PAYLOAD_DATA[35]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [55]),
        .Q(S_PAYLOAD_DATA[36]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [56]),
        .Q(S_PAYLOAD_DATA[37]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [57]),
        .Q(S_PAYLOAD_DATA[38]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [58]),
        .Q(S_PAYLOAD_DATA[39]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [59]),
        .Q(S_PAYLOAD_DATA[40]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [60]),
        .Q(S_PAYLOAD_DATA[41]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [61]),
        .Q(S_PAYLOAD_DATA[42]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [34]),
        .Q(S_PAYLOAD_DATA[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [62]),
        .Q(S_PAYLOAD_DATA[43]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [63]),
        .Q(S_PAYLOAD_DATA[44]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [35]),
        .Q(S_PAYLOAD_DATA[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [36]),
        .Q(S_PAYLOAD_DATA[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [37]),
        .Q(S_PAYLOAD_DATA[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [38]),
        .Q(S_PAYLOAD_DATA[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [39]),
        .Q(S_PAYLOAD_DATA[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [40]),
        .Q(S_PAYLOAD_DATA[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[66] [41]),
        .Q(S_PAYLOAD_DATA[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_id_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(D[0]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \aw_len_i[0]_i_1 
       (.I0(D[7]),
        .I1(E),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0F60)) 
    \aw_len_i[1]_i_1 
       (.I0(D[8]),
        .I1(D[7]),
        .I2(E),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00FF6A00)) 
    \aw_len_i[2]_i_1 
       (.I0(D[9]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(E),
        .I4(\gfwd_mode.storage_data1_reg[33]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000FFFF6AAA0000)) 
    \aw_len_i[3]_i_1 
       (.I0(D[10]),
        .I1(D[9]),
        .I2(D[8]),
        .I3(D[7]),
        .I4(E),
        .I5(\gfwd_mode.storage_data1_reg[33]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0F60)) 
    \aw_len_i[4]_i_1 
       (.I0(D[11]),
        .I1(\aw_len_i[4]_i_2_n_0 ),
        .I2(E),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \aw_len_i[4]_i_2 
       (.I0(D[9]),
        .I1(D[8]),
        .I2(D[7]),
        .I3(D[10]),
        .O(\aw_len_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0F60)) 
    \aw_len_i[5]_i_1 
       (.I0(D[12]),
        .I1(\aw_len_i[5]_i_2_n_0 ),
        .I2(E),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \aw_len_i[5]_i_2 
       (.I0(D[10]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[11]),
        .O(\aw_len_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0F60)) 
    \aw_len_i[6]_i_1 
       (.I0(D[13]),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(E),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_len_i[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I1(E),
        .O(aw_len_i));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00FF6A00)) 
    \aw_len_i[7]_i_2 
       (.I0(D[14]),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(D[13]),
        .I3(E),
        .I4(\gfwd_mode.storage_data1_reg[33]_0 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \aw_len_i[7]_i_3 
       (.I0(D[11]),
        .I1(D[9]),
        .I2(D[8]),
        .I3(D[7]),
        .I4(D[10]),
        .I5(D[12]),
        .O(\aw_len_i[7]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[0] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[0]),
        .Q(D[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[1] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[1]),
        .Q(D[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[2] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[2]),
        .Q(D[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[3] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[3]),
        .Q(D[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[4] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[4]),
        .Q(D[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[5] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[5]),
        .Q(D[12]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[6] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[6]),
        .Q(D[13]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[7] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[7]),
        .Q(D[14]),
        .S(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized15 aw_rslice1
       (.D({D[0],S_PAYLOAD_DATA,D[14:7]}),
        .E(aw_rslice1_n_2),
        .Q(Q),
        .aclk(aclk),
        .addr_ready_reg(\gfwd_mode.storage_data1_reg[33]_0 ),
        .addr_ready_reg_0(\gfwd_mode.storage_data1_reg[33] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.areset_d1_reg_0 (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (E),
        .\gfwd_mode.storage_data1_reg[1] (\gfwd_mode.storage_data1_reg[1] ),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_count[0]_i_1 
       (.I0(burst_count_reg__0[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \burst_count[1]_i_1 
       (.I0(burst_count_reg__0[0]),
        .I1(burst_count_reg__0[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \burst_count[2]_i_1 
       (.I0(burst_count_reg__0[2]),
        .I1(burst_count_reg__0[0]),
        .I2(burst_count_reg__0[1]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \burst_count[3]_i_1 
       (.I0(burst_count_reg__0[3]),
        .I1(burst_count_reg__0[1]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \burst_count[4]_i_1 
       (.I0(burst_count_reg__0[4]),
        .I1(burst_count_reg__0[2]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[1]),
        .I4(burst_count_reg__0[3]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \burst_count[5]_i_1 
       (.I0(burst_count_reg__0[5]),
        .I1(burst_count_reg__0[3]),
        .I2(burst_count_reg__0[1]),
        .I3(burst_count_reg__0[0]),
        .I4(burst_count_reg__0[2]),
        .I5(burst_count_reg__0[4]),
        .O(plusOp__1[5]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \burst_count[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I1(Q),
        .I2(\burst_count_reg[6]_0 ),
        .I3(E),
        .O(\burst_count[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \burst_count[6]_i_2 
       (.I0(burst_count_reg__0[6]),
        .I1(wdata_rslice2_n_4),
        .O(plusOp__1[6]));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(burst_count_reg__0[0]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(burst_count_reg__0[1]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(burst_count_reg__0[2]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(burst_count_reg__0[3]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(burst_count_reg__0[4]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(burst_count_reg__0[5]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(burst_count_reg__0[6]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_byte_reg
       (.C(aclk),
        .CE(1'b1),
        .D(first_txn_byte_reg_0),
        .Q(\burst_count_reg[6]_0 ),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[6] ),
        .Q(\packet_cnt_reg[5]_0 ),
        .S(Q));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I1(p_2_out_0),
        .O(\gcc0.gc0.count_d1_reg[5] ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.storage_data1[13]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [2]),
        .I1(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[2] ),
        .I3(\gfwd_mode.areset_d1_reg_1 ),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[15]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I1(\gfwd_mode.areset_d1_reg_0 ),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAAAAAA6A)) 
    \gfwd_mode.storage_data1[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(\gfwd_mode.storage_data1_reg[2] ),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[13] [2]),
        .I4(\packet_cnt_reg[5]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[2]_i_1 
       (.I0(packet_cnt_reg__0[1]),
        .I1(\packet_cnt_reg[5]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I4(\gfwd_mode.storage_data1_reg[2] ),
        .I5(packet_cnt_reg__0[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[3]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(\packet_cnt_reg[5]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I4(\gfwd_mode.storage_data1_reg[2] ),
        .I5(\gfwd_mode.storage_data1[3]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[3]_i_2 
       (.I0(packet_cnt_reg__0[1]),
        .I1(packet_cnt_reg__0[0]),
        .O(\gfwd_mode.storage_data1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[4]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(\packet_cnt_reg[5]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I4(\gfwd_mode.storage_data1_reg[2] ),
        .I5(\gfwd_mode.storage_data1_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hBB3B)) 
    \gfwd_mode.storage_data1[4]_i_1__0 
       (.I0(R),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(R1_in),
        .I3(\tstrb_r_reg_n_0_[3] ),
        .O(\gfwd_mode.storage_data1_reg[13] [3]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[5]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(\packet_cnt_reg[5]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I4(\gfwd_mode.storage_data1_reg[2] ),
        .I5(\gfwd_mode.storage_data1[5]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB3)) 
    \gfwd_mode.storage_data1[5]_i_1__0 
       (.I0(R1_in),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(R),
        .O(\gfwd_mode.storage_data1_reg[13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gfwd_mode.storage_data1[5]_i_2 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[1]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[2]),
        .O(\gfwd_mode.storage_data1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[6]_i_1 
       (.I0(packet_cnt_reg__0[5]),
        .I1(\packet_cnt_reg[5]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I4(\gfwd_mode.storage_data1_reg[2] ),
        .I5(\gfwd_mode.storage_data1[6]_i_2_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gfwd_mode.storage_data1[6]_i_2 
       (.I0(packet_cnt_reg__0[4]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[1]),
        .I4(packet_cnt_reg__0[3]),
        .O(\gfwd_mode.storage_data1[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h01CC)) 
    \no_of_bytes[2]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [5]),
        .I1(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[7] [5]),
        .I3(E),
        .O(\no_of_bytes[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h0006F0F0)) 
    \no_of_bytes[3]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [6]),
        .I1(\gfwd_mode.storage_data1_reg[13] [5]),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[7] [5]),
        .I4(E),
        .O(\no_of_bytes[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000006AFF00FF00)) 
    \no_of_bytes[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [7]),
        .I1(\gfwd_mode.storage_data1_reg[13] [5]),
        .I2(\gfwd_mode.storage_data1_reg[13] [6]),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .I5(E),
        .O(\no_of_bytes[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0006F0F0)) 
    \no_of_bytes[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [8]),
        .I1(\no_of_bytes[5]_i_2_n_0 ),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[7] [5]),
        .I4(E),
        .O(\no_of_bytes[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \no_of_bytes[5]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[13] [5]),
        .I1(\gfwd_mode.storage_data1_reg[13] [6]),
        .I2(\gfwd_mode.storage_data1_reg[13] [7]),
        .O(\no_of_bytes[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0006F0F0)) 
    \no_of_bytes[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [9]),
        .I1(\no_of_bytes[6]_i_2_n_0 ),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[7] [5]),
        .I4(E),
        .O(\no_of_bytes[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \no_of_bytes[6]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[13] [7]),
        .I1(\gfwd_mode.storage_data1_reg[13] [6]),
        .I2(\gfwd_mode.storage_data1_reg[13] [5]),
        .I3(\gfwd_mode.storage_data1_reg[13] [8]),
        .O(\no_of_bytes[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0006F0F0)) 
    \no_of_bytes[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [10]),
        .I1(\no_of_bytes[8]_i_2_n_0 ),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[7] [5]),
        .I4(E),
        .O(\no_of_bytes[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000006AFF00FF00)) 
    \no_of_bytes[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [11]),
        .I1(\no_of_bytes[8]_i_2_n_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [10]),
        .I3(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .I5(E),
        .O(\no_of_bytes[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \no_of_bytes[8]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[13] [8]),
        .I1(\gfwd_mode.storage_data1_reg[13] [5]),
        .I2(\gfwd_mode.storage_data1_reg[13] [6]),
        .I3(\gfwd_mode.storage_data1_reg[13] [7]),
        .I4(\gfwd_mode.storage_data1_reg[13] [9]),
        .O(\no_of_bytes[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[2] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[2]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [5]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[3] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[3]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [6]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[4] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[4]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[5] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[5]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[6] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[6]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[7] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[7]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[8] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[8]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [11]),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \packet_cnt[0]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \packet_cnt[1]_i_1 
       (.I0(packet_cnt_reg__0[1]),
        .I1(packet_cnt_reg__0[0]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \packet_cnt[2]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(packet_cnt_reg__0[0]),
        .I2(packet_cnt_reg__0[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \packet_cnt[3]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[1]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \packet_cnt[4]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[1]),
        .I4(packet_cnt_reg__0[3]),
        .O(plusOp__0[4]));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \packet_cnt[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I1(Q),
        .I2(E),
        .I3(\gfwd_mode.storage_data1_reg[7] [4]),
        .I4(\packet_cnt_reg[5]_0 ),
        .O(\packet_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \packet_cnt[5]_i_3 
       (.I0(packet_cnt_reg__0[5]),
        .I1(packet_cnt_reg__0[3]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[0]),
        .I4(packet_cnt_reg__0[2]),
        .I5(packet_cnt_reg__0[4]),
        .O(plusOp__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[0]),
        .Q(packet_cnt_reg__0[0]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[1]),
        .Q(packet_cnt_reg__0[1]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[2]),
        .Q(packet_cnt_reg__0[2]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[3]),
        .Q(packet_cnt_reg__0[3]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[4]),
        .Q(packet_cnt_reg__0[4]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[5]),
        .Q(packet_cnt_reg__0[5]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tdest_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_1 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b1)) 
    tstart_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_chk_reg_0),
        .Q(\gfwd_mode.storage_data1_reg[13] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[7] [0]),
        .Q(\tstrb_r_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[7] [1]),
        .Q(R),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[7] [2]),
        .Q(R1_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[7] [3]),
        .Q(\tstrb_r_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tuser_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[5] ),
        .Q(\gfwd_mode.storage_data1_reg[13] [0]),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    valid_pkt_chk_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(\gfwd_mode.storage_data1_reg[2] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    valid_pkt_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[6]_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [2]),
        .R(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized16 wdata_rslice1
       (.Q({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_4 ),
        .\gfwd_mode.storage_data1_reg[32]_0 (\gfwd_mode.storage_data1_reg[66] [31:0]));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized17 wdata_rslice2
       (.D({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(aw_rslice1_n_2),
        .Q(packet_cnt_reg__0[2:0]),
        .aclk(aclk),
        .addr_ready_reg(\gfwd_mode.storage_data1_reg[33] ),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31]_0 ),
        .\burst_count_reg[6] (wdata_rslice2_n_4),
        .\burst_count_reg[6]_0 (burst_count_reg__0),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_2 ),
        .\gfwd_mode.storage_data1_reg[33]_0 (\gfwd_mode.storage_data1_reg[33]_0 ),
        .\gfwd_mode.storage_data1_reg[4]_0 (\gfwd_mode.storage_data1_reg[4] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out_16(p_2_out_16));
endmodule

(* ORIG_REF_NAME = "vfifo_intr" *) 
module axi_vfifo_ctrl_0_vfifo_intr
   (vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    E,
    m_axi_rresp,
    Q,
    aclk,
    empty_fwft_i,
    m_axi_bvalid,
    m_axi_bresp,
    overrun_err_mcpf_i,
    overrun_err_mcdf_i,
    overrun_err_mctf_i);
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  input [0:0]E;
  input [1:0]m_axi_rresp;
  input [0:0]Q;
  input aclk;
  input empty_fwft_i;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input overrun_err_mcpf_i;
  input overrun_err_mcdf_i;
  input overrun_err_mctf_i;

  wire [0:0]E;
  wire MM2S_RRESP_ERR_INTR_i_1_n_0;
  wire [0:0]Q;
  wire S2MM_BRESP_ERR_INTR_i_1_n_0;
  wire S2MM_OVERRUN_ERR_INTR_i_1_n_0;
  wire aclk;
  wire empty_fwft_i;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [1:0]m_axi_rresp;
  wire overrun_err_mcdf_i;
  wire overrun_err_mcpf_i;
  wire overrun_err_mctf_i;
  wire vfifo_mm2s_rresp_err_intr;
  wire vfifo_s2mm_bresp_err_intr;
  wire vfifo_s2mm_overrun_err_intr;

  LUT4 #(
    .INIT(16'hFFA8)) 
    MM2S_RRESP_ERR_INTR_i_1
       (.I0(E),
        .I1(m_axi_rresp[1]),
        .I2(m_axi_rresp[0]),
        .I3(vfifo_mm2s_rresp_err_intr),
        .O(MM2S_RRESP_ERR_INTR_i_1_n_0));
  FDRE MM2S_RRESP_ERR_INTR_reg
       (.C(aclk),
        .CE(1'b1),
        .D(MM2S_RRESP_ERR_INTR_i_1_n_0),
        .Q(vfifo_mm2s_rresp_err_intr),
        .R(Q));
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    S2MM_BRESP_ERR_INTR_i_1
       (.I0(empty_fwft_i),
        .I1(m_axi_bvalid),
        .I2(m_axi_bresp[1]),
        .I3(m_axi_bresp[0]),
        .I4(vfifo_s2mm_bresp_err_intr),
        .O(S2MM_BRESP_ERR_INTR_i_1_n_0));
  FDRE S2MM_BRESP_ERR_INTR_reg
       (.C(aclk),
        .CE(1'b1),
        .D(S2MM_BRESP_ERR_INTR_i_1_n_0),
        .Q(vfifo_s2mm_bresp_err_intr),
        .R(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    S2MM_OVERRUN_ERR_INTR_i_1
       (.I0(overrun_err_mcpf_i),
        .I1(overrun_err_mcdf_i),
        .I2(overrun_err_mctf_i),
        .I3(vfifo_s2mm_overrun_err_intr),
        .O(S2MM_OVERRUN_ERR_INTR_i_1_n_0));
  FDRE S2MM_OVERRUN_ERR_INTR_reg
       (.C(aclk),
        .CE(1'b1),
        .D(S2MM_OVERRUN_ERR_INTR_i_1_n_0),
        .Q(vfifo_s2mm_overrun_err_intr),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_mm2s" *) 
module axi_vfifo_ctrl_0_vfifo_mm2s
   (\gfwd_mode.storage_data1_reg[40] ,
    curr_state,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    m_axis_tvalid,
    Q_reg,
    ram_full_fb_i_reg,
    \gfwd_mode.storage_data1_reg[40]_1 ,
    m_axi_rready,
    E,
    Q_reg_0,
    m_axis_tlast,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    m_axis_tready,
    empty_fwft_i_reg,
    \goreg_bm.dout_i_reg[6] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    curr_state_reg_0,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    m_axi_rvalid,
    mem_init_done_reg,
    D,
    m_axi_rdata);
  output \gfwd_mode.storage_data1_reg[40] ;
  output curr_state;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output m_axis_tvalid;
  output Q_reg;
  output ram_full_fb_i_reg;
  output \gfwd_mode.storage_data1_reg[40]_1 ;
  output m_axi_rready;
  output [0:0]E;
  output Q_reg_0;
  output [39:0]m_axis_tlast;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input m_axis_tready;
  input empty_fwft_i_reg;
  input \goreg_bm.dout_i_reg[6] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input curr_state_reg_0;
  input [8:0]\goreg_bm.dout_i_reg[12] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[11] ;
  input \goreg_bm.dout_i_reg[9] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \goreg_bm.dout_i_reg[10] ;
  input m_axi_rvalid;
  input mem_init_done_reg;
  input [4:0]D;
  input [31:0]m_axi_rdata;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire curr_state;
  wire curr_state_reg_0;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire \gfwd_mode.storage_data1_reg[40]_1 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire [8:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [39:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire mem_init_done_reg;
  wire next_state;
  wire p_0_out;
  wire ram_full_fb_i_reg;
  wire [31:0]s_axis_payload_wr_out_i;
  wire [6:0]tlen_cntr;
  wire [6:0]tlen_cntr_reg;

  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized18 mm2s_in_reg_slice_inst
       (.D(tlen_cntr),
        .E(p_0_out),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(curr_state),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_1 (m_axis_tvalid),
        .\gfwd_mode.storage_data1_reg[0]_0 (E),
        .\gfwd_mode.storage_data1_reg[31]_0 (s_axis_payload_wr_out_i),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_mode.storage_data1_reg[40]_0 (\gfwd_mode.storage_data1_reg[40]_0 ),
        .\gfwd_mode.storage_data1_reg[40]_1 (\gfwd_mode.storage_data1_reg[40]_1 ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] [8:3]),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[7] (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .next_state(next_state),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .\tlen_cntr_reg_reg[6] (tlen_cntr_reg));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized19 mm2s_out_reg_slice_inst
       (.D({D[4:3],\goreg_bm.dout_i_reg[12] [2:0],D[2:0],s_axis_payload_wr_out_i}),
        .E(p_0_out),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done_reg(mem_init_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[0]),
        .Q(tlen_cntr_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[1]),
        .Q(tlen_cntr_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[2]),
        .Q(tlen_cntr_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[3]),
        .Q(tlen_cntr_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[4]),
        .Q(tlen_cntr_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[5]),
        .Q(tlen_cntr_reg[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[6]),
        .Q(tlen_cntr_reg[6]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_reset_blk" *) 
module axi_vfifo_ctrl_0_vfifo_reset_blk
   (Q,
    aclk,
    aresetn);
  output [1:0]Q;
  input aclk;
  input aresetn;

  wire [1:0]Q;
  wire aclk;
  wire aresetn;
  wire inverted_reset;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d2;
  wire [14:0]wr_rst_i;
  wire \wr_rst_reg[15]_i_1_n_0 ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    wr_rst_asreg_i_1
       (.I0(aresetn),
        .O(inverted_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE wr_rst_asreg_reg
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_rst_reg[15]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \wr_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[9]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[10]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[10]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[11]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[11]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[12]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[12]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[13]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[13]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[14]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[14]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[0]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[2]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[2]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[3]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[3]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[4]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[4]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[5]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[5]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[6]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[6]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[7]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[7]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[8]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[8]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[9]));
endmodule

(* ORIG_REF_NAME = "vfifo_s2mm" *) 
module axi_vfifo_ctrl_0_vfifo_s2mm
   (\gfwd_mode.storage_data1_reg[9] ,
    \end_of_txn_reg[1]_0 ,
    valid_s2mm_awg2,
    \end_of_txn_reg[1]_1 ,
    tid_r,
    E,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[32] ,
    D,
    \aw_addr_r_reg[31] ,
    \no_of_bytes_reg[2] ,
    tstart_reg_0,
    Q,
    aclk,
    \gpfs.prog_full_i_reg ,
    \end_of_txn_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    areset_d1_0,
    s_axis_tvalid,
    \burst_count_reg[6] ,
    \packet_cnt_reg[2] ,
    \gfwd_mode.storage_data1_reg[65] ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \s_axis_tid[0] );
  output \gfwd_mode.storage_data1_reg[9] ;
  output \end_of_txn_reg[1]_0 ;
  output valid_s2mm_awg2;
  output \end_of_txn_reg[1]_1 ;
  output tid_r;
  output [0:0]E;
  output s_axis_tready;
  output [32:0]\gfwd_mode.storage_data1_reg[32] ;
  output [0:0]D;
  output \aw_addr_r_reg[31] ;
  output [7:0]\no_of_bytes_reg[2] ;
  output tstart_reg_0;
  input [0:0]Q;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input \end_of_txn_reg[0]_0 ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input areset_d1_0;
  input s_axis_tvalid;
  input \burst_count_reg[6] ;
  input \packet_cnt_reg[2] ;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [39:0]\s_axis_tid[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \arb_granularity[6]_i_4_n_0 ;
  wire [6:0]arb_granularity_reg__0;
  wire areset_d1_0;
  wire \aw_addr_r_reg[31] ;
  wire \burst_count_reg[6] ;
  wire end_of_txn1;
  wire \end_of_txn[1]_i_2_n_0 ;
  wire \end_of_txn[1]_i_3_n_0 ;
  wire \end_of_txn_reg[0]_0 ;
  wire \end_of_txn_reg[1]_0 ;
  wire \end_of_txn_reg[1]_1 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gfwd_mode.storage_data1_reg[9] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_1 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_10 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_11 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_46 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_47 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_48 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_49 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_50 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_6 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_7 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_8 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_9 ;
  wire \gpfs.prog_full_i_reg ;
  wire mux4_out0;
  wire [7:0]\no_of_bytes_reg[2] ;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire \packet_cnt_reg[2] ;
  wire [6:0]plusOp;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire start_of_pkt;
  wire start_of_txn;
  wire [9:0]storage_data1;
  wire tid_r;
  wire [1:0]tstart_reg;
  wire tstart_reg_0;
  wire valid_s2mm_awg2;

  LUT1 #(
    .INIT(2'h1)) 
    \arb_granularity[0]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arb_granularity[1]_i_1 
       (.I0(arb_granularity_reg__0[1]),
        .I1(arb_granularity_reg__0[0]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \arb_granularity[2]_i_1 
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \arb_granularity[3]_i_1 
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[2]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[0]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \arb_granularity[4]_i_1 
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[3]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[1]),
        .I4(arb_granularity_reg__0[2]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \arb_granularity[5]_i_1 
       (.I0(arb_granularity_reg__0[5]),
        .I1(arb_granularity_reg__0[4]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[1]),
        .I4(arb_granularity_reg__0[0]),
        .I5(arb_granularity_reg__0[3]),
        .O(plusOp[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \arb_granularity[6]_i_3 
       (.I0(arb_granularity_reg__0[6]),
        .I1(arb_granularity_reg__0[5]),
        .I2(\arb_granularity[6]_i_4_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \arb_granularity[6]_i_4 
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[2]),
        .I4(arb_granularity_reg__0[4]),
        .O(\arb_granularity[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[0] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_46 ),
        .D(plusOp[0]),
        .Q(arb_granularity_reg__0[0]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[1] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_46 ),
        .D(plusOp[1]),
        .Q(arb_granularity_reg__0[1]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[2] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_46 ),
        .D(plusOp[2]),
        .Q(arb_granularity_reg__0[2]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[3] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_46 ),
        .D(plusOp[3]),
        .Q(arb_granularity_reg__0[3]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[4] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_46 ),
        .D(plusOp[4]),
        .Q(arb_granularity_reg__0[4]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[5] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_46 ),
        .D(plusOp[5]),
        .Q(arb_granularity_reg__0[5]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[6] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_46 ),
        .D(plusOp[6]),
        .Q(arb_granularity_reg__0[6]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \end_of_txn[0]_i_2 
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[3]),
        .I2(arb_granularity_reg__0[5]),
        .I3(\end_of_txn[1]_i_3_n_0 ),
        .O(end_of_txn1));
  LUT6 #(
    .INIT(64'hFFFF000100010001)) 
    \end_of_txn[1]_i_2 
       (.I0(\end_of_txn[1]_i_3_n_0 ),
        .I1(arb_granularity_reg__0[5]),
        .I2(arb_granularity_reg__0[3]),
        .I3(arb_granularity_reg__0[4]),
        .I4(D),
        .I5(\end_of_txn_reg[1]_0 ),
        .O(\end_of_txn[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \end_of_txn[1]_i_3 
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[0]),
        .I3(p_0_in),
        .I4(arb_granularity_reg__0[6]),
        .O(\end_of_txn[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_48 ),
        .Q(D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_47 ),
        .Q(p_0_in),
        .R(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized0 \gno_bkp_on_tready.s2mm_input_rslice 
       (.D({start_of_txn,start_of_pkt,mux4_out0,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_10 ,\gno_bkp_on_tready.s2mm_input_rslice_n_11 }),
        .E(E),
        .Q(Q),
        .SR(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .aclk(aclk),
        .\arb_granularity_reg[5] (\end_of_txn[1]_i_2_n_0 ),
        .\arb_granularity_reg[6] (\gno_bkp_on_tready.s2mm_input_rslice_n_46 ),
        .\arb_granularity_reg[6]_0 (arb_granularity_reg__0[6]),
        .areset_d1_0(areset_d1_0),
        .end_of_txn1(end_of_txn1),
        .\end_of_txn_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_48 ),
        .\end_of_txn_reg[0]_0 (D),
        .\end_of_txn_reg[1] (\end_of_txn_reg[1]_1 ),
        .\end_of_txn_reg[1]_0 (\gno_bkp_on_tready.s2mm_input_rslice_n_47 ),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.storage_data1_reg[9] ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[32]_0 (\gfwd_mode.storage_data1_reg[32] ),
        .\gfwd_mode.storage_data1_reg[9]_0 (p_0_out),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\end_of_txn_reg[1]_0 ),
        .p_0_in(p_0_in),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r),
        .tstart_reg(tstart_reg),
        .\tstart_reg_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .\tstart_reg_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_49 ));
  FDRE #(
    .INIT(1'b0)) 
    \gno_bkp_on_tready.s_axis_tready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_reg ),
        .Q(\end_of_txn_reg[1]_0 ),
        .R(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized1 s2mm_awgen_rslice1
       (.D({start_of_txn,D,start_of_pkt,mux4_out0,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_10 ,\gno_bkp_on_tready.s2mm_input_rslice_n_11 }),
        .E(p_0_out_0),
        .Q(Q),
        .aclk(aclk),
        .\end_of_txn_reg[0] (\end_of_txn_reg[0]_0 ),
        .\gfwd_mode.m_valid_i_reg_0 (\end_of_txn_reg[1]_1 ),
        .\gfwd_mode.m_valid_i_reg_1 (p_0_out),
        .\gfwd_mode.storage_data1_reg[9]_0 (\gfwd_mode.storage_data1_reg[9] ),
        .\gfwd_mode.storage_data1_reg[9]_1 (storage_data1),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\end_of_txn_reg[1]_0 ),
        .s_axis_tready(s_axis_tready),
        .valid_s2mm_awg2(valid_s2mm_awg2));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized2 s2mm_awgen_rslice2
       (.D(storage_data1),
        .E(p_0_out_0),
        .Q(Q),
        .aclk(aclk),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31] ),
        .\burst_count_reg[6] (\burst_count_reg[6] ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\no_of_bytes_reg[2] (\no_of_bytes_reg[2] ),
        .\packet_cnt_reg[2] (\packet_cnt_reg[2] ),
        .tstart_reg(tstart_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \tid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(tid_r),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .Q(tstart_reg[0]),
        .S(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_49 ),
        .Q(tstart_reg[1]),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr
   (Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    E,
    aclk,
    AR);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [3:0]plusOp__3;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(plusOp__3[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__3[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[3]),
        .Q(Q[3]));
  LUT5 #(
    .INIT(32'hFFFF66F6)) 
    ram_empty_fb_i_i_3
       (.I0(\gc0.count_reg[3] [2]),
        .I1(\gpr1.dout_i_reg[1] [2]),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(ram_full_fb_i_reg),
        .I4(ram_empty_fb_i_i_6_n_0),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(\gpr1.dout_i_reg[1] [1]),
        .I1(\gc0.count_reg[3] [1]),
        .I2(\gc0.count_reg[3] [3]),
        .I3(\gpr1.dout_i_reg[1] [3]),
        .I4(\gc0.count_reg[3] [0]),
        .I5(\gpr1.dout_i_reg[1] [0]),
        .O(ram_empty_fb_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr_113
   (Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    ram_full_comb,
    p_2_out,
    ram_full_fb_i_reg,
    m_axi_arvalid_i,
    \gc0.count_reg[3] ,
    p_6_out,
    rst_full_gen_i,
    \gc0.count_d1_reg[3] ,
    E,
    aclk,
    AR);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output ram_full_comb;
  input p_2_out;
  input ram_full_fb_i_reg;
  input m_axi_arvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input p_6_out;
  input rst_full_gen_i;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire [3:0]plusOp__5;
  wire ram_empty_fb_i_i_2__3_n_0;
  wire ram_empty_fb_i_i_3__2_n_0;
  wire ram_empty_fb_i_i_4__2_n_0;
  wire ram_empty_fb_i_i_5__2_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2__3_n_0;
  wire ram_full_fb_i_i_3__3_n_0;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__4 
       (.I0(Q[0]),
        .O(plusOp__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__5[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[3]),
        .Q(Q[3]));
  LUT5 #(
    .INIT(32'hFFFFC8CC)) 
    ram_empty_fb_i_i_1__4
       (.I0(ram_empty_fb_i_i_2__3_n_0),
        .I1(p_2_out),
        .I2(ram_full_fb_i_reg),
        .I3(m_axi_arvalid_i),
        .I4(ram_empty_fb_i_i_3__2_n_0),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__3
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(\gpr1.dout_i_reg[1] [2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(\gpr1.dout_i_reg[1] [3]),
        .I4(ram_empty_fb_i_i_4__2_n_0),
        .O(ram_empty_fb_i_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__2
       (.I0(\gpr1.dout_i_reg[1] [3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(\gpr1.dout_i_reg[1] [2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__2_n_0),
        .I5(p_6_out),
        .O(ram_empty_fb_i_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__2
       (.I0(\gpr1.dout_i_reg[1] [0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(\gpr1.dout_i_reg[1] [1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__2
       (.I0(\gc0.count_reg[3] [1]),
        .I1(\gpr1.dout_i_reg[1] [1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(\gpr1.dout_i_reg[1] [0]),
        .I4(ram_full_fb_i_reg),
        .I5(m_axi_arvalid_i),
        .O(ram_empty_fb_i_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h450F450045004500)) 
    ram_full_fb_i_i_1__4
       (.I0(rst_full_gen_i),
        .I1(ram_empty_fb_i_i_2__3_n_0),
        .I2(p_6_out),
        .I3(ram_full_fb_i_reg),
        .I4(m_axi_arvalid_i),
        .I5(ram_full_fb_i_i_2__3_n_0),
        .O(ram_full_comb));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_2__3
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_full_fb_i_i_3__3_n_0),
        .O(ram_full_fb_i_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__3
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_3__3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr_97
   (Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    ram_full_comb,
    p_2_out,
    ram_full_fb_i_reg,
    m_axi_awvalid_i,
    \gc0.count_reg[3] ,
    p_6_out,
    rst_full_gen_i,
    \gc0.count_d1_reg[3] ,
    E,
    aclk,
    AR);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output ram_full_comb;
  input p_2_out;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input p_6_out;
  input rst_full_gen_i;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire [3:0]plusOp__1;
  wire ram_empty_fb_i_i_2__2_n_0;
  wire ram_empty_fb_i_i_3__1_n_0;
  wire ram_empty_fb_i_i_4__1_n_0;
  wire ram_empty_fb_i_i_5__1_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2__2_n_0;
  wire ram_full_fb_i_i_3__2_n_0;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[3]),
        .Q(Q[3]));
  LUT5 #(
    .INIT(32'hFFFFC8CC)) 
    ram_empty_fb_i_i_1__2
       (.I0(ram_empty_fb_i_i_2__2_n_0),
        .I1(p_2_out),
        .I2(ram_full_fb_i_reg),
        .I3(m_axi_awvalid_i),
        .I4(ram_empty_fb_i_i_3__1_n_0),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__2
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(\gpr1.dout_i_reg[1] [2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(\gpr1.dout_i_reg[1] [3]),
        .I4(ram_empty_fb_i_i_4__1_n_0),
        .O(ram_empty_fb_i_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__1
       (.I0(\gpr1.dout_i_reg[1] [3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(\gpr1.dout_i_reg[1] [2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__1_n_0),
        .I5(p_6_out),
        .O(ram_empty_fb_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__1
       (.I0(\gpr1.dout_i_reg[1] [0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(\gpr1.dout_i_reg[1] [1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__1
       (.I0(\gc0.count_reg[3] [1]),
        .I1(\gpr1.dout_i_reg[1] [1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(\gpr1.dout_i_reg[1] [0]),
        .I4(ram_full_fb_i_reg),
        .I5(m_axi_awvalid_i),
        .O(ram_empty_fb_i_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h450F450045004500)) 
    ram_full_fb_i_i_1__2
       (.I0(rst_full_gen_i),
        .I1(ram_empty_fb_i_i_2__2_n_0),
        .I2(p_6_out),
        .I3(ram_full_fb_i_reg),
        .I4(m_axi_awvalid_i),
        .I5(ram_full_fb_i_i_2__2_n_0),
        .O(ram_full_comb));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_2__2
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_full_fb_i_i_3__2_n_0),
        .O(ram_full_fb_i_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__2
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_3__2_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr__parameterized0
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    Q,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ,
    S,
    v1_reg_0,
    v1_reg_1,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk,
    AR);
  output [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  output [8:0]Q;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  output [2:0]S;
  output [0:0]v1_reg_0;
  output [3:0]v1_reg_1;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [2:0]ram_empty_fb_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [5:0]\gc0.count_reg[7] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [5:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[6]_i_2_n_0 ;
  wire \gcc0.gc0.count[8]_i_2__0_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  wire [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [8:0]plusOp__3;
  wire [2:0]ram_empty_fb_i_reg;
  wire [3:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__3[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gcc0.gc0.count[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gcc0.gc0.count[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\gcc0.gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gcc0.gc0.count[7]_i_1__0 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(plusOp__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gcc0.gc0.count[8]_i_1__0 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(plusOp__3[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gcc0.gc0.count[8]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[8]),
        .Q(Q[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__1 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__1 
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__1 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2__0 
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3__0 
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4__0 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5__0 
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2__0 
       (.I0(Q[8]),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3__0 
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__10 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I3(\gc0.count_d1_reg[8] [0]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gc0.count_d1_reg[8] [1]),
        .I3(\gc0.count_d1_reg[8] [0]),
        .O(v1_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__9 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I3(\gc0.count_d1_reg[8] [0]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I3(\gc0.count_d1_reg[8] [2]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__8 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I3(\gc0.count_d1_reg[8] [2]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__9 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [1]),
        .O(ram_empty_fb_i_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I3(\gc0.count_d1_reg[8] [4]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__8 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I3(\gc0.count_d1_reg[8] [4]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__9 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [3]),
        .O(ram_empty_fb_i_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I3(\gc0.count_d1_reg[8] [6]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__8 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I3(\gc0.count_d1_reg[8] [6]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__9 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [5]),
        .O(ram_empty_fb_i_reg[2]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr__parameterized1
   (Q,
    v1_reg_1,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_0,
    ram_full_fb_i_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ,
    S,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    E,
    aclk,
    AR);
  output [7:0]Q;
  output [3:0]v1_reg_1;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  output ram_full_fb_i_reg;
  output [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  output [2:0]S;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [7:0]\gc0.count_reg[7] ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  wire [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [8:8]p_11_out;
  wire [8:0]plusOp__5;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__5[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__5[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .O(plusOp__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(p_11_out),
        .I1(Q[6]),
        .I2(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I3(Q[7]),
        .O(plusOp__5[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(p_11_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[8]),
        .Q(p_11_out));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4 
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2 
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3 
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5 
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2 
       (.I0(p_11_out),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3 
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_reg[7] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [7]),
        .O(v1_reg_0[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__9 
       (.I0(p_11_out),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr__parameterized2
   (Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ,
    S,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gc0.count_reg[5] ,
    \gc0.count_d1_reg[5] ,
    ram_full_fb_i_reg,
    aclk,
    AR);
  output [5:0]Q;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [2:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  output [2:0]S;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [4:0]\gc0.count_reg[5] ;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [0:0]ram_full_fb_i_reg;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [5:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [4:0]\gc0.count_reg[5] ;
  wire [2:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire [5:0]plusOp__7;
  wire ram_empty_fb_i_i_6__0_n_0;
  wire ram_empty_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__7[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__7[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[0] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[0] [5]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__7[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__7[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__7[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__7[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__7[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__7[5]),
        .Q(Q[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__0 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[5] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__0 
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[5] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__0 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[5] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_2 
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[5] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_3 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[5] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_4 
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[5] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [0]));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_empty_fb_i_i_3__0
       (.I0(ram_empty_fb_i_i_6__0_n_0),
        .I1(\gpregsm1.curr_fwft_state_reg[1] ),
        .I2(\gpr1.dout_i_reg[0] [1]),
        .I3(\gc0.count_reg[5] [1]),
        .I4(\gpr1.dout_i_reg[0] [0]),
        .I5(\gc0.count_reg[5] [0]),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_6__0
       (.I0(\gpr1.dout_i_reg[0] [3]),
        .I1(\gc0.count_reg[5] [3]),
        .I2(\gc0.count_reg[5] [2]),
        .I3(\gpr1.dout_i_reg[0] [2]),
        .I4(\gc0.count_reg[5] [4]),
        .I5(\gpr1.dout_i_reg[0] [5]),
        .O(ram_empty_fb_i_i_6__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic
   (ram_full_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg,
    ram_full_comb,
    aclk,
    rst_full_ff_i,
    ram_empty_fb_i_reg_0,
    AR,
    E,
    \greg.ram_rd_en_i_reg ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    D);
  output ram_full_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output Q_reg;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;
  input [0:0]ram_empty_fb_i_reg_0;
  input [0:0]AR;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [3:0]Q;
  wire Q_reg;
  wire aclk;
  wire [3:0]\gc0.count_reg[3] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \greg.ram_rd_en_i_reg ;
  wire ram_empty_fb_i_reg;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss \gwss.gpf.wrpf 
       (.AR(AR),
        .D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_0 ),
        .\greg.ram_rd_en_i_reg_0 (\greg.ram_rd_en_i_reg ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_wr_status_flags_ss \gwss.wsts 
       (.aclk(aclk),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_wr_bin_cntr wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic_107
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    Q,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[1] ,
    aclk,
    rst_full_ff_i,
    p_6_out,
    AR,
    E,
    rst_full_gen_i,
    prog_full_i,
    p_2_out,
    m_axi_arvalid_i,
    \gc0.count_reg[3] ,
    \gc0.count_d1_reg[3] ,
    D);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output [3:0]Q;
  output ram_empty_fb_i_reg_0;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input aclk;
  input rst_full_ff_i;
  input p_6_out;
  input [0:0]AR;
  input [0:0]E;
  input rst_full_gen_i;
  input prog_full_i;
  input p_2_out;
  input m_axi_arvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss_111 \gwss.gpf.wrpf 
       (.AR(AR),
        .D(D),
        .E(E),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .p_6_out(p_6_out),
        .prog_full_i(prog_full_i),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_wr_status_flags_ss_112 \gwss.wsts 
       (.aclk(aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_wr_bin_cntr_113 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic_94
   (ram_empty_fb_i_reg,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    Q,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[1] ,
    aclk,
    rst_full_ff_i,
    p_6_out,
    AR,
    E,
    rst_full_gen_i,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    p_2_out,
    m_axi_awvalid_i,
    \gc0.count_reg[3] ,
    \gc0.count_d1_reg[3] ,
    D);
  output ram_empty_fb_i_reg;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [3:0]Q;
  output ram_empty_fb_i_reg_0;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input aclk;
  input rst_full_ff_i;
  input p_6_out;
  input [0:0]AR;
  input [0:0]E;
  input rst_full_gen_i;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input p_2_out;
  input m_axi_awvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss_95 \gwss.gpf.wrpf 
       (.AR(AR),
        .D(D),
        .E(E),
        .aclk(aclk),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .p_6_out(p_6_out),
        .prog_full_i(prog_full_i),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_wr_status_flags_ss_96 \gwss.wsts 
       (.aclk(aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_wr_bin_cntr_97 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[8] ,
    \gc0.count_d1_reg[8]_0 ,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    \gfwd_mode.m_valid_i_reg ,
    rst_full_gen_i,
    \gc0.count_d1_reg[8]_1 ,
    m_axi_wvalid_i,
    \gc0.count_reg[7] ,
    wr_pntr_plus1_pad);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output [6:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [2:0]ram_empty_fb_i_reg;
  input [0:0]\gc0.count_d1_reg[8] ;
  input [3:0]\gc0.count_d1_reg[8]_0 ;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input rst_full_gen_i;
  input [8:0]\gc0.count_d1_reg[8]_1 ;
  input m_axi_wvalid_i;
  input [5:0]\gc0.count_reg[7] ;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire [3:0]\c0/v1_reg ;
  wire [0:0]\c1/v1_reg ;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [3:0]\gc0.count_d1_reg[8]_0 ;
  wire [8:0]\gc0.count_d1_reg[8]_1 ;
  wire [5:0]\gc0.count_reg[7] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_wvalid_i;
  wire [1:0]p_11_out;
  wire [2:0]ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_11;
  wire wpntr_n_12;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized0 \gwss.gpf.wrpf 
       (.AR(AR),
        .E(E),
        .S({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[6] ({wpntr_n_11,wpntr_n_12,wpntr_n_13,wpntr_n_14}),
        .\gcc0.gc0.count_reg[8] ({wpntr_n_0,wpntr_n_1}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_pntr_plus1_pad({Q[5:0],p_11_out,wr_pntr_plus1_pad}));
  axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8]_0 ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  axi_vfifo_ctrl_0_wr_bin_cntr__parameterized0 wpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q({Q,p_11_out}),
        .S({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_1 ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ({wpntr_n_11,wpntr_n_12,wpntr_n_13,wpntr_n_14}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ({wpntr_n_0,wpntr_n_1}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .v1_reg(v1_reg),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\c0/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic__parameterized1
   (p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    prog_full_i_14,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_0,
    \gpfs.prog_full_i_reg ,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    aclk,
    rst_full_ff_i,
    ram_empty_fb_i_reg,
    AR,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    p_2_out_0,
    \gc0.count_d1_reg[8]_0 ,
    \gc0.count_reg[7] ,
    wr_pntr_plus1_pad);
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output prog_full_i_14;
  output [7:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  output \gpfs.prog_full_i_reg ;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input aclk;
  input rst_full_ff_i;
  input [0:0]ram_empty_fb_i_reg;
  input [0:0]AR;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input p_2_out_0;
  input [8:0]\gc0.count_d1_reg[8]_0 ;
  input [7:0]\gc0.count_reg[7] ;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [3:0]\c0/v1_reg ;
  wire \gc0.count_d1_reg[8] ;
  wire [8:0]\gc0.count_d1_reg[8]_0 ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire p_2_out;
  wire p_2_out_0;
  wire prog_full_i_14;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_ff_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire wpntr_n_29;
  wire wpntr_n_30;
  wire wpntr_n_31;
  wire wpntr_n_32;
  wire wpntr_n_33;
  wire wpntr_n_34;
  wire wpntr_n_35;
  wire wpntr_n_36;
  wire wpntr_n_37;
  wire wpntr_n_38;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized1 \gwss.gpf.wrpf 
       (.AR(AR),
        .E(E),
        .S({wpntr_n_36,wpntr_n_37,wpntr_n_38}),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[6] ({wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35}),
        .\gcc0.gc0.count_reg[8] ({wpntr_n_30,wpntr_n_31}),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .prog_full_i_14(prog_full_i_14),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_pntr_plus1_pad({Q,wr_pntr_plus1_pad}));
  axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized1 \gwss.wsts 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (wpntr_n_29),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .rst_full_ff_i(rst_full_ff_i),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_1(v1_reg_1));
  axi_vfifo_ctrl_0_wr_bin_cntr__parameterized1 wpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .S({wpntr_n_36,wpntr_n_37,wpntr_n_38}),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ({wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ({wpntr_n_30,wpntr_n_31}),
        .ram_full_fb_i_reg(wpntr_n_29),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c0/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic__parameterized2
   (ram_full_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    prog_full_i_15,
    Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0] ,
    \gpfs.prog_full_i_reg ,
    ram_full_comb,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    ram_full_fb_i_reg_0,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gc0.count_reg[5] ,
    \gc0.count_d1_reg[5] ,
    wr_pntr_plus1_pad);
  output ram_full_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output prog_full_i_15;
  output [5:0]Q;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output \gpfs.prog_full_i_reg ;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]ram_full_fb_i_reg_0;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [4:0]\gc0.count_reg[5] ;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [0:0]E;
  wire [5:0]Q;
  wire aclk;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [4:0]\gc0.count_reg[5] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire prog_full_i_15;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg_0;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_ff_i;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_18;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized2 \gwss.gpf.wrpf 
       (.AR(AR),
        .E(E),
        .S({wpntr_n_16,wpntr_n_17,wpntr_n_18}),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[5] ({wpntr_n_13,wpntr_n_14,wpntr_n_15}),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .prog_full_i_15(prog_full_i_15),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_pntr_plus1_pad({Q[4:0],wr_pntr_plus1_pad}));
  axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized2 \gwss.wsts 
       (.aclk(aclk),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_wr_bin_cntr__parameterized2 wpntr
       (.AR(AR),
        .Q(Q),
        .S({wpntr_n_16,wpntr_n_17,wpntr_n_18}),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gc0.count_reg[5] (\gc0.count_reg[5] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ({wpntr_n_13,wpntr_n_14,wpntr_n_15}),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss
   (ram_full_fb_i_reg_0,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_full_fb_i_reg_0;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_full_comb;
  wire ram_full_fb_i_reg_0;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_full_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss_112
   (ram_empty_fb_i_reg,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_empty_fb_i_reg;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss_96
   (ram_empty_fb_i_reg,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_empty_fb_i_reg;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized0
   (ram_full_fb_i_reg_0,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    v1_reg_0,
    \gc0.count_d1_reg[8]_0 ,
    aclk,
    rst_full_ff_i,
    rst_full_gen_i,
    E,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg_0;
  input [3:0]v1_reg;
  input [0:0]\gc0.count_d1_reg[8] ;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8]_0 ;
  input aclk;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input [0:0]E;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire aclk;
  wire comp1;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [3:0]\gc0.count_d1_reg[8]_0 ;
  wire m_axi_wvalid_i;
  wire ram_full_comb;
  wire ram_full_fb_i_reg_0;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire [0:0]v1_reg_0;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized2 c0
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(v1_reg));
  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized3 c1
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .v1_reg_0(v1_reg_0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_full_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized1
   (p_2_out,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    \gcc0.gc0.count_reg[8] ,
    aclk,
    rst_full_ff_i,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    p_2_out_0);
  output p_2_out;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input \gcc0.gc0.count_reg[8] ;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input p_2_out_0;

  wire [0:0]E;
  wire aclk;
  wire comp0;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_reg[8] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire p_2_out_0;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_1;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized6 c0
       (.comp0(comp0),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .v1_reg(v1_reg));
  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized7 c1
       (.E(E),
        .comp0(comp0),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out_0(p_2_out_0),
        .ram_full_comb(ram_full_comb),
        .v1_reg_1(v1_reg_1));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized2
   (ram_full_fb_i_reg_0,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_full_fb_i_reg_0;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_full_comb;
  wire ram_full_fb_i_reg_0;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_full_fb_i_reg_0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
JkLodpPEz0ef/iEBORXLj763LWD8Nq+DSnW97kkEHLWBYUnO4HWaI8spF6AEKrzgQDUYydM3lsVa
kGsD8ouIkxuNS1k7PUpuuhhOWIYXd8osECnb0tYNDsDc7oBQSpThmiZ2w7Xmm67nRics2IXv2wq/
79U7DTlsPgWob8l9r4mUUKJaT/X/mbXcNMrdoSarVZLWbJ93pZZQcCEzuA/7v/DLACLM4OZRO6Pl
GCJuV0LE81qEKMJl5ByLKwTrX0hpa2QK7FDKZptSRLV4YuxBBRzn062ByfpLiDbVw+posOAQbrbj
bZwmdKZlZzlhFewTEgxPbW1FalYtxmJWehDLDA==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
WJ6eT0bF1Xw7IQ6B+z9fUkZDWLDmUk4TwwrUs8uD0/KW3RatJkzrCF8tvsaJFzMmLUb+eUX3Nvaa
8nBHOPGVELol3s8xWJeOHm5JzjGBuqO46I59+4Jfvjm52Dn3WQo/SHWAKHL3DAnsO8DT+YX3Off4
LcmnB5yU05cVoFPmzL3dc1bZSuX/YM/owGQRxTc/OPVHtbCCA0KCI9izMp/SRuV2mwpn4fQkIurH
AvRfDrc1pbVbWrIhL9ZzQV9WaHDzyWG6dkrzKwM+Tu8Wkv0vU3B8PWgyKCCsWrT8t8/grbIxTyCG
ouckf7suJqFPHnl6LUKNDttLSidMXR3Uvq90bA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 11696)
`pragma protect data_block
zk+bkoeziv3ZrFMfyp+sRaVsDHXFKSQtMkmgP7Ujya4ysS3Uiy9TY/g+BWngZ0z55/VfmrWawZJC
S+BIkqsyBTmQLpblhL/1hncviFRzAd7/o/Y6iNHCI1BjxCSBQ4hKYuZpSP32kR9gYB+jAwyR3lXh
7BLiWP9v6RM/+OI/hbjD8ZWU+V2pz9iszsA0VejdWgih9GlvCTkUS+zNbt7muBNB0Bvdbmwi2zwL
RnkKo+Z8iEECGDRN0I3jd0XgHyg7nG6EzIrql8v+E0xlbpjZ6vyiSSCN3oEKweBD7zgJpFlctHJt
2LpixtZKtZ/FMevpJsemwpa8JFSE89EUyK8fljDI9PhcBpiG8awBSEUXhUOx7qWzehGZzc/0uu02
Fo+XJP1RChQQ6cABCyFzUOLRF8wBzhNwGn5aNrAzuYvmeljeiJPorCVPUZaJx8ms/AOIKR6O7dsz
LqMod6knoRvr4m/1Ru76FMgtoaqOHtWR1mZlTqCiD12oZoIcXY18FxV0xS/NQ2Pw/PSOExTkzwqn
TkySze1lmlyUA4NiTg+QICIemenMiBIGqvyo6Ey4rHEgH1TSsSjYjc53nuR2T1jLpEjbFj+9p9Rg
eRIQk2seGzM5G2wtKFX9WQP+wnkdVRFENPqcylM1H7h1jxnIimBAkWTcBk5+ViTdcpXw3whzTLsE
I7J4qTzsZDrQUOPG8SXF+pEOMzOyHSNBiEx5s4BT62XNevPBiMHqzVdLAc50uHa2pixAqC++xIhb
3ALzSXwor3WcqOlor9KuVQykC2Vg5uLnNdOYKxQuImAVXAtGeITZD6z+kqI5oYIh4/L3v7ukB/Gb
LtuY+riUoiKQYKh/vAUThG06yr/V4OJMamtUJqX0ZC4OTsPxlnxA409ehX2QICT+7veZRUsXIW2p
FV1A2XL3MmHFMTuwVJ8Y6p01Tzeoujiwl8yAviYl26m1cVOSPYgHQYemAs/WIpM7pLTFVQvcvmAA
6ThE+p6JPSMhS9F4ZH5QofV9wsLhTJlu3tCzM0vHqk7JHVEBN23487+aQH2DIBCqQmW/h5LYkW1L
QKdHoJFGZPmMsiEY/MDe8/qCe/1e89pdcUoC9GIQ7qyB8g9qLYTQKYlSS1GzM2wEitpzpDZpksua
A4JI4Fe5HRegbz5QhOgniDOOFhATr9SxAukhUzJ4ru5haUz2MrC9lPIvCR2VKZ84iYcZN+V2jeJZ
28Eq0qc0pPkJC9R4lckQpNclyCm4NoMkx6XOneK9bxa1XodVZtxoCThAoF9G7XL7isg3obhF5xMl
NL38MsyyUf8n2tx0a1EjJEqx65bWozmAXS+ZKwoe7uTr0dEzsSc3uG4QWR3woLWydCDGs5ATATu5
3nnhM9OeHExYJ8xJeG+9sUpUwaiDESnnJV21bZ8/a5P8lWQe1jp/848Jb1YSPsoT0FwD/wb4pjzr
VWh6P/nK9J1LGsgC7Ue4ZLIjRT1WVCPXXhYLsX0DoB/nwA+wPAqPlkg5ewmcnWXlYgDA4im0zDaj
4K7YppNJne4Nj/CQsiyx5vTUl1PucV4xRiygBNv8s6C3NIpNn9MMCgnNChjYIBIQ6Ujb1R1tJcaV
faRy53JmpvfLRbIqAK4TuDki2qNwIHZZYqZfcXG3kr9zMs8LG31CGC9iM7UzVk7jHnFqUPaPMM5M
Jn0bGTpOwW0XZR2XrdWktAeBgrN2102pNvxumkkYKvXMBXu0+uJJwmX+BDwHUmomkJOuZZ0cVrx2
iDMcKh80qYACnz20MjwfqPKDIX7u/Rm9mjOo8QC0UCFc53lzoHFI9VpW0E3q1TxAnCorWxS2SQxb
YMVO5IT5Zc5W0orMFqDCPR/EkgGOodXgDaAac18ArRQXennDhDPiM3/UjMkXEC+ualwXIO0etNuq
dZhoCua+zR9cqHGYvdSVR+kJrcJ1JP3mADUuH+ji5BeCR2UXKFNh3xqyInWWfaQQQuoWQ2S+4JCK
yWQorOkxnmia0hCL7Ms5OYOtyVyiYK7kTJBCr2c8OJTR+bTGqc0UK/PmnNtg8NxFqbUEJWL10RV5
JrMNI12k/NNN+EKCJs3ynoXy04zhdabLOsrlQiKtaonxxGhv/34HMjtwsXGW3VPC8QD6wHiTymwo
FPcbX9PM66/Y+WYeQl4UiC1J1K3GMzOM/NfB5pqaKKE59z37vr7ufOusOt1FRTU80cOnTqGkHPc5
zrgAYhS5kpBQEaFtxG8B814SpdS6dmqkfD5dJ66robvVbW8g+BN8k0HhhG1MkCMFhrwsLQyob0VK
VMSBqqFdhUMet7m5Kl/d3uqUGr3l7jJJ2a1iqdDnZorW1mdSg8CWoCkSdCJ3CzrtRfQkj5aBEv3G
WEaENL1DyJjNVIRAw9D02TKKr8XOccFjSooidbDBC2XSd0ZtHa6Wgw2DiSwFTYNczjeMfqoykHWL
5X0NAKiBaJxt8/hlwz/hEBPgIXS3iV1d7B0lk9Bj+mavHIa5m62er4UohSVjak3vbteTQkXpCfVY
FDtrXKngaCR0nQh8x5y/crfC+YZIGlF7ln3vfeX9VSq9mMAZ29/Pi13ZaJ9jd+MUzDn9oW+EkUUH
rBKF7pMzr3TNG1Y5ddAUM/Ktu+CoqNchy5MlVnMgcAp2Y4u59I5YU960fKkLmqYGZFZ17a8VDlYf
5BVGMXwGN9zs8Z8TldN/tuTXcUQBSBegJ3x2YSUdw5JI9DAEfeQnpKxLj3pW1tQIxnViJSXwGbhQ
UEJU8z9R1qJiU9bHvnQkl3dlJG1tfTp4NdCfyZWRHZwAfJK+LhTN75SAz+6YI1NlnS80reGcQR0I
mZJUrqC5PMXVfZo8EbJd+kvncrV04e2nlrJtnX9BWAkSTcg1mLHFuAumkLmvxmVYOPhX5PWR4b+n
kxKWFBvcV99qV/8dbsOlrup/SnNWaeVkA3VCXT3j3KJsFCpjBBSfbiGCmlxRsm6oYJZWXXDAsKjH
7CarD6aIRHxu0zim79X9QYBjRrK6gqiwXxoq7vZzIYH06xAQx3Qen5WeQ+6qZqieqp6aQjG5HAB3
yuPL/mLRoDHcnXBBGyJ40fk+uYHDe2KV503jrph/+O08T43UorbAcmRWlyP7+MFkKMrwOxE7bZ9L
WoigWJa6KeR9uur/C1jxdTDKq7dweOgXyG1NY1Rs10v0IYGqy980r304gGrCreimcoH4A9adSItn
4nLonF5grX0YL2+x7MPtJLJnj3YKmj2IlusEPRZXX2I38xMKSDpxTWwoOS9HLhytamQxCWhQQLZZ
SpxSRCM6R3xSwLOMS9rYr+eexPgrETl1laBd3Y1Rlm8NJ0T4y0DxvzfBD39zhrR8wqRjRWqUXRLu
FCF7TKljNTvG+gPJoSZKeviiS+5wsEfLNoKTaqwQVbZzzGIXOad9S0rU49+kqrYhkdiYWN6CKwrX
x7vPk7ewRqkN8Zn2E3nmKXOEDTXlA0SB/hXaMb56Q/4TNJZcXLVS9F/V4A12nxfFfQAv56HMVkBd
n8U/r/G7BPu7c2PYhF+2HTjh/KPEvh5kPJ5LzUi17yXTEVX8sYaz0z20BcSWFmjo/GuxsI6jRI0F
8QzQAw2uu7gVpEv+dbgfCPtQJH9u4kQaoWcfXiGDLQkuQdHRAiyFCIe+7jySIiBPBy1AX7A2JfP3
i1WkvWAJzpJXyQlpVem+7X4UGxZ3fbC1kEne5r/KG1hTMzHojppmsZeCQf6rrCzB/XY6gEC4wsD9
7ZCIUtecwQo1uUaqLSHK6YGV9AHhBHx8ERsNFVLWq91MpOHB7A+FL2r8ikYadkE8kydbyL3PFCa9
ih2Ex5aZod+X/zJRy+1ewqeSRRgFzMXAIlke5l3uob5xWRTr758ny75AEKFytPzoOv7wEbTMyN7s
opiXvvBmbicLT4qqT43Pkt1uL662tuSVKfP3yqP1YxryaStL6sKteazXosBbQ4LembxsclkMYNEE
4/AYnA0jXWg/xCElmR/qKmixtRQq9oz5bq3oG3NTwZNMW3QAhttipOPwsO0rNS/5tb4l/NKMgPKV
QCvo42Pdu+4UHqoC20WfhrSijZ+ofxOa/gtuw8qvhIMrSBIBK3An4SCs2tfVLdGd79soKW74ROzZ
OrDPce4yZ9L+vUcqvCcQgUCuzIlQDPNHfihlZioSfvLyPajL5awgKK2hqCxiO8f8da9WrzUxSmoz
EU125Rj8I8+s4LO1lazbZe7+ryLU8sE67M9vs5+UO16F5dyAIpHgAF1XMxxa0vyMfKmHsA8j/Byq
H56WnZjA9k9gLqf5fOTBPf1de/L+Xl2ckf3AyGkRBe9Br2ZSeuCYQRVNRnO9nU7DFLqr8HQz6oCy
f3JcLKs9nGXSvwrcPQL6CU/IpI8Y/t5Pt4CLf59jCMETRtPdTOBEhjTDvoLjSHEsBPrVZSKH6BXQ
hv9xylEbNLdGldyT99mYXp0RPUZRhcL4pWuc6steeUbfT1P+U4y9OXj62aTC77Fprogj+SLXCqqU
BKb+k1yI41Y7JCRpCUwMJ6bYxbHLHjquQS4hB4++HURybpVl48q4rZWkyuhrxBmRYoBaVa1r3Tvv
T2EQxcBdAFWHU5Gp+6FQQQ/WwCT39qIWUyYHqbCBL61hYkHrr/wyv7TQjLgQ0lrII2+0TIlh13od
u7Df7RL5CuWX2HuEtLyiu+Vdszha6kmM0C86JWUOPFQjf123V+Uz0cVzjEWDtBZm1CB3uBSOhqVl
oGmAu5/TilAz+yCAGKmtxsmxtPPC0RQGWGgRfxy+gZJfgSIfy0tt+bR4OMNC3wqzcAEFGAEvmZnw
DUKVz/D3lyQFBeSCVliBrwTSNbhP8ZJ4FZyoaK4SLC1Dh2sjiEhLEqYeVx3F/Lc8x9wHZRo22tb8
2qySIgU+aZkoWchi+TUuIzGnZXX2HgrKXQyPIckBzkMS5f9DUD4dfX1IOltQlURZjPj5mInIVytW
jmhplmqiLmwrMrpxkDOidE+6KvFgwujGkaDradTOEg7LzDaMwX1we+k0KBl+7AxeSrXGasZIUeNd
BtwtHOMsc/FW+OFFktCeyp6BO3jSCBkHhuwSyR0Hcwyl3EEzjStgnsazNqu97C9qgvGN35Q/orVw
bTuCRE67erJt9srQBpYumeHKFAV8ZOgmRXefXchiD6hXG08kkcbiKaL7Tlya/Fzi+WyJ2i3rlC8h
TuxacJttwVkEbPzFi3OZ3cYzX/zw6DRFcvClzPBAau0ypgb/ODsCZ5pPntQYPF2q0Kcu3mnRKFdh
iqSl+ZyYk26Jytv2EpnbfR6zZ/iAXxlsdqPweZMT7uhSQGakJppl+haFdOlbxheJAoHihUxcVr4W
RPOjr8SLHGfptOOm/fJf5MjV64H+TnfLaEMo8pYULya83f3Ip/VN78ZCiJmxyGclXoUkIBUOPsFv
eKh6vJ73u/EOAWXPC39sEbGkPlVqQtWjq65usM/3frveYun21ZXb7mRQucowl9dxnTmCu24+UWxW
eQiYosbY0PxHGKGlSrqFG7zKBjKitajKVqte3VNQNysSdb6AUud6Qt19VKPj9AXT6Kwnz9RR58lu
9p5CIcosVKIh5kIPaBnAu8abRRzhY9VSL5ktH/rMD3gkSuMK3eA03fqo0Vtj6TWjnagiZNr/ja28
HLwhMfLsgpumdGp/tV6j51/7NTtXIxJ0A7WhvzqA6sASNlcy83eQ/UsiYKUlEOHRtXSJnWZsH2/g
O+uq2JL0Q1gyo89frbDTFiJVHAr6HqPiPPd+nW97LFYridyRvNBOQjx1pwwk2DP+jxzKJd3/1Htd
Kb0XgIlVcCe5qBA2Y0FrffBC2j1coJ7sjbTniqxhiKZOy1NtXNl/CD3DoZ8MlAfS3VzcVoyCoolm
QU/YfbcijKX2R17Vk6pcWR5ddYZttDBX+bRGr9+O/R38qRprCcCTNzHoSh1kxdvZW9eXaOmqnqxf
sqiWF0/k+IF3MilXGjkBRcdIqXr0lAhcpMlBFzFmF0H77AUxiL2HJB7GNg71ntDhVPdO5fDZK21n
BKLm7cI7E7q6nAF8cbPrq48cqI/Gr6B1eJKo4qlB2gLWkUVxOlT3+Xn2I8Tmms9R1dNjB//2JDZd
4yTMl9Cfqut8D0Uzj3uxhO02TPYzLRDNO0NigyazFKLeFuZMqWB36HEn4Ji19wBofibLKrwjVpBt
8cs8uJl6dkGjM14CQQCJGxVzhdoKbDficl2hvZ+E2LaCwaT6NrUscXIcltoFhWfLLQeXLQkIeEsr
N7GMTDrdvEspePvMcwgSTHzme/e0iIAF0wj+c/5MR8UNgmTxuUoNaiKeJb+jI4RrGfyD/rSOTM+n
tDsplqOEoq2MLfGncDjZtN+MX6j2X1qp8Zu0RkLNPfPj7OIx+AvPKXs8yiW9qpT+vLmz1Ol+C85k
VmMSpiaDNCX7HWPtzjs0x4EJ/tcNVQHCFFum7zes1IgHISSB7fc23G1hr1trHrvwo+sm8YoXH1VI
8GwYuHj8tFmsdOwdKZ5X1StJNeIrB/PcbO3YYs1dUzk80PdBe1jnaOoKGvxxG4lEzcNNIANtW4+z
0TGo4jNIFjdx6LLLFn5uTJXaruQYvqKvWnZLyqe0ihoJVvM4bdVvw6mgcuhc+Jh0rRT2WedI8nTp
woKSiL6IEooT/afrqu58rTpLHDIm1C4KX0+4wtMrX9oURna1VSnOVnnn3fbaYbCrAKn5uJpw1Mbi
rLoF6srWrH9xlesmyHLVn9ot4kLOSD4in8VauXzxHb+kTowvfcHJs+m81dR7YsAdfQoXeUbpZ4FS
mEcS0eg+mO82qXnUZJ/5e+Po+85vAFN9osILCeWzbJs/r8AzrtVHpxbn8rYYp61aL00ME4geLxF5
FG8LfaxsmtdgMmFmmQFM5vyaU/BWUQIbeC6Us2DQMA+gCHONh2saTjLyTrpJ6CDdE7rnd0zMmB6l
Fc8D7Jal0boI86CyFDZE42UMjaBRd2Yj0nkm+cV1Xh3NT4AgWOVnskqqOXSCZBIaVgr1+cyRo5gt
ZRjU+cZi4K9Qg1ZYhclRIL3pCXJ2ZQY6BP2TcU61+FkMNBiVkrQ//dRc49Ox1NZppBTbOFd0ATFR
N8M5u4lY1tXmR+HmbauM+etvqVVtovSqT5yjfmgfpIXpM55GT+D/J0USpkfHnwt/+JYRO8tRaBbW
HKsfdua20HnixQAOeombXFGTifLLymkgdKehbrWWBaupvKstBVQ3SE1QAAY6Wr1iGeJUE8Xv2n9D
pZw/2qw5kBUxVezmdKlqG3ITzTidDDE6AVWWlvgdbwKqd49E08J+z0M+gkvQWdGbm4IUSc6YU/vI
Fe+SAL3tDwHHmSgUekpAm0CCpA//DCY4TmwSi1Odw8kFC7kWnAacbyBk2dkC24ldaLExGr144tk8
E2k80KY7UGJ2SE6Q5dhiqqX5f9TPEp5H7ISI036162cvoscIDdVj3YEv2E+QQY3YvcLWpQmJdA9+
uYuoCK91sKj/Iie23VTAnAqrBWVAysEXEEtIecSjLCSdhDWb4WX6ctm9JwGWfC+R9Lf6Y3MfKHPn
Kidsh/o3k8sOKoKpoc6ChvIQlBKeuziwcn1+ZTnwa2Y76n9y3/0az1NirX6K1rnUVyvXhpzLOYFw
4HfkwWVr+CB5zSmnYu6gAYWrM6jJ0rpNqo7tQm1rRbJs2eHOJQe8pqIv9dHyWOcDneCN1fp8DTXj
LRbDJ+Qhzldzfdkng4ib67OVibifJjk5brVxyzxgrKzCB+SrkT9JuBYjVUmYSxNTkrweecD93lRx
dK8IQaXFP//ooTXCGy0RlbBaYVavQ/GgjbZ3mzWoWss9CvReVO0j3j2kqAQpK5ZmN3Hbvp91Im6D
TVkzSISSDSrBun5JopM+ybQx5H+EC4SdGe464M7ewHQm0+FD+lZsXxd7KHzByoCY5k+DNUotNoOD
grYZW1nTsyXbgWkR6SzjuohRaZwEgFT9Z/tI7CChpEe7d3akvVKHglwEYtu6sIDpxLux/M9EudtI
oDqAZzI9wg+cv/SeRfQaDwy5uBaz/tUjaedr6pH50LYbhIeJ+456eJ81Oh0mP8idqUay17jk+Jd6
ih3uT0n2cscuZ58NCFa9WwME+L1aqTsJ0uXU2LocGyytLfGvMItZyXDYCm32y5UULjky/BhG0Pkr
eS3dDqshMMr97C5U2FS8yu5Ox2Dhpr1Aj0kJj/u4V8LxCRKAqItq82UGeT3+2xq0aavC7/JlL2IB
miGcaVq1zYvTXHoLp9gW2w046ZOGEn8/1Z9a57+Mlu7zmQHdvFnHKJE9Eq9lvoEMAkLos9HgBxIS
xYXuQCvvx+ECc0w0WCiL6mQGZ5OyCmYzBittoNvn3m2XqTsJIINcwi4D/4Z3iJnxiyBi5HFVz2kV
wIeY+kNsL41XDIyQjVu3is0M4QRE8htC4SzZwc7zSbHGN/JlQ94tG7fq/XgbLYKfCXOZ89IVwcec
wiHMHMTJR5nrX+qOjaiO9+qzEJZP9KXLO8ucdvashVujjLdZtYZMCMCdNSpbR5mNcFm2LunhgT4f
51pGKsk7Huq2BSkowyK4dqYZJKgslo52ThExAR7SWaXpxSkXurzoQRJ6pq4t/+UybBYSad+yIfP4
3poNg63SU4s/s0/q+ercbv9IkmQ8NCGjUohhyXInePle8oJtjKkBMoNSYwUcuWOfEbMcwNVl2EEH
IeN1xrzX5ZctY4J63rnoFnp5tM+m1Gxa7AMpCV528IFMylA8EUvlSVB2F2Ngc9C+I/LZEwO4B9d/
p4rzIOu134j8mOM05mHheQP5cN+VSjMQ9kizRSOaJh8W3fJ/waOxs7ez3+MuZEEYmAMClsG4DSpR
1vhHjx73XkITHLFhAWNxdD+Bigkh+MfdekjM9OyjQWCByTXJAisGmIf+IAjTZn3jIv/vObib1bnR
NKNysVI08B3cGx5Wcue8J4jH9mUF+BNVUq1qzO8jsf6WBV5FW6A1r/5kYgYZTAf+hyKXMGjJ7J7x
0wB6rYEXV9a0u2s6SgsXhF/zmwIZdjfVkVZi2Du2zYhg3a4Ez3iz5aneHPJkBI8NORE3capW2VGk
DBg5iQzhk2hIGcyk1w5M9X8W9/o4DMv0rmz39Feig6KS41+azDEV+SBrgG/l2H/wKXa9gPsefFC6
EjGAx36G/OqcuKwQk+6P9tqVgTZgKOqV22N4TYdaOnOIKffKQZueX5X4vBTNVa4n0J/VElVgXevU
sprGtr9xlEr/roXPQv6R/wxAP2B3D3TD9lxAjVrPsWee0eeIIpghmkcp+ome+C6ZMUQ1D1rPorKf
/pMIGRGXI8uQtWMsaCzpJGiQk3wG0O5WT119Yc4cmaj3LARCW1hU8dTfv9p7IoLeNZldMJnCpzo8
qNOCh6FhUAmLEcss8jMQIYpcZ+NZWGsS68I8UnuQq4a/5/klVov5Gb9ZrN7G4v/GwsbFuRbMBB5R
vEtVuc+mBIZNa78K5vBoTNMnP6Q63pIe6SdtkIUBwthDJ4JQOH6KhoYaqi1DddDn+xY0hVTHdSSS
wE1Xs+7j7mJNLmeG7m+C7TZ01S01Jy4zuSJ8cvqaL5HD6+hvv75uoviUAmoETHgKwdMRSJIYrLqz
6Urqs7p+MH5dv9qMlHoWHYGwvZBZ18HGvx2qID4rsEscPzqIw1xag0QydNYqxtkBGBbGLm5wDH1w
uFVjN2ZixmDbaB72sjoh8ebpuq4XZoAhm+oxL9zV7LYpnKv/62MiZkIG9XRcYM3NyEGzs5atUQx5
B1gFYaoHE8QcLOLmzvDKMv/6OgUcURrwgazbSDypq46qWJrlbhazQo0arxPRDYJhivFra6hoQPno
UdyuO72H0W9oykDnl/BfuY0yYo+W0Utc2GiKEGkNVpjTc1WbKuGjliDOip7Yds2/4GoC1eSE9Dtg
7yCtneamk6yMuTX7ztEnthMV0rrnLvgpDHnSgiIfDyWvXgcSZ8+MnAt4UjS1LOV7gUGl0hyfYZt7
SPgvsNzXdPtZqoLd2t44cxIIVT/IIU+x6B7mn/ys9TJ7eKjWCmVCWgZWU9811qSYwzOSat9pXulL
1okXFN3CCCpaY9j8z+0vOdFQhSNgOUwJpu9gQRebT6XAFs+2pz+6WpPvywLU0fLPKdg+MJmwFdS2
mYvcs/kPLDsxlc6/BJopNXDVg77+oFHO00y709GnHOFCgj4Q3YZh8PSBB658Tu9/4s2t0Zj51yGN
zElPtFDWhDcrsffasM4gosCIvTPM7UZOdkKGFrd3kKpIUnwiyv38a7h9w5RPseNaraayoNw01Ye/
z1Wnt3BzKaJojYYpB3e06UU/Hp5P+4ddxEKfwAqfnBUoApDFWiG5LxhTtBQjeOlfoJ1yc55jGZAu
OFy7i/po2NWnYQMXhqPKmflRTBLxbafM24xCfeFvopxTk9oSdhX1LjzZ+0DzIfcmJvWW8czsZH0h
9EqoykT4ZxDuWCdLvkObRP8ScySyHiIm2YGAtNoRwpsLTH++XX9kFwrTfk1//6bPIvf8epp1jKBb
rnZtxN+BvBlbrfwIpvcAWVB690amMBCKvR22FSo5AEiS/3bgVv9ACi/xVUm9JCuukprXpH4VimOS
RVMidFRjcGUGaZb1yXiPqroMg61EH68b9zVo2TcbOu2tROMNEcYkZPncRLFe4xj+QCeY0TofU8x9
a3zx/mt4JJTyQfG69asWLzWXI3QuN7X+dXC0MB/YYZdj8zfd+Fx7yQ4sT1e31IzbIrxV7EO8+zqw
G2bFj+p2yOoGuuxo+Aa/+HbwChGENFL6YiWpcU2egAQT9KeO+W94J7lbcX9yPgxkvNMR5nMSAgyb
L2HX8gOPJI3u80Kv0rmdfA8+sBB/A5rvPuZG2NbVgbrGHqoGUGfhnqnBOPnGVliYGt+sK5T4uJqg
YV1oUbnS0gc/RKNOct9QPJ19wA3gCGB0CTO8EwCDQ0KtYJ1+jjIK+t1KeqWRvSDsWBlzRvpM5evA
8O+2CtOo4Z4kO+KRDxiMuvGoyRTHOMeN2ttjkcIeflXS2P9JB+UmgVb+u/uwcHkmQX2GLwPIl/n9
4AQlY2rhT7CWXxUesdIVdlq8v84fkEgtL13lXENjxxEUxsIt+j3OGplTSVJYOpInTV61VvMZJs9I
1tRpvKHhH1wOw+viam9fMWf97glfz9kuxwxU+wvrZqAy1UYoDXs5z4zOJ7GPMp6y697m4COPZEEN
V0oNz5HkwN3A89e5p0dOcl8sTSTBl4VJGtqOokH9rJDr9tgZnRq/jruQwRw8/ApyeGOUwJ+sQ4ox
70V02SZ6or9CK3JFD3IlfGDh47HOZdrWJLq0P496AcDxi4DL2Ld7eVffKFCyFHDqfWyzYqkVimZz
M9koO1gw2A3TxIXjrxku5f6EagSv+COve81GVXhvsRj7iMBQux/jAi/yVSIJCOb18H+0RpMWwO0e
zP6yEUEgT98z9QUutb9cortBJhNoqROQshemFoUACdUDKnucJEXa+eoxFSDJPLXYuISa8Nrtsvoj
LuQNaH+9IWgWnBDd3doagXRdCob60jvmxq7MyzmqGnkn7kPQb0UjKI8dtKoC8GLXfS1OTboDjoQm
pyd9MYYjVwFhHDpqu9jZyfbsVkZ6Nl0TR8264sk2bVx6GnXkAt2UEjRcAvx3TZ+bxMXYf+Nbqme5
l6ER5gpoPCx49U4ic4p7pt0PqRO/zNCuxkaGyzEviPcSo/aBzhW/kJS+R9nBDVgfSkX8GudBwpm5
ZpJ19gzxEK0IQJKTPUi+1sGNEK2Gy9aMUKcOvBqCpgSCUDMaI2v3teObvGb86v9jfA0+cCSNAcz4
7+JuV8HHm1dqAZj4x1JwYosadSJmnPwge5STVLIqaXvCk81a9r5UOYS78E1aDwJk6MW6WKG6wPjU
pGVg2ARkfzwfrjJKbDgHUfopLBQp39rLsjcR1dxEXI7ORAuWwjKGbM/p3E4VJUCqGtFdujO9mLAb
PRhRKxH3RKV2/ne4ehKm9322hRgttuhTdSUl0svZW0sMwlcOGTmqiNBsfQwbeXAvvUaIlz8k5bVF
iIgmfaDYMDQX12I9FSxZ71VNTWrBqHJjlMlEVYu0blB/xU7phf5qOBOZFIkEl8YVw/1GERuGGsky
3aoQ42aEMK9yG76GLb+l0RwB/5QoQeotPUmVjOkYSMULJ59WUeGX6kZFyTGe9HcrR1J2aPzC7zuw
BvjhIBJdL0sX2L3Qmddre2cDXxkZ/5fQsZtNdOtYRxMbhWxS/TpPcuHUtilue/zx9GgQUX0JLi5b
2dsneaQ0V0CGNhUMnlVk9N2YvI7y8+qmlgX7ZurHCLi0osvbsr/495c5aNcOEm0umBBM5Zj1kE2o
A29Hk/0XgytEU1MF6jZQiXyZAC94BslCckDHmZFNEUZtUAcfhdO7a89foLyEl7Wml01haRG+3/MA
5dPF4ntULPe5fgLnNaX5LUfsy/oPEXgtAHYcj6fgQ+81+BEgCQIeiRwh1ElvvenDczpE5b5XzFUk
HlcCbeewUu2v8rH0oV6Z0PVrAfvuIuZtYWDn6kn4In5RVAlzFuY6BMB2V92zw5u4UWaEXl3V+2JK
S69HovCF52Wn4vk06DadExxCjs9rgP778F8CTmc48ODxZoNPnMf+SlBQjM16xFDaxcbC8dWJy5At
1l7FDSl1fWgqO0Gh6uFsjAY6wrAKvLQG+cOFrOBqlR8dUL2csBwfLpwE85i8w4h8M0T0LX5ESlFu
JaxJSzp1KBUT0KqaNUHojAtpMG8ZKHsC6XnRsXqVDIrt5Kxu77iKMv+2jTo8q5+1/qxi0VbuX9bR
NH341TYUiwSALYhj+MjdgceA207nycaWI3hqDYiTfrjWeJHRFUNX6byEBPu1Y896M42gdd+UD09S
WWvovhj3d9GK5oEpYKEeUiL5qDl8y/IomNk9Em/WCGIFc5GGStb49le0e4jbqgEQn47wGAXBZmlr
4TL+z18fxIzXIAyEi4skDQC9TGMdaeiE3AG4wH1yyJIUm3052Kiowm1e1IVw+c/NsK0GXzZILSCH
UW9zXvdfGPZoeLGoi7unkUsiQdT4pBZVgXICzDXE66JIPBzFTNYLPbWYOom+7pcKUTMytRpHQBqp
pXhsfC7HM6oLswvwe8w6NJI/4oTAhLaDoQ1maqVZjEomngixgo6CIgFKoyB/42qiTbG0wpwQ6BMH
6PKW2i8fpmnA5gsy3JkqX/zfK02mVXLNNuMalEtL34aJnAfp2baZYg/xBSjzh7ZjsMoyJ3l8uEjB
pR/x6vd2ns3L7MR9uN4TFGzDLXyeAqiipTOuFtS2DxAzWya7pK9PlEJ8H+QMPS+e8lzmb0j86eAa
GWS5rL1MqzF2OHHuWpMERFavpr3NIfSgq3UdF2OD+5SfLIwuN3xXH/ogckiXvsFati0TWQxKIO/B
jN5RxywLmzge/NPG3tYKOn1kx1x8mRZXUoHzMNkBzvRigvyhCn1A0WxZSgyqVq18IjJ1Ms3ASe3o
xRtn5N2SmJ4kyKEiT2I3Y6jLosnwSjplbC81KV2zxrHBp7dm0xqyzwQqEc/QnV+VQbN2YzvF3OOC
L0sr8/mttTkIkzWuwv/51INOqGM1No0rNTyT2ELCuX8GdUzkHgLWVWPaQWOUdmJdyUj2uQ3QI0I/
tT9zz8y80h5Fxao40P22SlZETqt6PeZvGXVQpyniWN93fxCcf1zEBnfFE2QuG71TbgKvzplTdHB+
RcFYW+PKwvcUPByAkfZlsTFmrAIKtUuKeGrhEkCw7KfHVkYtionbSg7r/PsdWYYnrEfeDrpUAUg2
IrN6NWqXHa4Aml2XysSVYNHASyYhABJ9ffw8Bz66utBxKHEHvy7I4NxwBTH5mjg9u/9tQTmX6Itr
M2QzCiucMVe9HJnxAou2TyO2UeyuhY0bu/D1NoLDV2eSDosuA9V80rFEoNKMhu5Jsr9waX+xer1s
XRThIFMo1Eym/UK28RhBj3H3zmdWZD/WG8BCh1YthU/A1GEghcv0Kr3ArxSoTnfyzwszYMYTmrKR
m11So2cWXCWefFN/a6vlvA34GLf/wCom4yoOxgimNJLrYUs8GtzmHjSivFgCTLuAx1Y1sfCWvaaa
lPnTue8n7Bk7WX1z1AsbkL+QDAAHi0vsiygp5uRBKvJy/b8nzdEeoGwVW27J1zrteMYOWYTKprd+
qH63EV00gGPSz1vMF1UjRkN7ETzwighmAvZmFiILoGkgU/vcJGpAHX4OPGVPDA5IxMdSAMTFQabF
dSh+2cqDOcPKhwgUpgnFtAaHxk/Tkdf9n62hBXApeshu5Rs7LKCzXNfvmh5iWEI6pWm8dSbrmRP0
y5iVsR6VLqV93iCFBMn1R0rnDUyvrrRYRujIU9WFiCweEnkc693ryw1Q7BuYPLSkLiHB5LNBgeyD
19PFmckFN+5hfaCWXULiq9/sx/ihrQjALY3JW63zdZVjFxHwwMszCF6DgSl734sENW8NFJikLSwr
P30DKRTAnawmRar+Rd80jHNK0vH+WVFgKsOJi60XVqBM8ruwFbVVpIS60tXf7UT/oveWdCMRcgh4
8ngmS5oKnFkFpM02V1IVx41+1LTZl+wkM0WKZH32fomhv1nhY6iywzLtqYD+9JEFrMLd8iRwcOTD
rLCuJSA0C5as5Fvho8OrqZL8geskK9Zr2Y/R9aRLUg/EyN05W5MPSP9uNbksrPZrgdAsIP1awE9L
Cadol2IQj67dU3qT3bWNZIOXGYP20V3aSzkb9iNVEGJkJpUyrkVLXQcUgc+KH007AJALxoYXilw8
HTWatlb5aUAM/YzU/nG1uZXMHYFdjM1wW3zgk0WAIdBxq1krLQw1KF4OCbFy0MrRqABY1D9I8yrM
BAgJoOkeSLQDsd+gnb0FXh0CY93kV1hgJw4m0CSrddUalRHARqcaJKUQEKQ+BdXGo1tk60DqRZDI
DXTp25P1leXWNPTgnaZHZp8p/dCp84YSsqcRpXSKlwDq8Cy+Ji1I6wslnVrCVdEmidzfJbW9WFBL
eRWv4mRrl0ecZWUzTJ8heVxeX8ky1n4FEBoEJ915jSDR2fIIYV3r3VBqBLPPDKPPfilooKdbqgCG
0F8h5KgCeyd1aa/T7W5C3OKjKaKxTTVhN0Zn/HlszCFLM1RLMGxOoE1hKG0/JZhQcb44R/Cmi1zX
kAkxCv275eNLvS7xyWCgTGcfjqEnVB5KIk2010aqOsU8Vxd1zjH/Zk6YtWTfJnMbS1BhPlDtT97E
3I61xcHoHdwW7UbMJNj+JrW3TmTkT/tjZIjVB56pgCi9EigZKS/mYWPm0pin/pxTye25JFstrS4M
fwlaqvhWfizudX/B59/eyTuelou0bFYO7cBM80iqxBJ8/oLtzwFG2DPdQTFgh33EEf6XhYWbDOpG
zCgITkTQV6clORVdSG8uqAVTs9RUmH6Z5+U1y6W5kyv2FAJGeGn44+0L7D8Zmqg19er1hnvz2E2Z
23wCX0Cx35uILoDi+LTjQZWIWu4upRot6WlXFUj2efND9hNEv1H4aIQc+Gl7JHvcausCyq7/7N10
rqlL1+41O34Bh0/8QcPkRHTPRQltOZTtKcZEUf/3VIAfmTiiwopbJmGSM3MHcpmMMKL0LY0/1bhL
3ZMRzRqeJEkmMP8=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
JkLodpPEz0ef/iEBORXLj763LWD8Nq+DSnW97kkEHLWBYUnO4HWaI8spF6AEKrzgQDUYydM3lsVa
kGsD8ouIkxuNS1k7PUpuuhhOWIYXd8osECnb0tYNDsDc7oBQSpThmiZ2w7Xmm67nRics2IXv2wq/
79U7DTlsPgWob8l9r4mUUKJaT/X/mbXcNMrdoSarVZLWbJ93pZZQcCEzuA/7v/DLACLM4OZRO6Pl
GCJuV0LE81qEKMJl5ByLKwTrX0hpa2QK7FDKZptSRLV4YuxBBRzn062ByfpLiDbVw+posOAQbrbj
bZwmdKZlZzlhFewTEgxPbW1FalYtxmJWehDLDA==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
WJ6eT0bF1Xw7IQ6B+z9fUkZDWLDmUk4TwwrUs8uD0/KW3RatJkzrCF8tvsaJFzMmLUb+eUX3Nvaa
8nBHOPGVELol3s8xWJeOHm5JzjGBuqO46I59+4Jfvjm52Dn3WQo/SHWAKHL3DAnsO8DT+YX3Off4
LcmnB5yU05cVoFPmzL3dc1bZSuX/YM/owGQRxTc/OPVHtbCCA0KCI9izMp/SRuV2mwpn4fQkIurH
AvRfDrc1pbVbWrIhL9ZzQV9WaHDzyWG6dkrzKwM+Tu8Wkv0vU3B8PWgyKCCsWrT8t8/grbIxTyCG
ouckf7suJqFPHnl6LUKNDttLSidMXR3Uvq90bA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 167984)
`pragma protect data_block
zk+bkoeziv3ZrFMfyp+sRaVsDHXFKSQtMkmgP7Ujya6z8YyKoRTAB4oaxTokIjaPF3vrDFJR7kpY
FUQkDlM8dXI2kfrKwOJaUm08Mqk88Ruv8H3ab6l+rkJYS4glcygJOza/3W0iAyDPNQBEhxZd9iHC
zszHAZ9jlXrkkTizGRE2ZBGJjIdSIeo7YQ1imXW86jRiHc15XRgWEAnLP6lf5JDEjfuvP+oElk61
GkWbGFBJz1LZQDukaJuhzGEbCC9gPbaRYs/3GesWKtAk4vjHQ3N59ayAhxSPXh+ZuZ/QnaURiQxB
QoDabNHwZZ1b6JMMHh24qUiTa50uUl1thMiQDWXnfr1k1O/gE92P9+J5piELW51ghKo8p7bUQqsS
PYR7RwfqVvh8U7kL6P6hOp3+pH5N/bijuI3lcza6ns8+yMpvHcdNkIstjSD1q7p20NaEurLtWpHm
M/rJZcxE19kR+YRkk8cR00Fw5yfztcJtDKBy4uJpyoqwmpwz+aF6FafTLlmXfLMgeYjXaCDG/xbu
yqRHuTPkloBRV/qHLgNoYgOShSSJVNbH4m344/qeoZN8EjLcZVVNnAaB8sZcAtJGpCgYFUnhS9Oo
c0q7IdyUEiifxa83GJAALhKmxTERCC/34zm2VOwJtKjBRk/KwsO9UU0EusZjG7NmxeUvWf+T3T43
Y5OR3f5eP/fmipiVZPSJ0jSxGDUr3kgwxtd5InLyWvUMfxwWtp52/ZvYUhNSONO+iYnyOBqdGMUx
gx5LV76u2hXVWmm8qpxEGQXfkSrpCocZDacWiaMlGK8KmUAX18gR/opCU7oCdLS5aVxaiBInPNGp
Q1/GhX8ClycptLQSdXwKAdXkPCfjQYfmAQ4J3WPgenUyk/1tWm6TYBP1swOWsnytLpEg6piqEz61
zdxNhCcQ5XSf7IKNsacWe1d/dw46Q7DqEo+j2tcmgH/A04tZtaETiQKdM71U6LrJ78vh0fy6w4e8
Ff59TQPtaLQUBYmZYxNGBqWSDECFzboHiM4vZvmE1OkjOv6UzIeR6anJu5WO1079DikCoY7NyjYH
zBim9tNg0e+8gjAV02ty73lvqSWz/ObasVnQbNrkVBdP1djMZ3D7Bq71ae/ujGUaFUWAGy+3u+Ck
Q0jnAGdkfvvn07MQ8rWENvawAb6yi4jLPym61SyGHYu4yrqYk90TSSTS0JcIptD0x2/bQqNA7BU6
fzTrB+jZvzJKl8+Lvpp0p5l19oedF1nCIked/dnqrICR+fPFYLx047siMGWDceZe3WYNmNhRgfYr
F9HVl7XfYbMNMf8RiQHGOHfr8N2z9yCuo0U/EHh1RVRNCfwzGjHym7pwqOLNOwKHEjhce5NOScFg
ACdXjcGZdl5kqjSbhrWcZnPQhbTf/IhB5o8aDoT+eLLXUFLzhRkzR0Z50leRhh+U0UTD5HddFyPd
+vDZGXFExEjnjU6Gclo+4AVRygZiVSlrt6aYy4h1UC3V2mhPJv2iF9gQBqAuYEXJRm1Kr1vU46DW
EPgjNyop4t86BoITSew/T7SS783NXOO05iLiiT5NK+5mdvhXdgdjZXLXv0YEV0G70RM9mOpQzQU+
sZ5vHCtf/zHHPrE64kzTf6eDYd135NzGYinsVlNHaboGPsCmJ4fP7Ncw0LM898dZ5/ibyKdBTuB8
vdcIHZC6Oc/sRJPXKeW+3zyzgccXTLqfAdayzjsEstob3HOg6TDuYjLNUGHpeqf165HzH6y7nDkU
T8EnEUkfVrqShM/vcfe/eMVAlxGfShKJ5qTKUK+rBBGiC1SvsAq1SGUsVMMZCiAvHbE3K9hF5fnt
3dWMEY7p/HFcNh6SYyrryD0qgYnOLOdM8lnekqdX5b3XrKEXBlWujUVpPDiDjt+x75wsR0ha8R/w
ssmnCS4uenQ/gl0aPIbOr47pg/5XLdMdbnVf2OUyKbHovpHWEj0YdntJAU50aJ0W1YGgMzOo7exi
SPj6bg3B/y0GwihU52PDMXDntPZd4wgmqyQLB8aQft8HujTFjU05Xzdq0u5FkDwEnwx3RU+vnm88
bGrK7VdAEmRjuIdxyEs0QrlF/dY6AboAFFB/A1Sba0nDgL1vhp2xVjjntZScSrnuKboSWlB5a0rS
rGoLgkosgBmJ5srB9kK2KiS1yPJm7cDQpIy5vZ9ONxzrDNf0lIkG/Cor8Rlezgm2oXTxTVkJsZc9
rh6lLEVo4aNiWGqZzOnHO26Raa0JUr7eubE2t4mbgULOCzuO/2k2bAjXwWspUzRYo81m4a0ILpBx
l+pEc7wr8k2fA7K/DketlrF4cnuqN2JgimeoESk/lqzQ+9SxZpMmbs4YachGrjlX1YbE4+JbRszd
N3u0eseXocNcx6DP8Use1roPiHnY+rLgxjsQtRknzk9awvombb/tv14Bt4E+fObkMhoMoyiFMLjU
kcL8BCGrz2pMIrv8TaQqVmZ69cXRymwTvEqWJpd/2bH8fnX+kSkfkJL0ujYkCR727awlqh2WeeoU
EaYvpefdv6c5lgp+uAgXckKFNkpkRMKcklTZMqQ9Qk8acRRmtHMv85RuY1UueNcDyPC7NJZT/lTg
8NsBVi7k4aI4V+QuxkqM/1hQ5CUEBveKvuk3/zR5FT6kuZ8nV85yfG0+aRUKN7mYjIbcTYAMljRT
vJlyqxJ3VTiuDfmwUpyBjN6pVKnTCDHncEUp7jBX1uXoaiK83aXRkfddI7pOwc+4xoqxMh/VqJof
bqIOFJdbQr7K1mh38bMSS6JryBXGNFqagSpLYiMLLPJdpWziTV5BS3o5cFsk9n5+1Bra+boL4EVW
9u+yT1oNy2+28ftRZPZGlETOkPt4joUEQvugbUfedQlnXl9uZ9w0knQo3mCt4fKB8ymgKdyDo65j
oA/BrHGKgdCq8KbVrnhgkwLnLN28JeHLbOdFRnssi7hyxGMq4iVwv9QfiRm/5MbUDPL1VkLnFyi2
qJzQWDkGDRP323ZYwpo1tPI7rL9dm+Rmjn8vdqLLxTSb2BBLqfeP5ZEgkW0F6NxRc3kx5x0pIkiZ
6/1LE9ULsjRMY7864WG2WvcdRKAjO/JUm/9Lwd/JKzRYOedSK3ftS7ajOLBIGkOhQAG8if6whnx2
09onQPIqdycmaRx8pw6UbL9c1cfKi02nMZ7W9vK6JbIGZzPcKDla9OYY9S+EFl4p6sUAG4Udu8wS
LvDLjiB4wAcp+30yxgUubssUX2Vvs28NUsEdq74YHUj2H6GUwKuGdADUs+M4nkocvOwxspPTUCye
2uvJ+I0fyaEYoA4XJMrhcDZ77yrRDOF1JcyycTIoc9X69lPi03+EJ7pFnxOOe4MXpc/2CX3Gzfzw
YO0BSR2zmwb0xjpt+tIm8WmN4jHzqjQkzXS5+8CLULiTyyXXooNk7198ghdcr2kHexfaPVWnSbLk
WHkyCgEYtGDPX47Tvr59xRgNM8I9Hhq+fgyk9FfTi1jJaIbb7uij7zj2lGG5+UjXSU9QZLT5XknT
OL/BXYKod+A1fksFxi/ucIZBFBrwCAxvRoIbeNVUwayViCwgrtdvaN4PtARRnalRHaFltj+iHktx
tyYUbl6VohzQpd5ql+m7GgMTRyHM5vLxs6GMVeyn5C16nrJg7NX2i+ux5wwmXb/YqzWMWmPFnrgL
rCibiuJNjAo+rBs232+bJ6Pwt1qdeyPbtTayKgn1MB7Tuo69kfrQHQbJcC3gN3zwbnBuR7jN0BQZ
NvLCs6lxV+19+DbKrXHYLZZcvWIaTE1BRdSnY+L/19cc80qcZaydl5o3hu1u6ODCJsbemtXHaI4T
iRARxVCa1Jo/DFgR19LaTuPapo2y2PIskYboMjEc+9XFD8AjNez5s4d+TmdoDiilO3zSHBCf6cLk
Xm9lCuqy6vJyOaqNJ+SlIhs8EeMmtc0tgy5CbB/rmKaxdVi7hy3GIUrwYwikCsMxwFm8G/pxhEpw
nuO6ojrVCQjmIpzXZRxnH2FLf2+H0mQev6hoP1TN26Icli8QTAKdgIZK9idmj8bpKley5um4zsAy
1O0gHMjpQQUgmgoR7+0foKFChgT5csqTJXqvZHazV/Y8c0Tj1yOBEOtHtclbiE0VF5mOUxGFCfqO
idIRJcgM1eeTQ4A/s/JBhUMCPZ/pfb1nQVj2yFtzA84BnlAuMQOUa1EH0+lN6I+jzFYieMmEqcZX
Z2wr8vLgooMjDW/5nvLcUmErLZM2qIbe7UG/RK8KyRrwANTrXHXaKYG9XyjRwBMlNoG9LCp0W4fT
spZG1YUwCUlXNdgPGlvJMvz1YOKVsnZiz/ZYPR+nI7PGPZ7qPgysAqqR6vOGOlOCjl9bnAEe5P8n
XRedqtAPatGlyGSVm6QpFLsuVvXXQX+kUebcfyBY7imMBfcP1yPF1h6Q2hAezspPRARJxtvN5gvP
Ji05ikp/xoqBe+X9wAUuh7b+10XD0Sw9PkgeCH5hPUK1fFA8RYJeCU1IDip3duDaC7Lo70mlqBOh
zLL0pkfQQ+w+2n/pSqUmbZDI1QM6CatNh4etrqshOZtbfmhSllSidWAwp53ayem5BOI6KoNdZIs/
nmwj5CeBV1RqdKTk6780dL2P4Fes6WWDRTxaemZnWw641AnZymLa2iRQHFJgamGsy/jc2vAcE/in
ANerVRaQGtDnBe9I13OxrFU6rZGQyVf3zcwUpwGFMj8Txu/UAUMGufWZLBb5SNOsfEMJF/KeSwoM
dsd//WS9IadJHOQgURFNC0l9S7IQiRq/wyant6JIrkzUYK/ws0BsHMsyUQUdT5X87k0cW/LEpVAK
Pra5u/XY3+ivFvlAPzarL+KAKUTRZdQLooQ/c9lxje2JkFngeb27Yf8ASjohSt+QmTQgDUaJ43B2
MNz58wtxUT4xmhEetl5OZKBUY5xqH+AIlT3l1L0IgRwq9BZECFqMpYwTXSZ8ooaIu363e5Bslgx/
3SjiWA4IhhWjHQG6TGwIuO5Z9Fn/BOqFjfUM6ZCCONyAHxI10/6P30xAseCgmLnUozwb/tsV0Pe0
XcIlpnbysZ/6me3BLnLTaAJYyph2drJuXVJvIErbdQ2m8+dBHCXgUu9eQZNcZ882seik9AoXOo9B
SOtG7/38sAJaYLNapGWF1ZvIxTjmujoeB2ZEbrFkc9KqfpWSo7WlcWxXs/QqJ87U0SDF+uOYTegv
4fl/DYcku0B16eUTRu5EB4vPjJ+DyFHaJ2YefCRRUPA9zmft8LdJu1OrYKYpRuAIsOV7Z+G0S9Hb
30xyvGKxKigki0N8MjZk6wlarBPnxJXs3WrnsJbbLjWTfLou1J31WIX9dWe0qhuRJxmkW9u0eZbD
Auqmt233Z2kb5aclCa56kvLIEzBEhWLLpHzZ/MA3LJs8c64qTr/Nh4AV1U6yGtCNJSM4UDFW4vgj
t+Dl7Hj0KC41X6cq4AysJ0Lz3i1tCNB0jxfhrZc3gZ9kjRDgm5m/XiTxkL43Nqe/Xaf2CWnF5ExS
jSkaVeLCbdNf32tJbbnN5swJvQXQ+9UzTce5OPlE2DczU+g/fTTxDx4fK1xmnuj2SlPicIXj63hu
+RJSkzeIOtipqwM5Ttp8BCjAG0WlH2TRTBW6mgYQCyNpVyokGJuP/DgMEE+A4ap4Smk+rlTVk7/H
uODSFpMCHMsGNAgHMTodSLBNWRjGXK0fKrJTrfho8ZQkCP7df3kFG4lTYWHFggVCa2xKEZ+9FtGA
S3BaB+z66Mi7oEA93Rl0fGFFmBbmNu7Yb4LpECvu1bSaGD9X7F9W6lnoOKDnvkeDU53q//2E1K+7
5mCLeQpi57IHelMAPStqDAZwnlNxtJVzcO21iy1o69AlP/xzXH4l/Vk86xtXlRzYHzvveFSQXL5e
hrCLGF5kPqvKdJyZwBKOLgHoy1/mmNs2D6zZk2ChsuNXzQSPwzoJFcNKeUKDjPL8rgZ9cf6TMgS/
nDAfUR5wX0s+bnPXMBdz/0T6phVK5UlS0T/6l9f4FhSKTSE2f30euB38fdm23gKvOjKOY99LLDsd
71v4OAUyDOxupdUYc7gfrqSwozg/HAuNW80yMHWABgM2SVmk5AIMej5LvZM1wkuvBXsi2DhWtaee
0p3R+RJND7FTrXXth1/DzX/el9Tq9HqZ3g8IeX+IqWjnCz98n98+SpIzqb8X0qDUh8hzfEqLqOEk
1EVC29cVrMDcvJjjftVJPXx1l1wNK6EKPYYMN5WRUyZ8k4rMYKMK741sUiNmnI+1JGa9CXZKLR/1
63NwfbH3RgnCvpNOp/9j0ktvygrX4ELOMDGrKZFMgyBQjB43RE0B5pmboPZvJpM+/lPvfqzQhjFV
spRhdgq5UlWmQOrcNBMjfirlkTgJei69wWzfzfKYOn6VQXaXe6Ldn+nCSreB9Waj3DVpOfX8NxCk
/OcAOn2eCvSyyhy3GeJCQ82zHJJb4xIeIGSY+iCcF9fxqaIZAYMkkrWA3mze3HAEqEb0rN0ZFuy3
jnyEoZs/aBOgdDZk8Fi2oxkLrb1wZFFU4sYohT8F2sqwr4myZ4M6764uUue8QVGFiSnxe9a9FDJl
DGVelhjc614xK7y82Fko9a6ws6gqI6RXkDnQkNr3ChekioxqRHqY0YG+7p3CYsPhCn2fpadU3Hbm
BjQnVXA6aYTKoUvXqHzrg/KyjYwfY6QK1L/rc9DIyNXM7geqCLkVGGlxpKJhCTj6USLclLpzzdtT
1BB8QkoqbSBrf9qFYhmuGGlmwNm9Hc7Aq5vGY4I+6I84WjTfVfWXoWIcX8ddiADWfHqNo4g3YAsl
Dj99goyDRMQArQP2tMHOS53z4LxhL7zZKQyzzhwlDu2WRpSBBtBZZNipsKrQZ8fJRSb0ptQsF4uH
SY8p0vzngFETQRYSRpatejyZAChfkC5gaCfwkr3NW1aS4kzC6Dg61Ly/TRDZtNPmL5Okn01OLO+O
YnQ2YTPmhsLHtGGhyM2eBzJZuZJXm+roRv8/r98wDM7tPdHawqOg5cFF4vB87iQCuc7uQkKIgV7b
/fvQ41zRtZmsqa4dEEdenYVneCQrNEY+J0Xuok/0pcDeW1AnBviFPeMe5/Jlfo4+LUavd6yXs1fz
n7T6m4SSWw61dX9KWlabD3wnSqYM5CF0vsCvWvr9t8ewj1tSkwLvyCXm4+ZRa3+p1Y8DhLE9Rsgy
HFnmGXZjHv3ySwDZDQWSbGE5/xLhEyo6QajkN8Hl9OYvD0s68odCuftnmkbSdUa8KJTIXMS4dPs/
axlq7E4oAn+uU8+GIUposlirdo3tkQNy16HBVj0Y9Mat8bmagQaUlA/BYESwiue4jehyBOLG4hRK
fF2Z9fbB9pizrQwcCqDKEe5tHJhnaPlhv9SDvTW3uRnR9t0XvmPgBUhz3Ciiy5sHRSUamZHWCJ5r
w+OwfVQ6LGFeu9girGQUxvYPYS+vQDGLbqwBGSgbupPK8EchYn86Wyz7Av/uZBTT+vhZX2jxe4/p
THMa97g+tu8vH+nObnnLcZIlym0g0fMZoYyjEQFU4Q6PSH5ElBrELIf+K3VQkSdWq5YlqIldo4o1
lAscryKLiIs3NZ7nSkkIU6Ax22YM2KODaKY1/E/ilD/4ItMzLn8SjVCLiIK7cjWOnLw77G4+GJZI
3JUg7wWNlrlxjI+K8Y8Jqqxc+5uGASAweEKTzfah99Mi94xVNkNNC8EET26D2MzMfjLUOLaz6nHO
AzF7VRLY4jZqTv+8vWOGFNdF7vAOT3cZaYmMxFUwSoKz5jIkjFtYY0hgZGxEdpIneJAwwOj9d9GQ
w1L7/eCVmjlx7h5CJFhGG2xw8J+H6JP3peYgpgi3Qqr6bnRPk1K223231H5pAJYK1ZSxZhV8hP0N
NlNYhORaSpu7mPG7pOEyLV9ngB4eUnMEwJnVNgV1RcBaXjisR106tMUQiueiz4oCbhFGPri3FlNw
ZM8eXZWf/vbhnhQMSsxjdI+fc+YOTutSDJM8mBfEllg8ciIUWNhwpdCDFDaloKIAU5w9hm9/o0YW
xu3VgUERiw0AuYT0KlawNFKHtysgV3x0vdnTKD4JIsroeXBNc9xj1Hx39vvCqTxGN2AKqzkPo9QY
as0W49nOkWjj00DdfUm7x73a2tkBIsfiMoXF6V/BTKFle5PHRjqgUrRi0FigoDpPay/vDTZriOAy
FIqVCGKoLPcmTLKuUQpCwBE3Q42nVTXw4nfGZEBWbi7SNQj+reLPkTQyutz5Qi6EKrOlyk7hRWSQ
po3dpGXMs1FeT07fUNGSkT5KBhJ8zaiLImQcr8eoxEnhn3UiPezdGPujOaoPgDeOhfuWi/1d4pTq
RbDhEr8qq1AzSZt5L0NM9uM5C6ViOf8Ospyb/Py3NNgfEqZOWiuBr0+5SAjpUdNhP+LynzY3rSvn
zDmZw4mP+rGXeEDannS/E4pjxcSemMl+4mOLx4fSknIQQ0vla+f4OogdGAEN07q3aLH/IgMgmPN+
6WZWh7UaCTKsZAoJsCCOiwFt+CFmsmvd+YUOlKl2L2ouCaQRzS6UWSEX5g9rJnAk9HER8ixeC6ix
25RDGDR2nBoa/wD4ZmooVd34ZAwtalQkERSPJ9CKlq8Dl/yCTSStCsBQBG3KspPOao5zxo1ZyeLc
b1aCqnC49+K6MZaNICSRqvnjFA32NoGbAYg02JXnoiRYH1K2dIKRsdXdpYS8QBaVMt156hxo5x/C
tmUR4EHeqEE07yAxNseDTEuuKn3ZyR8F8vsaHwkKeCmUx9/Hh7uVb71FMFCGw4QKGZ0Nimiw8+54
lSvcdiex+BzSoI3iWvvaWlT7vASlJLPPutRagSHbOo022am7AZVM7y34WrhbFUekjL2GNldt6ry3
baV18dWF4zSOKcyrXTmqoj3AtV7VGspvdQKH0dcm0utK5JPfI/Tm/gIkU04JUGFqctiXOORYs66C
V8VoSjVdmKxHywNzh3YxrlSi6+/eBtS+ZqvrmUxNH5QRZNtnvOxp113VXLza9eQSnkfLImfOvr4u
NfrAdYNbOxlleBSDNxcBZDWzEeIQs24fY2x07PiEBDO0zOxvrVmf7jCBvlR3LfcZ0Mre5qpGqKtO
Qkb7MuS4BLGYYdAaBxGTdGVyhjitANCzdgB7HdcfCHcbnIjYAGLmzw5oxK20+h3auCclJV+G/2Yk
LFptEFk4Cpa/mhz+J4MN7sKM0eAbJBpGZtHEX25v1Tcy27u3nCEokSzu+b6YBLrFI5WQHnirByip
y/p+a95KoU5PwAF9TysgB+SNAa2rTbAmeReiMF+Jm9a5etn9MkFqp3rK/iTqTm51LpCj7pE5eZ7b
CshNI/gic8/hC7qkKdyc6925L8YzS5iFcA9tSOEsTN3zT8FqrYeZsoLderaLNpxmXcF+ELlBu/fr
+pL68rvpS9o1w/jO435JANC0+itmVNDmCp/4rrsZYKI1yHcQSqKgnT+VNoLUHqfT1YbT/ipCzEPv
4AOj6ZovQ1uDjpIOpT0uz8Yes3PsCCNJ4tJtY40qs03qEixv4+Wxce47Jktk51taTvbIH0HTbdn/
a5IutA0Ed7xd1VLWbbTkUhFDRZM3RbeGMv6p3JzuYZDxue35OrKT9/PCJtUQhRHcZ/7UAF+uykOq
tVXOyWQ+mgbijYYNmpgrw6S7s4IJM6BO9tO9M9vlfkNKi/JgNT1BlGOfxGH/tuSghCpnYbONvxJJ
z9iVXqbnrPIMG4I1RESPcUCwec9G6gAvlEKwHLj695HUaK8y02gBE4j837MKKbv9vT/S8Yx3lqfC
rwdHPe+Kvr1FU9Kyjx0U5YJvs2aiu3VVFTa924TpPqFinWwohFMfrCnq4WGCeZnNSn5mlI11X27L
AMpLwvXS2+xhF3HiQVlhbUsUfwotf1jeYLLmwJUFlP9pyOaE/Nz4IiSCkriADF0Zk5zi19SJHj4E
tAZZ2nMIzU6LYScOPNfyqcGdgzbGkUgs9RZo2nKCbmFJAsJefUdRcafSeTp3dAXYTF0GC5aREMmh
QVSZkQlveqiBQy/q762+rycu79QgJFWTDPHalryBLe42XcJrMKRXH9KSQbtdnvTrtNWv3vu2Jpe2
NvhQA8Ehmj5dTqQJAyVCf/FPURQ/bNtJB/QRAVNfoV2CvnkmgtRtQv4Sfe/q2cPeJON4ERbVUCqL
IekQnLl67WqME5KvK50yLQT2m17ALibcnojt5EjTQeeDGhnln19Y9/yiB1u/IUV8EfyMLW3iAf9f
BuUIAGOJaHWl9GD9FE9o0l1GfYXfzedE6BuWJX1eJPPQPdV/Q9yOMStQ2rfZqHZpaQ5piF+fN93k
3uXm4WV3VlCaa0E8GnDBbpvL6Ep48b4rglEN4v7G2pLfnn7/HHHeBkdlwtazEAmOqCjnAn6nhSQl
dtnt4PcmYfNmE7e8M4HF2miuaxItjctqaWaGSuFaAVNVc8E8EmTuF4IldHPspJAgWQO6kNhblio9
eKghPA5L2ryXwNfrAUBb2iJ27TAMOEa4bIDIlGL5Jg3P6vHguMZgIAAboFbG7+YTHbK9xLKS+ey5
bBn9WylpAsodyVkrZAhp7s1cgVfAvjZmsA/EIp0FA3iUqgUUji7d20Uc+/TZpm9mV1Y0m06UiWXt
08ZvS+axgkEwrFL8OVdyDxRp3ZoYPELUgyx8l6qz8DWh4SrSnZCSHyzZBJ6F5m6KRvccOeamHI/3
J8TN3BTDeGDaZk/mxCQN1E4rD5vhJKIsRqmAdAEqnWXl0K2OeXEcoYXVaGb88tlXjZGml4t5pGrp
+E3FgEBLbR2sv2zfjy16sXGguaOf25E7RbS6oG2XAUGZD1RnhP078FhIFH+lEbKm2cn0+UV02lRN
rAhOfPlV24XM8rDDta7FKuy0XDcXnf4TMRhdK4ptRZ02Q4CPvlCnxph0f7US5hh8V+ub6GUFPD42
aJhTEHTZG9bl+YzFy26SSO/DisVu0A/8v9ylNPQbz27KpJV+3iGtfCEAyOPDT30pgiBAMQdqdxLz
rTe3DJ3Yp2O4qIXBHzhtcVjEVMTR7CdlzN6bPAeH+RrJ7ETR9Ph4qvZAn2Ree8dU3EU/Yc6QDxSO
yLqJXH7m1zmwUgg7ER5Wfl4LbimfsosTOE/P0wMdKezB7WcP84Y2cUO9+D3+E20eWLL7oj+Dg8Ta
Ew2DgLUldCPUtruyDcke+X3Mze1dTuiEB08CEJoC4mHB67Kd6/OE+dXUQsnArQ088qcWb6rziAWN
ar4aj54SvCPpshUGitMVknseBsmYU7aLB3R2csSJp9h1Jk7/CD5Z9P/o9HTzUrYq8IEaXhqxecD3
UyostkHxzhiBEKBDKSREUR1wUtQ9mc2n6h+u58zWUwwkW2knhTjHxTgPu06H1toE7EWgDxrgVWfB
UCyrrKnPCUGU1KGTMQBUZQS9IDM/REH0eAobaZpXWUQ8LKBRU+ciXLWWWdqFuHGPn0dNw9tZ+Aj6
HoaI49bNzCzNwlQtSG4WIc/DMG0msa5DBaYJEeWqs+ysUxSw/dQGHrSRPwYWAdlpI5vZij6ZeKTZ
NfR7bIkQUHpr0GZodXMhRvoNwiJROJ2qoar90/V4gs3mh7iStvjIdQmmgCdIQDRy6u8kf3uvEdO2
QCeThk/vq21fIth1LyFII//6YVpLDIIEN7/lGDElnsalfjPXFzzTTn/2t59ShU1EhaGkC6O4+3HX
FBUFyuUm7BnIW1oKiZDaaQrgeJ37+ieRTSti8hrw5um3EIjxlHO/jTMkA8Xngp1ohbPryxq+4rQ4
gBRDRIcTw+BDngyu7hfKTsjWkY64Fjz1ykrDyfGYg/w/ld4eZ3W8VLCo81hIh4/r0vVh7uSIA4G6
zQ82jaogS7pLJEmpNIiLHm9Ktdja+qsta0uA+krrEwYH9dcKHtSVxMaocjUqQWM80A6Yh0StZDSA
YYvPMeqCL5qvU5qhVt07byeOLs3eYoJnaPeNgb0j9zY0pyKSrrXmU7Z3QIv6EPXtvTPyZ2A0Qltc
QPMx5QoF+gCP+SCqAplgx6ghNi47cXVi0BIvgvDXb8QdQAkttnPImo1EdqX58xx4elr2s1FH2uO5
zKu3bmh1TLpIGe7J1y4yNiZamNN9CiPN1iOj4Kn4CZ6VeaaQHLTd1gf931BFQyD1k2AP4tx6V4ki
3dguun17+cp6QIBWyyNOerU5v1RjL0JsaqRavKStNGYoICraTISVImxpcik33ZMlZ6a7IxgN0HWK
F67tuTHxJ9LyuHTQkvzInlbFIpKiiOoRgudLI+Az/oBIMFBgPpmIkExkOWUaNKmIYwErSdGxxOD0
WAu0K/SyvxsnNWmxccgPa8SMK56t/QOl7rAFce9uWnETAwimo2MVwOmBQ266wVmnOlhLZ48C3Xvb
eXJs/ABgQAtwZzx+fWJLP6e3bSc1l4zs1DqddxV3iLjzvM46p2Hnlk7bz+EK1dwA1j8qHiBq3coi
Fd/QUtvvc9VdI24ENOIS+tKMgRFnPmCb76i/A7KsjXQiv+rediG1JfXbu8aabeOZaUp3YHr0Lo9p
E/L7w943XNgM/9arGNn7CL71bnaTd6tyLHMjz6xEUpM+ngOiAhRoMnoOFg7G2Pj35FB+2L/c02uk
hg0zMqFiTmYxp/cQU/EYXCyGFk9n1cVAQxlrq6yyfeq2N3xswgvsWNRN44fCuc/B+qAWfAY1uz36
zE56UqV47i7K6f3jN6sU3aTuc3HZa5HLPRTsux6vBZTVcdQ0jGB+FQhpZnY5M7MK2JN/sLZznfdI
W0cunbOug7/suFXVpzWDVchu9DbbfQ+bXMSquaH1hnnPAM6TI0bMnDexZIGT5TsdPIDL1QHl0Has
Vzq0hT253sdxokZJ1VPDvuzk6J/4iMDUmHAY0wB3cdzIbpv9IOsNxZE4QxIkFKZynD2GN+xjxVTD
m4WBosSXPGJpdilUqfjsiYBzyDyxwZO0LaFZaYMPqsaKGqD9qAGkRfe0oU/5lXpt0wmLaFXoKVX5
NXgN8CRzbdZGuqqq0M0b6LDfcv+8zZ3/PCihxoh1A92jhFS2R9cV3bIsyG/bsUNqJPoqqiKMRWBi
wJTAsbJv4dNBLPnSBN0y9a6uay7lz5dhHe4bgFPjwYl18r2CyFBiOukneNjJacGRJiSRHJew3tAp
oRubJiLP52g2cXVk9xVV6UBr+lr7XAr/fa/oaUIlEc7XyJaRTlHTIgwlUedEKpLfHoKBdVTvEW+5
c9rN8fXh6h+eGjZteDTuaKcPTCWq2OcyDmnt4TA79hjD1xWf+ckE2eK+RGXey0N0OE0QLhcufKq/
T1ifqCbltshnBe4Rm1r7nTgcZg74pC5lrxMzcR5kDJtIh1axAVSYT/YUKUUYvAYP4YhrfymUQgCR
4FM/8038kFzGPVQ1cYxAfg7sIRPgAHOjiWaaAkRzs6YMYkMg2rn0mZJWUpbhfLEkmejrf6d6aXRf
I3AkGFRemPvdeZRSS+DmyPkuUcAz0O1cZE3FYdhZNdJJlSKRH+2OnHn9D6yS3Na5qmXPnyuzOGTB
AsrFMaGQ+oFpPeZLZeamPHVIR8BpFqlpvLrqv1ESCqeFcqv69JDgt6BeRJStt9/9DAWB2HODuKjY
mpRdxGd5hB9cBLfclmBO2V9g1AnnYmeORKsGUYv1vJRrmqoaiC4uCFsy1jj9NtB5eOcJ2XYFhJny
lCkFIBbG4AyU4BEQamGvqvTGX3mS5D+7/JybglVbpgt/GLwV3X2sxoEYg/cg9wUJBDs9rGKj5Hqs
v4t6aUXDBQ7vkQsRl6GcQGQv2/W43NjtXKo1YPdWCNCAdYSp6ikqi+3jJ8RneTeVUo8+j2NtPGyU
pwRKbGC7rOSnCds/xjwZaWT9KVdJtUlVONjcxwlKi2WdqD9dA56JEVuaALHTrbCLMGlMZTk+2wsz
kuIrJM78c0VQXlKyIZmKZhMisri45xqAhaaPlTiCyFrzx9bZtZkjx9eY6oIDmPuRP2U9SpyUiMde
mq5naMNgCDHhrAbB1nMm4ExrCw/+wzupuGtb0MoTTxGIVE30qA8hZYc6ETHgwnYXaDCKPX7tIYYh
gcP8qK65zxP77LDkTK4ttX+H3Zn2SQ0mdpKd/y+cj6/Pu3y6kzwNcIrIr6HaYXUDrLKM2+QfdnZU
rNCvAWIENapxZox6EPdYw3hHriY4mNOVQrSj6KeLMESdk1mbKOg9qv3KF50uf3KlkvsFGE296Our
70ewuRLIGe77/CCmJexY/R1Mu3+n2e2ono29WfH81YoAWs7WGp0mYkB1zMHf/QiCAudlDsA/DObs
RAM/HtRNkYiURSP+l+3RBTFCHCJ6CSYas3culTEqNmeDLEbFks1qlapByOnd4WeCt/OnhQHv4EF6
VhbmNv00TQbsWWr2Dii4+Qi1Q5Dx+gGxgOkkbt0CUOjkb1UMz4CVcyvjt2MYWqyvgqx9kAxhTSmf
gqrZGNINhAWrUlMnOCzu3pRjb9Qi/U72QBSSz/NCZmIXhnBB1zmUXHO00w4vLCKHGHtNTsXxvNdn
OnUCIMdjgK1AevVqHBAJXVyNNHHWjtIpIbCdJiVzf4D5MMCUrMwpzrWF01t4rplVLIy6PgLN4Njw
GemanW3lA/h70FLz4OIXyiJ3y2vrJArLHpU8Ept9QVc+OYWO2HwSkXO6fo6Zsyk8b/hawJKBR4wi
24zKeXktRqzi6VCZgolyRosAjicNd28teBLhDIoCC+SlfwBaWD4h2pI8OFhvwoGC6mPmYpODFYEM
gdIfgceMU7ztBZ8VhxmFqNuUSiWCVLWMyU81sU+PrXSf4mZpl/lKLBhKbPtl0qdUZAPFvXBLXZ6P
onbrULblcjiwO50gLpOODxAJkMtfJdO649CKIZayZ9QrJU+zKFeeFQyytbgrXiglm3BsssdvkwKE
vqI+/Apq7us0L9hOInT+zH11Un8D9zpU96s7b2VtXwdKs0cxgDZG3S0ML+SsxIuXaWxkTENX2SrJ
6M1hALIyQhnmgYAQCacXf+Adu9mRuesDC8hQpXJDdgiCqC0g/0ZMpr9ADlTp4ebWzGqYUR0n8HLp
wxym8RczjsvdCRPw6IhVS7b9EtacBDbIhgixWw2iTxWKTJnvRA+PL7xy8xTPYc1w9RpWzXrJUKaZ
jXlft1HgaV1Rjc9eR0T+/F6jKEFW8YwgcLMZAE1pnhTd8hnaInOO3ztcudFhVC3dH8WiCSV9cqCw
pONe43Dl8q+57zOlAOfLuapelBBr4UdpYLdw5tf8GKzpi6Mc61VovUISLa6uO5qnC5pJfwW2xhM5
/vctTRU38J95TWXRyI7RW1zZaxCZYm7fcqydiq50gHyJvxdraOJ1AffPZpHg16iphCkycPHaG8ex
oSClzmbqZKUoryRcVG74NBuss+No5j4hB061VRb/wAWCEP/8DPLfuOZ1/ROazKpWT4DwLIq03+OK
RVx3JDeRLuJTQEjtoj15gavASBh+7aii/Xe9byIQWHiJFVNsL94TFPI3EVlzBkqTXWADWSwZ2cUa
eYm6ZWB3xCtbRRn2OtK3aWAvcgU764O6/yEADqaWfmzHZTyqXsja3gx1i+USo2DmV8h+x0lMjLsy
7p8pdNbuU5bbiK95iX8YyT15ncgZQmxAEZGPuoCxILkfjML2kH9SvD3rGQipfMoEC1sATu1Rm2JP
sTWBX/C1w6a/zJh8MQ6/jE4pqjnV7LpK7Syv1JiYUScawe24ovt1AUesKTbiPtdPncznZfl9FEPq
McfGRN5njhytx1uf6oBu1Bvr0tyPhyF29iaLDBAFqCHJijTJ4yypXu6FaapyVqt/gBhNmiQiYdRa
gpPNZ4OfoTyidafB68QoKmhQsdu+H6HwWyKf1+L5+zp4xXhOuNQ0On7w8V1vS/lKoHSTGmi8MwWi
KMPqLzbbbUuw+4x1QX+GsMldHYMM+Fflar6ML2OwQA1IIYsUSSLHQATE9OBWwb7hu20qBZwyeWQS
a4Z3EsPSFdzD/N1olZgHGY/MB7xF3hvu+nu+cQk3uMmJHAyicLNwCVp068mMgPhXnr4dH130baGY
Dzj2UEd04zyAwoj17erPR+deW79ayuBDVNeJeKLF+zxWMQW+GJesjnlrpKeDvA9mcLGXB09GnJRX
K0LBi73usy2B/dg4LJpV9mgxmIV7C1Yq83u6GRrwAD2kKXiN+ypBAlG56SsGn+AwCcd3+3MCUW2P
xktla73hJtPqYziXfG5O6IS3uao9K2Pyx8VRafuPqY1aMirXGUsELt/FeWApFXbF9wJRoHrN/XHa
+6haTHAslhBzBvmTXCCR1SPw/jxaRbK03EW0dP9Acp29eqt0HElvBSnVHnksWd2QGUuOCmylwEjx
AQgcw035iYYQglsB66sauD9Sl38QXb4o7XM89COONLAxinuMIb/iMAe3vW7tyRT/wAzTsfAa7ZMT
VlnEg46CHwz/lFm6JGtPraDEoub81MXf1/IOKmsYDxO+pkH/pLsg2a/YZ0SEufUeOso47rYsCZqE
eJfzTcF6h7oyAbYrpoE1vQyx7Cz2fH94o2LeIBaGzfow0Lg3FQgX/HPD6oBcg206ZAojBWEXaLpD
EXWGcsWxK9WtOTorJMOIULHWKk2wfb7Pw9dvFq6QcRl3rF4/OePbBIZaMdpQEOw0fejpjYrRQd7d
M0g/SNqeKlTeTGz4cLYs5+6Cp54GTCM9OvBz6QHH0gs0devCH5XxZyYvw1N76xvvh+ES5I4LRfId
YJgmbUQ3dT2yb3UCySWXv/ZPmMpSBvgVAL38bKDTG1VbCH/EPMfo60rTvpJz8SqFPWYLbA7d7FBW
3QfVNpQi4SCoxOCid/hCIqPzouNpy3FxUgi+s38ubEUfzcOfjRBJGuid9tsFH4neYluQO1AK6uFz
OoaJ3w0M7IN5/Nw3I89Ge4XlIWXwXC1KHc4vsm3DtxWfVHcdjhE+MEYlYZ1wLi9ADEuUGvsNubx/
b/CgUt2fxaiZuNpkj5ey2rGQtXZCIQpF22f3C8qeFHU5f2miqk1v8hnmMLVV4mRr2WUt//5WYWDA
6xgctrmTEp2t2Zc1nLcsMaca9w9UZ7TywLx527NtXfN0Wbt7yo95G8TKv6CNVxVgi97jv/m+M97h
T/3Wn9i6bcIZ3d6ykHbHc0y/w64E3eo9Lc3Q0RbPLFnjoO04huS939265aeTH6YTZmacjuFxZlkh
qq9rcWgU7GdirJQFF/65xol95GhFWNPQntqDOAWfQ7ryATg83HEP+2PfPZ8/zISJG8LHc+UfVsy7
CQvPT7WDdmMAEjlfNHn9mHYT4vHbNSSkQNBXPxllKAIVgSaYYlw7EHqI/crETSEDObw7R89iOuh8
0/L5u7+BiCd7dJkyghkWJEK8OWgceSPpjennV1LrTUw2tJ4qhqoD28WIPoqO/f9752Q5TjmROhRg
rlqZWB/gYMYlHZa2aBfD14Ryl2yhU2fcEgRa6hPTRsOBA1D77eo9cFA0anzy7L5IVVnmDeeacKhv
PyGJ6+8hxWzE+ugSKDmHhnJFJi/8h7w+TWtCePL+yQj5g1T43cg21bY+vG4AG96aYnVlfMYXxGmm
rDJ13weQv5yDlwW53SzwkAujuYB6OZVwNoKvC3RM4N2dFNspD3MzlPyPo9Wu5KPVHaj+hkYcL+Vq
dabVcNjfRb0zdf0bav32v67jzlQMLOcXB9z5swCA1oC/eReAYe9Ze4xoZeasWlBSn+UrWI8pvKdK
i8LPN7kj3zSyx4FhCBi79E3L11j2O7lCwFoFupfePCmqRDw+PkeHiEi6Xq1dZ0NyTtqRSqy414Ow
fWDHTRvZnkykiVYaBWBN4xFpEFm5k9RNCPm6SrVFRMUqM9eiul+9uz+k1kYi9oGeJp7rY4b+uaFA
dzHWjNskAgaiHWETvTzC09Smr8J+cqb3a8wb4lFKiHOhNoyDpa5i3H6OEnAGTsNWAAp+gc19VXBM
JAhOStVUnjt5ksVyZxyWUTKZGTPa1vTBpkYpOu2U+o88jTqTSO+tkbXIgrpr+/TWGTY/nrEp1N6e
Qitmiq4x5wepW2b3aPQB9QGezn5Hb4arlOwj2G5AL1Kdk0rftdbIlAljbXxjB+fZidgkJpt9HhP/
W0GNlb4uwylpkjrw8rDgWpUDshwFQIlZnFwTAnqbv9KBzZKf9r2WLfD1dyJX4kI1KmwT5hoWhu5d
CSY4Ej2SNW/Nood32EKq9P9GTzuIb2fjnZehRuVxj9bS8YXAUOGmChy0/6iByiNHiq31cJNerFOY
pXDwB4EIjPFKIQkK3EC5nOOBg+KXBJyU+bck+nrkrbUHolp8v3lVcNyzVRspI0CgrbOWIH7M/Se3
X9z3DTx/gDFtR5e7ZKnkL2L71Hk9uaYj9ZBPmtL863IiTHfc4m8BfuZkkXpjhNpPm52puL1yDC1U
lUUpUNBT8sSYvmcQp9n5xMKPmDljhkjNv/6dWRXEJhh4v9edtysiGqRmk5pAs52ESRYOMQycEDO0
BPktNo/gcf0/iS3x/nsDTn72b8WwRMXQ/m+8z37q7lGXtcGHb47InRgwvw6qdCSUdlsCTE5U9Hcp
lvJkjEimUaz91dGRPVPDxeglzdIcw4pajY5HRLCqhCShrYURSsFa8eQYW1UpfmuGxw0GoHgO8L/N
jZJpZYI+kzKgZMIy+fO5g475tQ5tLzU0WA8M2TyRVWutnjJaSygzXw7RhzPemBMqztOz+HyYhxjN
5SAA80tW7UmQagYTSgsoIz2+V7prDO0/TW09trBzpzysMFiFH7YwvM8Vsf6hduHTALmWnqNpofW3
hiQKPxhfF5xi9EsvY+Y+LI/UUjR4xQ9yt6+q+W81j9I4Kl/mnhZ5hGvc35wCSuzl42fKX6GoQdxw
2F7JmLFL/gw6XRSVSHSkZjWP66jkgin9L9VnmAmeiGjTxZYRPSGKadSjl8mqEKLHBSKHhKcgsddE
jFAf9N+J4YPvuKkjPfObj8td1mN2pN6bqvbJL/pqy9l/J2tM1unV/+IdY1z6nkMVwTSMkmoryFnT
WKgpsOm/y2DDIfXhXg7a2STwvyd250DO8JSqa4SEqfN1QKKnvt3lAZjW3cQcMfXFLGhepFpPkO7y
STD08MDycTC7ob+XkwFB732UqjvDbx3G1zLlQLO9kAhuTNbAeMMYCOi5BqRUCdSTGzuDSrhj81fx
sbi7alNtQDEEPaUHd0ceFTspSZGrwboc33xOiq42/7s+t+LSIMWa8Ecq5ZyiKSZbYH4ypFyPY+Nx
ADXL72V41tSqvQFE3A9OccG2PWaXqwNtU8GIbk7kQHac2TfYNFrDanGk14aBBk2wxdaDJYffye63
8nOklQM6gpf2B+OFJ9GBeUcsYXMBXqPxSC9s2hxaooKNTR72n/A04j18O2q09kTJ7L2VAMxjg2x6
craqY9dfILvygR+nqtZ5nW0ZLvAS4X3AsxHdWB5zWlbVAPX1sh0+TALl3TztoKAnJELpm7RA3GC2
p7+tCMW0Sny361mU0J1C9H8FWqTcM322IfdEll59NyF7Qn/JPHSWuWxzHymb574BseivE/+4ZeXy
EkFv7ZJ4zQdgye+5kISredaGgxb4tRAvHKoXJv+pdT27ll2t95K6jaCySbtsxWQzp2IjO+52zE6V
QGS5QrI1ZwbFcp4cPH1wV+9nXJ1hlN8i9CLwqGMQF1QxYibLFmuB2D23NQoRhHGARcUeYfV3hSJx
ottu+xnx7s3vdcc7odT92N8UhgggKLr4Yfr+xuuWMntpESiNMVZ7IZrUsuHiUjshuV09zMkaLYNy
ljsxYr55p0Ij46hlLhoyoU8PkibpQBblx3q4xO2WNrYyIGsZXhjo92y0h79t/njF0DB9N/LZuGCH
F8Zdt34hO0MX26oxP/msAyCVANJjaGqSrXisDd//iEobRvLT3P6JglwUB6QHm6eFhX78rp+A6KA9
WKDSZm9F3h26vpbfpi40c9+vE5cIZWUb8Uq67NRcbgsiGVFwXvBuIbd4ut7CoNQd1U2Z/NeKwA5i
FgyV6pHQOZEVYA7cL5oIlMiv/JLQ3Hq/M0NycgkaEEKCivoKykfiCTUAocXQ1Y3U5B9om/LcrXfm
23qSyBM84VMakrBnCNUKhpz6bp6MtNz6V2psqe2i6rft/C2s155l9X8QvgXkE6K/86JSzLDWeDn6
u4j1lNLspjnVDklE5/7/VlwBltBtHDMB1fxm5JlFAJcJA01Dqh2Zdwn+zPq6lKDdCVE8fraM854M
/0XD539me5pnwU43HITwaU7A9z9hzmzFrPNdQmCJvW664nqBfvWiz2qqTJ9wc0NC/R7KDxuz8eW9
FqVPj7wTI1QVWGNr87hv9J10KV5J6PGDTC+Rfa8dr7NkGEG9KZhN6UXa7i0TX/i9WQxFZcrWs7qI
0CxJYzg0I0Ulq6XDiZINBRsLlFiuKARkw4rO3HSDlIv/P/1lR67Ey0LhZK/TckQkwkqKgu7g9pbd
+RPvWu76q4KX6bqiuCeubtp7Mmxa7kli9ZUzCtNNSE7pGtEnJ4Ge+Slk5fvmOZbIMW/zLDJ/K1g6
JuyYX5fBFACZwKOg1+9Lcjeb2BXvoruf2oW2ks4hi+Z16txfX21h1zdZasD6JULVZcl0Jfbw13kU
SAXQIvCyWqSW2X777e0zl0nkEoXRFY30Os1aQMHn9wCoJIm45tZqgE0jYBpbogX8lROZTrA2sKJR
K/Yp2J/UuKu4g2XRm6nhPa9W6nrmyWKPIB5c4mWMi4o2Lux9bL+/C7GnQjpmGQ74kcDZd3Pmunys
+m1qhZnLCLT/H5KpMgrSp4pb1yrAEj2LV1DyMuSsGQSGcSB3VrRHD96NHKsCWbLtbCGefvwDYgGx
KxWe48st71MizvI+/kgEyW+LcAVCnsVE2RACWUOEeNA9eZ8g5nSptm0VeUOyompPZPEVQoYXPLE3
OU/52LblaK8cWjfAvmZ0uuOlBMSP8d5ec5Y0RY+btroDSNw+28gn3rb1DFyhU6V/WPbGREIxbKAs
kVPVYgAp9VCxoI8dCtVosQl/fToNL3RUrieqMmMoV6VAA1CyxPHOSHvMmmSwvTXy3PtHwLSw2U5S
iOHDF6L6ieVxv3z+MM46uyUQyjqls8yM7em64Y8QT7ySEOLFUx8WaqSOO8CLODvkHR+zsVWzzRPu
JxlvLgxV1A/HsaMMr4ce0rWkv0W5qXaB2+JTsuloZOVGz8COXjLwPBXzpyWEUijCgVyVof2+jpt8
Vxi4pFul7Ea8r2H+OEksNMPYY6UvYhCqWGnS2YBQZL95dlLHnK1eyPPzJrHWQuZrsXQbECwHb0Hp
4XXsroZYV1nTPfiL8TeIo4U5hK+iy4n/vcrtVO59HGtUu9mLTull5+CTgpGxnWxjHWxJPcmmynW1
1kBtuiFyd7P2D8ioxRtO1ZQurBy2cuPESUMruW8gLHCWzz0xPOfE76LFGNHntKIf5wBSeFOylLYg
lvge3BV5OVwSjNohiBrypqspPKLCHB+nGqW5qRBOMcrRfy1r2IlnkTxNiCccMw0LDp369Ex5xyW7
hUOo/2nny1UplFmmRFzWf90gntH3J7RCqq/w6h1WtK9y22VnB0jGBwcPF/p5/6vooFHqbz/vF1jX
JVxRBw+GeWozO6mUmhwqPfb6FCFbdWMRoorFvvHh1WcMgaXwuyKMouaYwiHSt34UA4Vtbnxjx0H/
MUBTDalx9+UU3gg42nwkfinmRbU14UozMOP5TSzP6nTtQJ5yHA9ju2j7pdIkOB0rkANenoPKkmd3
FEhzUz/aGYdXmhhR783LkhOnK/JAad3FSKMH3TCIWN0QuE7D4wkCKXad47RXgTxObXw/ewKpdWPI
7QoFcuLh32VD4JT5QLbuf3w7Do8+dhFaIqzvQJx/aDeWR6xhMcIQdT8poAzbkpQlu7ZiJvxoO6Ko
bujE+Q1ZcmDQrFDuLOT4dKukhgCrliCF7D5qTHPsxf/vjkHPAOk7wUKWYSckZLGDvNgy0pFMLJcE
DRwlqvMfWE+5Y2Zg/den1KG+eZs55+lo4E3+I1MaH8efl8lGDEymMpAIidY/1mil7RaWvIMQUrpK
rb0actCqmN+qpTps1QtBABLz4JO/7Q6qHVPXDam3pAldrsORW6HiKfnCkxUCYGSgdTZaWYPNy/QB
UDjN+ed0QVqcwQCJ6ZPGrok1lGbnYF+lwwsrYlCOA8VfFzjTL5zcs5NKHAB9DJ1HtZP3L32rG+id
PPmBG6s6op2Wb6F3UdE7WRkZfwAFl2NOumOl4Xn1/m7l/FNo+wKQ5JT+ePwPKwdYvkkSojXzeuKh
ufkJcydb8JtvK76fuvMNKroJyyBP3EH1OApnMXMV3cU+hQ1x9DkNYMkaYFE0wVZon0P0hwsQ9KyI
RTNjHAvQ9jBeZ3beoxOtZQg2XmGp9KJK3Mc2Q6f43uEOavTS0iZCGAyiFkC3pjKMrpENCpLpFGsq
PcKq/ikxjL7XJJ/mXCCJOzdDdMcodoCFmjP6o2UArMTBVQiBRegWAjNI+dl9TGbdowcqw/3nml4W
G48H3s7KW42oo3PKt++4vyQVKXo2bs+2qKr0pyZaxEVnoa7bgM5q3nx0G2djkdlXSatkZLgDTJQH
P0hA/5Cnd2NYaUMFivIYy1GWMj4HoBUK1cRxG69Yqg7LB4IOKButZjyl70C477oHOkOhXCuULadu
GUl5ZnjLV7/asjk/Dc61wCVXD/ZcihFzh+hW549QBvGvhx2VvMIsKkkZjmfo6QRfFdb4hSMfN7+l
i9Scj4RtywWzPPKti4Xw7iNSDaaYBWPFZ1Qbf2xQ5gPVn7ZXY/oJ/xMD0L5djkecH8lEDlzBfHKW
k9clmYVjxYLYWygRBsdz6jhXt964V5bhgywetMHQynqA/l6pSDWAS2kmPtc9OJUGDCIH48VXS7GQ
GC6mSKXOO9+VYOfksFQclu9+WJDy8zL9+VmQcKaHB/oHcMInyaOcL1OXj9BNRdHmebkGDf6lClGp
psWl/QSfLaW2C7z4j22DH1QYbWPSl1WH9tzxIDFC5gdJkcmCb+boqUh3GumwNlQW03bxVt0O1TNJ
C1A/Hrwm8QnSXq1i0wB9FYWiFuxNmif+40X/2ebs/IgYMcwa1PpcALdIuulRGs/+lPJYVIaEe6qW
55RpPeaOJYHECHreocChY7FhI5yYk19395W+MgX8oozErDoViwrjTuojok3fpLLopP9BJNIrvW89
19B0SaYSJzZ3qEpnxRqXfeCZNQTyg1T+22DAp0141JIuCpVNIF5b4pbjEJygDNtPxbHj60M9QuPt
vUpAQk54KIJoGZpXfyJg2H4vZ/paaJ5ku8kUQZj5v79uq2Ic0jV9dxzhzmjAwnYk59C1PgWhSJxq
QI+b2eFEKsQZF2fAPN2PhyL3mSYxUz1u2ywOsKiylE5EZIis2Zfgmf0u/IuhvgqaA5E/TWldZHDH
7xNfkFWRQ0x/RR0VyC2sBPSR+oFZCW6XGzQsFvvb5lLBTDd6+4kpoqJhg66Kq8zprupZT2px+cWT
5BOslsEu8Aao2SJ6lkslu3Nwq+GLIz7dYJw8PEvM/0oneH8QFbBGpsxx4R0OINnW1o/SBbgjCLcQ
LIKZ/KwzFP5Cyc81e0oKK4+TsPDvPAwDtZW/8XMVxSpglVW2gHiYEAhDVWnmR8OzD8CBjYiJwfE+
Dp+Lcf+6FXnCjV1AQ5FCpn5gn+bwSI8DVblVBvbHB27wqQ/MGvt8cy+KnzaTyIhWtwf/sYI7xb4s
geiJd7eBVBCIorB+8wgdSiUCb5MYELAJfX799Yafwet7u8X8an5PZMkHOru6ybti6ewhG5xlj90R
a/e9fbJJbi16Xf8bztnGdbpUeNyBVUmHoS2r/5GHmF6VAyJqJJr9JOL46HKPYmwizoPdd6/GAr9m
RB55JKg37zRXu4ByNjN2FyfyzmaB7ni8FgQQM3K88KparlRJAKjbC+hD9XB6oUUXByrTjg6kujz8
ClOtY/s3oo4O/vGkoC5I4shWE0uqDhHJmGsJN9FctmyqeeIKeZPXb4nVHHUsEqCBtRra/POH0Fp+
fy2Yp0zNPo3LMvpM299BcgPpK4oLF5h5PUBL6qGtxuCyvabQ6vg9rnNlQyjyP8SbG2RI0vHIwOg8
c4AF5MTyO2rJ2vGRlqk/VvcPlqKUAAvjvyHr7po/u1LEOenLRNLS/2zrAYa7T+jyepiqd0Q3fwoI
UPAJLGP2JyZbU2QE9ln59zt0nLS+K8CSMSn6yw6fVdh/YJ30Ek/9Beepj8QUqchhYm2fxgBegiAW
aAi5kLDPFx32Sqt6I+dBw9rXggmb7wgCaNZdi+jG44wH3XEg9/dUzqMlGh5YH3YJb/w5iibfda0r
BmnUzB+6xNaJehFpKQdiHPKQE7ra1e/Dl71LIypI5TS9XLyG6N2RJSZQEz87Bnp0o7xtQnQ3G7Og
lGLUwR+o7Nrf5LKuUht5dZ1vDE50je6HQUanx4I16qlZ8/LTUgUH6+2AvOQlrslV2/nb6nzNvBNp
zRW2CFFDShyCYapaF6tzMTNbo5DHE6Xq3kfglKfUy0Bmf58im8la+/iqG+s4OETNghlauXbxHWFS
VtjXqrprX4xbpA50CsLZ/661nVVsdUIlv7vmB8J0D4BAj3WwO4adNl2urTw987h8/blUYZ2MCrHU
tUG79gsdBWJkqTzL6eb+c+dyxkTf3IxVRcS+oaTElyudiZms1gMAoxetL+TYfUp2e5eVXZ20WpH8
zHXy3jJE4A9W1z1G1CpmMW+AykT7EApYg62vqKAOMQyY/VNISPTF9TrPQzbk/5WwXIRinkLgddD+
Yf3OP7U5aM7h8nQDjQyKGttYEFDOo3f1jJ2gAV9k+c6mDEDxfIt1EFnhvp1aXeloIJNsVUyAXCZ6
ldnywrD4NkjB6+CEh0lUXa3AiCOz4ZeObK4QZamSQ/FublAl46UIf+dHrZgh2dqRr/uSZuM59T+s
rS6WM6/p2cjTXdyxbaSsN7UofZE5PvucYsG5lcBYHmEooeAb6p2vmAp2/Wfe52zvxALWtwD5xv88
Lcm7+UQh//HP5rkC0/LE+TPD8wUbdWxtZAb3obsP08vay4Ma+dmE4dZB19oOaRB5vTczi5k8HFfm
NMdgYu2B2UmJ7T/tJ1YEd6fqqBl1OHjUS9y1yGUdZtg9Oc2vdKpsGPWDMdIz+IXZt39qXQ81PdIx
yrDyl4HGGmRxMBUjWgpy1RgKJcsIhAXDG7P/SultnJ8olUCxMTCebJJLYFkFfJUowd1+NXCFxODU
1zGlRrzIz5V+hzEKsPUjX78cEkOvn4iXemXNvlA1NIHLiBvc3ixOIm+uxp+3aEeUlY9wUtOlnyqI
Gd8S7V89rF/YPl758XW8ws1lyf0xiRLzW2GAjXc32ftdgMwXR0Zrlom8tMOGSaoRsMqHxzAGt5dR
TsXGk+1Rw3HEXJ73DJVt4jaMMAWRc85w6EBvlcKpVJjxWFHmv/epN0yoxtKhDlr7QXpuwN0MhXXs
XcFVpu3L4Va4xKNLMkFWZF0y65I1fCfaKMNoOsl4/wEk3ZJVudBLitRZSGeOYH9uQiqjqZoTFkel
WUiKFhuXNdTi1zvq9NYxTdjlIM9O3f3gT/pATe3wN0OopQpjqyKCn/gbRm9ebJboj2v97LpcNlr/
kpIzeRQsbpUhmIYI9iWt67tLwX03PTF3Vx2R1eHF7tKC4gUSjixP2twuk4CCvE/3+kl7JgxfGZAO
dAmcki2VoeB8MIPNJU1cKv4P3pp1fZI/Ty13qn9zXR4SQfXDNaOoReDvHJXxAvdPZ7mzgUZ3m8l+
haF4eYCg69u4E4+rYTrt2MfMMqK5HqaJOH8CnBLjbgdQTUwV03fX1nhd2YqvnOuVPgJzANB+LMBT
oDcV10cKp9PcG/p4MYFcw6/ATHr+tEFbhjllvEraJdi7+zLF+l098tzm7rN9igYGCHGMyF8b31n5
BeyXdcSGBZgvFMM9LM0e1YosHKjssud/V0eOHBetoZmpagppVOSMqPp3e1tWKPp8C4HCdVoJyDvQ
G1Toy5aNU/xk8w8ag4AGiblytF4cJ/Nmn9GmEZP/elI/TRTCYTl+A/SkKH5AEPCBvceqPdeecFM8
bhKWXONfL5ycuWhWpmtUaboKAoDOQvNKA6uOgmK5WCjpy/YGilCkjLAu1XzXbaczq+0TOTSQyuoh
zPAi0UNsgsRK074pSPhTpzUtj9szZOrZJWfyheXTnTY/HOr2R0z9B4Ln75CYB4G6nJiqwy3cyn+r
bOX5eBAxYps7ib6DhgEoXF+kdTATF/nfN7otxiZFuNpIhmJmTWw1ESPdtsYJz/hqy7gDP7vRII62
/SbPXnz1+P9ptb3dCzUl4Vz66lKXmZmA+oLspUPdfMunF0KeteTj5zWbjtZR2uhYusx0vpLmKWB8
9HAFvJz3NeVoCAelj6fKWJfkxyFOB75mF9dRtWmB8qCos7fiiW2hxvnKU4WMGvxJQHY62TCLCaFc
rJNFnQV7Z5I9O871uOAfNFrHQubv4qe8Y1AutydxXa6AwpCBvHP4F88zYBVETJhA9wfrt35GfN0K
BtTp91HRIT+bdHRIzceCgAKaQ4KTS9KlqAMAAPcWx+xKUbUlBJquuFwe+b7FZ7wtanTemt/Eeq98
iaT7bdiif2HgApLrpAaq1pv4uxShAdvPpaw4/kDGrw/I/wEGnDel4YBacVrmCZzWsZ79vLhyQnWm
w9hE5NaaGQL8wjtPoby0RtOrcPnO2gash053nKFJtpUTl+cOvD6r928O6YuHtLKsDYx5fjRmt4co
z/EyCVO8a9+bT6Hx5ZfNsx4POPlJCCHmvlCHS6Eh6T39nfL5jD2I55M0pNM8xAsGf+M32ygE2hye
lV7FEf64wQtfW1EhoeKCC4mJHpZ+IRt9KRpYZHIBM4WzrBkWd3d3TJExxP3yeUpPMTW6eXYcfZda
hzwMTj29wo2FniYqGBz6z52atgAJkG6SoAhvAaPgeyPgCQl3KdjTFp5aD4mgLnDOpF+stYV9/1t/
IoQpouLUo2UcFj2LvZaxFMllHMvGkdsCIOQJuuzYeZyaB39UZrM9BzLEboF2vn280Pkd2F7tl/3n
tgoD2fCKYWhDXPze2jMPBLoP6Brk6UHVSWu+lGuIRXkwM8w0T/dJvWvtLffOEO8hpoo0rMIFXJCQ
FE1q8W/W2zbwFw1cWH0OmSHVOwhQlaYEdmBby4kGxIqC88mRsHZ0BCQi5RdFxDmlm+Vhc/4Ww1DE
vOrLxglnSWJ/mo4qORMhNWuoV46K3x6EB9m1l7Y/vSFaEfIaz7BPWGufTlCcD5xbEkG8Wf62gOv0
pA7Vfsf0GdPoN9RI1tS45NtjHBCniML6XV5+1iSKNCNep3PLeyze22I8F7BwtQ9jqueec2IRmwr8
ybZPZ1TKbSjYKMAcftgis7nGyVvC8D/5k0melwOommvbA0C5fzIxP2TdY884EshJzIFpf5eI5SbD
L1FqjfMBFrr/UVxWgFaGZlaZiF5angkB09XuWsR71iRqAg3ORjTnJmRjge2IQ3fXMFLsRj1hK096
tdwzgjEb8L4znoHFx8XdVcTPpR4eG86UUFHPQR5Nq/mh6fFjtLT1aebPpSFmb7hwNM3vz7rW/MUM
HrZj63lznJMN+bX4/HQc2EpTaTyGuXox9Ta8voK1548EcWZGYWJo1ZRfFMoBdEGibPefebS7O0yE
KNSeMdLzkYFWUOW2URIof6M4xtnSDmPc8h6oVJPG93tJpWSbAK1FgM+i0gJCa/ny7Lre/n8HUkyR
mtwGrFbliLODYEX0PTFmoBKmDMNL+xKDzUxpjzBUr+t/O4DRagR2ckuRAc96ZMWeSmx0Nqm3bS02
SS0phIUnc4Ei7D8MlhJcDvKztOTzXJvtHcdQoTBIEGwq5PqsoCb/1dN6ZE4UK/JEkEF4ILqzF/4u
47wOn1VKwJeJXLh5dnioAraefT3RLcs9MYII7kig7Jf7cvqn1b/kWa5MaCmBCOpwvMexSdpjrGQT
aA9Hlh/135OhEAnZVEaUu1iIjxLnzjoRnr89SFm+8XNn/YYREk8TWqtcR0Yly/9TQc4oHo6fUFO2
mEALBAZilQt9PWRt3WkreiUKCKqDnOh52gjMEjcKf+K2K3uHYUNtEwJRbbzmDk85FHgHx4P+0ew4
RqP3pYO8xeh/1JnF0KoBV0i3OONiWFVeGYC2B75Av7TcYED2yPzYjiRow+aXKUAIXr9UPC0Ai2hx
KiibWSEwgccgVKaN5ex3jpW9TLUooVELY9X7XvQ1MBYOMWpIB827q4MSuvYzcrLqdaf6w/IVWnc0
0lHdCwVaz4exXOEDx1vJ3f+DP4+gr+f1QSEN3/Dc6vDGO6BlqiZA4Y+8uzkoSa7N4XBD3mON2lDQ
RA5WQ6VjJG2k6H5rhbJCgCH2S0rn1+FZip0ya5QzjWe/fzs1tOL/A85e+0TS+Us661kY9gz8DCuD
6UgB5ZmuKr+onY+dXJDgTCnOYxNp2cPFyR5I1cg36Eq0YqMfqpz8wsjHu+hUueQ8aK9WII9MQje6
r6roEgm1kQQj3iPBWGqYYd2iUHQYgAKGxHMvV53PqfWqDeozTP2TWE1X/LWcwnavTue2Xlx0I/wA
iZluns7Mv2FEhXs7nEP0r01Hue7tWwXtZoabOAqYsmrvCNqWDmAwL+5GuxWLAjqOzaldyKgfqwqb
wW8sqYyad3n0WWpCe0Cw0TesEJ5NfI2Eq3MO9VNj78N9G6NcG4QGJfnlK/cNNZP67VBEDSAxDJRk
n0z8jQJxLPSVzeytOBmVvWGYU2TtFndKSQnsFldLUflCIuWKzvNY7+Vuxb5sT7TaGrK5F/NcYnT3
Ffvsmwc/PlAjtxQa0+adjpHzHMicnCrnIESSGa4X9TJNB8fqOfevZOu6lO2TAYmDMeXHLHZVe/KI
JW9Kw+8LSHg2au4KO7v3rDayf3n4hpvPPcxbpyTsWL8nCyDw3Q+39d8jz9L4e3NRc5uX88cb728X
sYDahNgufvHDK0qWyyM+JTJrWsqyODN9cKMKsWHKpoFg5tZCE5GoAXkWHH2MLVq6B5xEJlBZTYb2
2kA0e7SINtDKasKinAviqqqc8X+C2GTHgrHuxpUhf64FSMyls50ebi5XzG2NzLIhltW3nuRekK/w
/qU6805FUTPt0RnQ28a9RgqJ/8BrfSynM0I/jZSxam89qgYEjkUAnrL7zXi7S9ixdUfJB1iMcjRL
HDBFpSmYprMr3XojxTPZa4r37kJlM0hGHtVzNf80ddv+hA0qvN939nFpBw3/pgNnH1gNSoR7aB1N
HN8oAfW7CnZX8GG+KYX0xbElpJ18GCzEydZp3PJ5BahpdfHwttknmwlOoGX+voamwaaRqD1ZHun1
BL7ABDy9M2xHLJ9n4AMckotmxrrm7EZnu3brUe0PUmgiTlkVvuNHKm1sXfO2aDlBUATA6o8v1bWT
ThmJ1MbRM22FZEl3Fnk4CZDurCMSPQB/IEkEt0+J5tWuXR/sltYk4qrJ8SuEYCzotp3jjcivs+ZI
Do5M+KujnsSvQPErwrsu7c2FzEMCrFcixBiwn6GPHlq67DoT9Hw9LRRG0wgdCmL4Y3AzhHlqrLwj
ueCZZ942D7wZKlouiq47p0XAv/3Ab4z+uka2Qeca8oncoAVczzuRM8+lhEBzB40k8lBrAN6n09pl
MejqgcjqOJTmdbUt6tdSFT5XwE0/UouJmE0QY7/Tgus06Hx27uTjAS2hCT99bJHVICgKwrF3stqB
DTzrEiVa9+WrPRvIH2s6awzKaw8ecEZ+qU0hZRG1cVsFi+SDFQaUGq1mNwyR2PV4pN3TFjzg0vXj
0Ulnf8Xt8pQFSekQyXFVrRODl7nOUl7GQhPWINXt6tTHkBfM2HZj9H86u23DnX7J2gi+7hQFc9k1
aitIPXjn59Md2B3c0zleC7MjsFR1wM0apUIXS+I+b5n0/UOOyN2dxzhOQzNALZHTJvaoWhx1YwVj
ZEePwqwPXQk5l1rsjNiPIEWjOJS1d0jEnHrKrvHhg1l9gpUsLVXdIzgdiogaaOdUGOBA4PFG1wl6
Os/4mVsAJOBYMUtHsEPqpXWRwCD08fqO8GX5eqzwZABz6aIRyAbcNE5YX/Piuy58LLlOvx15qupT
aNIm2qqEIZ5zu6LIkg/D+Eu9eQ1pddP6AO6R8dvdUsImXALcv6Kc7aS55TBCoF5xed4kG73PjniH
5NL99jg6lGPTqAqhtr93VpNHEYnazGYUZLWpOiP0RXrPaXbQGpFjTtWP0+Uw1gkYlkNMnG8ugx2f
+cJOZWhbzhsGR9ClOWVnZzuVcGgfcD2vLQo9/p3d1fR+y2czF2y/K5/utytEiYS//db+mg9dBKnx
LuYchLETbbOM58HD+xXGXaPBYhYCocC0E476KeokuAn8ynsLg7vo7DhLv4zcaxCkbUBPCzEe9K61
OGAPdFMNPXvBNc/1zyAcDIXGPv9+rWKN70XDRnlshkhS2OGfmY8H/fsZNRc3wO7TEapSxWpJl646
tdu3272N1CLAgkZoV71fv33CMrcInEDH1ioD3psn5smEUg/M4qFEP1UDT/tqSXNMIHmqK8iqq0Ya
CKoDZfUcmv0TiQWOMDBI0HxnLkZqztYdK0vY+jUoEgX8uTPQ//wC9DU6CvxjoNc3monmr25oTOn4
hQup5e5frOe6i1t41UdsIk6eP0Tjd6VW0zI1ZT/aPu3+SSwMLkgB0+NcafkyR3gDLwVtrHIICUgn
p5sDGnuyx0J2rc3jhWY+NH+oTkVSr0NatACH8VgdgbvCI6yRQLeA4GF5podiu52Jy424azbgB4PE
vINmyLqBVRYJSlvsMnIKAsc+Si192VylCl2JllHCsHa7sF3bbK/bZXUN8Gtlxl3H5UvqfB7ztmA6
8CoLYJpEqvtPqllTqoEiXf/jTGVHtNr+n/TyPC4+IWqDxpP2kvmR9uYQPT69RWmywbFdCmKzlBIA
uUr6gSH5VIGXFyPArGzLUt/u6K9uK1ZFuLGSTqhZcfFy4TV/QLUrSVYhvX4bS3Lm7OS5CIR4e1oq
WoMbj2Vjc5PC4OAdHOjxykgMnzfvW4YAwOvqyco3rq/Ct9S6JJgk4zz4asVmSn1YBDX0Iw8yeBYp
Brd2T9WLs6+wGlXp8azxcwdkGTb3Rcu8rSq834YDfrldmC9q3FxIRHtUnZb7dXZOunmiQjFPElVi
0OWCRm7NxTGVknym9wUMbCli3R6Wf1x1hxPxu+/SZswPAcK8+7iMu12HIave/g/x3YDlJOObuuoS
R3jstcIRUyrElSgBZVUDOz160qUZeEOTA3Ef1i4N7+eVhHBZ0uLNf8IkGOOKhVahMiJvHYkwtp4d
a1nZvFLkcCxOc+qp7uOvIdV2ebE15EPsn3MmBda3xpYHzOStPQ2rDQUWDWGyH8L5v2qTKcph1f5y
ClBwre01/gdoFIdPvMyzAwkBWlWDpdWGHt2Vg8ps05VT6/iySOrHhxSvOEzKH041tFpnUiu9N0CP
tCfG4eVnlMv1qpx7NNMk7/BsdZGcwCtHvg2Tj1q3i2ZNyKSY4rFve7zIYUwW3+OTI03IagSKPm4N
I76O1sdTA+iRJGea8FsjIQ3D46V3VohAiF9oydMVR7IJV30I2B2p7vref3ophRazV6B3vmo8qra9
wKASoWVVe0TMlJFI/rbDcNQsbXcLX34cPJixg7xC+xr9KF8v1N3rirFBKQmwdEczXmowY6MSC0UC
d1CXCjZnsm6LL1ffGr166/rY6RpcOP6fUJTDgM5jHWIsfAoDHyeFoZDGvYeQlPwrQUGERqRbOHop
Bt3UHM93kFD3soQ3RBvLusACo1W8ff19pERCYDa9qedQAoPHZouHSZif+ftFE+GEYQzoiWLKbxBH
rwFh7mMoYt20NuMqKr9gTG9oZ9sOZYl0vF+T0vB6ZTxAq3E5pctt897RAc2wKmxOwYuaj3V+T4Kc
o4nQJu0o4Oulbh/GGWvs4hN2SYQdRb66n50POTxWl12W7omErDhUUgX9U8VWa8SclNoDX6584Lxd
lDXp54EHbMYwSqj+sdmFqpQQa56PbpNU4xR3eJSa3JygMtgaf+Z9PjnRKf9s1b/XaiAMZEA8auna
d30lJn+4q/ugzzEtLiNPbnyfI7oYroSWZUeLA8p8gcPNOka6ADO/jDC4kjiePGHK9tJsPdnwcUvR
k+6GyuwIbVh7lF4B2V14jrz/zu/bk6R19YbiVHn6cAtCu/14Dg1Z/XmA8rbd/wzEsOPzDEwFdpD1
MT3zedMr4tKFdUJlTIK6eHAfLMeQVW6xrk3W5V7RMk4Fl4RYBfqHZ1dGkAQVaS6sb6aqGzp8D/+e
uchKPIU7G6PKb4WG3VDl59/xxHwEstYmvA7wP+XJfncZNOmDWZ3LyqBLJk22wOXlevu3Z+rj7Bdt
OtTQEZ7QdALA1F5qIl3NiE0SfFWsguBnH5HOVZ80NijISTBOGnmGLVqU49/3m6xMuI2hmn6zwP6X
Nfcrqw3zRxssAUDDBzGyXdNfsO6MdzMWcrEb03icsz8P9bHIqleEUpoMDo/Bc4fK07j4L2a1uJ1v
sAbx9FJij3EuvYtcgLGhrINitNbJJJ6fSCbuASyd+kv8Lv5o0y2F/uVPwqgyZMC4dHO5T+eOAVs7
+wNuBG1PQR8gxBUdoH+AaSfwhGZtyZlSH0umNXJgYVMBTLi6i7VNzdVbJQCSPXwGklGGTPg7wYut
w2S/InGiLR3XT+x5XJzSWAD8NMUeToT0NVfcocYv6jWay8VWiqql0tyK+RlXTSR+nPX3/NaL5xQ/
RdTUc42F3qriXfg+5wi4W1pagzqNDgtV7cps1YyNBqvspS5+qLWjt+bodOgb78s9OThxJ7h7gMMk
K5BmRCPkOnvrp5qMoREVoU9dSq+BxytoQg8BdWjmzWSzrqzzhCnhtk8pQsDeB+Wig8vekaee+FcF
O+n5HIe6DC8nqIGwL7YIwms5KDaqxMCY5zWaDHbbkiBybG88wCAjHjwIcYeiuIxA0PloWx6Q9YIB
gLFrGSn640bBAAtn74YkEY6Nha4MNtyZOsa9LO5ndxAV0dVSp2dorR2+JGi7hlCLRtE9CRhEus4R
8eSTGAxrFMnZgdP1PY6NKC8XC4ZZYYsluHaXxdU/3/W6CFWgNLaYa+iIHm80XOuyUMUwl++10lCU
evXqULB3n/91w4Fuv/F0mZ2BR2alhN5DNv1YMG0yenYITH9Ntpnayeld2vUZncfmcHQ+E9Ru7+jE
JQ0dwawFraO+Gmd9h+LFF1R68rzqA6UKpoLUUKIh7daVcQMLqH4y1Xd+wJTrcHWwKwU/FG7gVpwy
+0V35jEwAKMEycT8Rsb7sQVpGWoFrdMkndH1EscgrZUCQwc2/k9XKqpJ/tb5ATCtRKFRmdaheirs
O/2yOSbE6NT5NrcsKYjt+oMLfHBjl9cuXO7wCdEeV3HxfH16ygcg2boFXZAQ4TGZfJ+NyK4gtGmJ
RB1oPBHvWxkj2jzUlikyAVDbydDlxjKdqLNA8eacx3SMlViAbuSaRDGg+hv6HCdKNzL2SA7+rAim
Y3jFWVj6sIdHKOv6noY1JtlGoJ6zYqXnawYfmIz2SWee0QgVu0YzXhiVmSe2xwVdBuFTe17NZjXG
iAidNnZLEv62oWZFC6zYOLkrNuZpP+h8SYeO/N3ps36Gf/A52up4Jn3Th8Xy473EdisfqTAbYovc
ud4koWaFiB5ifTcVrvQtm03lu6vBa7cA9mvPCFzot5A0clenCiO896t9ACclqW968yGWJjWISFc8
pNQ8Zb0rQ1B5tHPhCXIhN9Tlbw6JwAUtq4+cZkLdKVXwVSJxAp7i72JaNzB/QwX0cQA+lOI0STSe
t11WHiY3NroDgdVsCAjmEGF9hbBp8fJS2rmrwvtMkUbhm/wZipuIflzcYZvZ1GaYBKhTrSs7ZGl2
CqJAKT+3g19D3T5JFL9E5l9YXSKOa1C8KYF+nlEzw8MQTN0lF9EHmcNXjfrbWFAMdPBUx06OX/Wm
FvFVFV8//uI/WF2xu1NKe7ZlvMGGkHcWCKIt5HyzFSpR4b4Hc6s1zNI/LODGrlsGhp+hHWU1Odjt
l0J2aYEcZS32avGKGmrn5vLQbCkBHxZ/nV6034B0G59huWtCWONjAyjbxzFALiNay6+xTnfS9dit
FXoBhVvI77sJ0Q9adMkXv94zIWh/1chKIYGKXMf8Ry8uGas0X9tQ1/qbTq34PIC9vOO7vNua99Ps
loYsXgZeGRh8kHdiJ5Nx6/r837tXMpnvDvbcbiwsGzQA9S5QilRmO3j+U3qVCPjtTbj4KCxvcMN6
rr7BISaBzXlTW/3hwHyRWLtGZQei0s1vxxrTEsvMsFsQDqv67SpxtjxEqE8iVWBekZVHHpiz6TgR
JD230Ulv4VPhfppajjirS00rKH+n6gfrAoKvCtP9ELyONccy4uwc2B2SYqRM6CVM8Pd8c4GVqXTQ
yd2qTFKNhEivAGDn1WWPg6U+5TcZEnOtKrKcIO7vo6mKuHMklfqUn6xFbbX+MBO3QO44pQBiY6gn
CvyCkJ5uqRmfu7SMFaJVYTTBa+nEZGrzRhH7LQYs2eNaPpyapykAp9Jv4G54Og9fKwRghG87yorf
CUWMOQLTts7HinKnru3uef81827SMK+f12vYsgTFD9FlR+dGyjCQy1rHoKyWzuIMVKNBQTT2QJud
+Za1vIS/9I84KIZbv42siK3YpJEtH3LQTfDdeZObRTASnsNvcLO72TsPZN6Ibc/kevg0KdJENnqw
YZYX4EdE6gY9CPSuITFDso3DD3d3p0yKi70+BB2+inJ77o4oHCemLwKG44ev7SqA/StC/zXfBNMm
BSFJmznEmVj4u99x1qEPOM5QL13azxPX91f5rV23O7Q9vrqwZLN5sxSqOKbhJBaGgXibmojX6Kou
Ovq5Lt+cW3mOYZPGrk0AEpCgN37kWSq8zXTKvSe+CePFnWWMg1hP1fFWD4V4ClKP11V3kNSUX1gN
KYIcPLHvzbAouKtTWxvNtxxjgCTtCshqkXv8K83i9SThxLo10YAKAWefdiUj5/f4zEHI9sdQ6gsz
vTlgowIV9oj0lrFNfs2uc6m3QNod454Lumf17VcAiiTO8AHgIE18F7jBoX8XYMBLsLY3Hj223HTn
3E/cqO1TQ6m2EN0ejTCa6u2m+ZmkW5uLwnqucAZdh6m/Q4Wim48teXf+sU7Cbek9T2xv+cTjq3tk
5lOveebndN9f664xNvbFn3199l05fM9rOzCVtSN/wJmLKmGQMRZr5XfNxDttpUE/l/x89a3rYs2J
V0vVrIK2GdFGBOBvNlelDrHf6iQtk7Snns1FFd7h4YgpDEGhOcBMgfpWID34QyzZx2JyEwDGbXUx
ypVSB5T4ZBFAPVV2FgqIeu7te8S4u+bNA82IdQ5ZKkzMbY94eaCO03hNP/W8ffVCeWKs6C5MTM5U
EikeIbYZBHxMYJq5GND+3b2xjBiHaKDDFzv6CoPI9kV3rutNljuDwjb5DuRNmN2+qJNeaA/0sTrk
IU12QfghdO+EwXRXUpk/e5eh9GuCxqZdocAoofUqAJ+MoOdfESN1GjEbyULtcNE+EV85l5JiWeUG
Jr9AQXLVxLaVS32Wszk+yp4VP7VrrMeFXjhKbWOWL97tw3Y6DHj153a6MxDW2LyyUhnP3imlWiuJ
6vCY63BonCjHHmSc3+b/yqxdH3H2e4e9/mmhVQNer/UiFp8nUk/HAQgIKF4vxkfTkTLFCd8HkBsu
M8mfsX//dBi/C0jPxcVxpmhAo67NOcteg9T1DZRMhod+BJkMIJI0EcRb6I10U6UxxqBNMQM5o5Cb
UdfIwaE2IevvQpRy0HjZWfvk0ex/AHShq6VrwcHwdfvf1gQvhxxHKdcGUaBoPex0cbYJkfapUSwx
8B1toKGI60d8XIX6ab87R3BJjNXxk18Nf334qbhx/JE0lDouUsKIVJ027UZ5M4spOinW1Dmj5/Ak
0Xs8eSZ5n/I51Xs7uLfCRnRt2Yq8I+iNQNZLqQyMMCtU/reRWPghUtzzxw/R2d0Hgyi8WDlPBRsi
4e0lH9aYmItpuQBJ0sRc2jWQ/ETYq95MXNPyk9oa6VpCONxoMi0uJhtR+mTODziUYgA0cNOWCDAM
oinT/TCuT12Vd5nR0reGrUfXPgL+LZLMPY2ZHlJe9Ixd2UkiP1dvhGc8M8vqatnrk2My/iBftm/q
O3ZeSqR1auOw6ZtBUpKmMPESH+clbBCDd7GGBagLE+TuW8q8pGKBB8do2eeyKX0QzZ9TTSUo55yx
9i7RA5BleIMja0UFe2HWgxbusyRXxlpkiVtrhDTNqKmuxBStzTPJPgbG2ArujLynL461KHk3BQcD
KEYk3JKH2/Gvm5f8pky/4Gjf08cY+H2fnFgwLINyvmcLcr1leeT6UoeDZorAEgrQjWRBuG7rtKf7
OEWjRxlV3fU2rqM3BbN7koHVRWzQcQkuIZs3rCvGqKbV/zE44TnBSF968dWwrj2oUcsTErp4qj9w
Bptrcpm6dXUHnfizEAyyiDyfpgWFy81acIvA3GmNYYSTzQjSRp73uL4UkSsVItk8hIHuTwk8Ss4D
Mxz3kvV6R0mtDV0DrAdZdTmh8+WkcwhKZIcMbu45kVoi7ssqI+cW+yQfcNXg3SL/h5v1mwQtjg6C
H3sMBDh1zIoGQ3pMwmuxDhhrJAsrVCKJ6FMEPJrp64BtfnhEQpUFU1SDT/IANVvc7E3bEFxys3/9
IT8K2WkmfkFvFfvVvrKtqKOLjUsh+HN+x96TyuPpzllSw2TYlc7vD/nuzGQVgIaE8+XXjaPEX7zV
0mIZX8fNCaQPGvf/rg1DoCiBqitNmW0seClmtj0uS6CCHs4Q+RKl6jEcAKmnAg1jc9c02DUIObrE
NLnaf8h4YBt9CCVBpFbtD12JjMXvtPE3KZfYzXN3a35ZkcZawHtNRkIW/1lVciR2bY7WDfpSYin2
iC7Hl4D/sZMFdqkd/rERa/3HTVygeArlaMJhKw4xJBuNSmYIesJ04Mvhh1PJLvwWv2M/IL90sSnp
DZbWdLA80t9Qv1nt2NPuVhV3DBZ/ZgKkpeMZTqYpEe7G9eGUOhV/duK8WxygBTQQM16QgJA4roXa
6n4ZzJXuOXgSGLFHGWDLWwdmpGTz4YoKYXWqfhxVGjD2mXOB0Zj7xr/a+CdcsyOZqnr5P3K4dCFu
XGSHcAoOFC+cub9l/J1j+lQVRcVXktL+ihbWVMKI9wpdgFkP0YucurzRIjiMOdXU+KVptGfUq/wh
5HRVhszn6WJ3ZrJYbJGWFrgvfsHAnrsTMP6ROphzRQ+ZvWHUID/0yHiyXE2wG8Lx/N3vw6eujY1Q
EfWOckhmX55HDW6LeEf7bStG1p7OwH/ZT5je2OQl9nc+W9ZcrSiwKVf2lVuPRynJUK6Ft4MYPBTX
UxFUs2NlziJ4l5Nt+gRiNPxDl8Kqv4vkEE+p8lc0Fjy2zgVuudeRV9KTDKPL2trl//bqOON5a8pu
dVaRSPatTmusdYJvL5i6HpJaF1wZoN7TBHtaFg1v8R8eQanoAXAEwGMGuPRWXEnp3itjIHROWggw
psmvTdHnyjpklDOhyZt8xdM9Cc7QIXc6cGK05OBtTNBCHEtuN3oeq937WNDUV/k3dSDcrXfyiqcY
Yse6EEDi2RkPd5bpN71wJQYEL5vo8+yHkPmiyQGPyxNWX443StU9wUAzGscFSC5e2Up5reTQBZWX
YV3m8OATs4ZFW/Lv/0hua4rwX5TL7t9HaBmCT9U1CSAeX7gGaYZUWnA5HDdeOHqxCA+qhQAV9+vR
b1YThWfnsv71S1sMlXuX0ELK9349JlcqMQ4vnIwE0K/9Wfu/Rez+i9MPHelbMBUidRMddfvg5/FU
eSo4ijyWaGg67+tvN4h8UluPjsfOR+jRQA6kib6FlKOcAcdJ+yDjTFmVoO5lrfqDsyQE5+7AZWtT
OJwCGqR16g6nTanWYASHR8owa5kuO3aAnuZGtvMMusSMkanKEmZ8Y7hnGGIDAQJRlObRs6spBsHr
KA0FD5jcR8mNIHCnGS++TBb/bYNPomRqXsf/hVzMcOwlKyuGqt6R45OXOi/B1z3PMxG7UMNGvXwQ
T6OwUkOcnKCA8JHN6eqKyS6Fnhv/YCMMEFHt92sPQY4PotYvHuNyeL/jGJ3G3LSs/SkFegGNteq+
t3xamvCXgvCkrIq//m/nBeFPcB/UfBzIAOtSwv7FbdcuiqzvlFkuwiuYIZ19ZeyidrL4uP6c4uc0
oUCrHiUal/p93dmu4DbOu3ZVhzzLuP2Yav5q1+Vw7w9psx0zauU+pHrKNF5AdDXeAt+EHWq+Q+Om
hX5e+vHCscFiZkjU6W+u5CAsJ3aRH8upmJbf0+d44qfZEYWtfehWuTVmtCIW4jxD5v1syxyMfg8u
ewr++hwyqDIpX+st3OXMGCuMB27IEANPKXkkrr+KH9Pv24wzlJHcHA+FthDGcHKMX+Axp5djkvUU
NhDLxGf8eMHZIrd8tgz+Bntc1B7fR0JLDNKc8th4TwS1+vPY2pfMgv13W5F8fJtTT8beXulBZI0P
PDT49VzVZvWIIPfT2ie+hu+yfew7ym3T3XqpL2j/d+UcgVLxtRaT3Ul9atCszNaPZwdV9Hu/bxky
UAoyjxp/HUL1z4/TScEPU/K40vg9aUilIRoTlrHsJzU6pJRVR6EeE83QkKe7bYlbvnLKp+M7AFvh
y26YBciqiI+8HoUJk8wvNVL6YN35T8l0UZyTb87CjIo13BU0a/Lowe04UIms7eTnyB/EJE6zu+Pq
AqsHK8E18VAOEV3ikM0Dml82OMMIEVbOO0Hz29HjWmQ4bNLiM9NF5ZFMKfqPD7Mmp7t6FJdw0oDY
KemCisPIGKYwZiq3Q1L9BOrvglVAMK8e3PChAyRYl6aprPOf7vG3HYkG1WqSsO+uvgfrYyat4WjL
s84VYKWHG/1NX+kbI383l2XVMawPHiXgPWAEeNNst9Ky+YIzZl2YV96DVm8iSHDjxsa0oSY06rXJ
osQTipJLCfKhStp054HXLm1FUdufnkUJW7+KNftqc6je/e3DESY/ARmY/8uak8Hh8naOnXgQR+sa
KsfvTGNJX0Oqmv5QVoDpv//QnsQDuy2kk4WsSzJ4XO3wLklWFjya7paN1S0VaHj0zhPn2wGMGvdj
1ljPxJOu8ACzD7meRsWE6YcmM0nLicY4g5sF2g2Cdw5GygpRq34zrFxH1ZepY1dkCA443flN50no
jbM8CPaOLNq+aL8jggciS+bSIoS/rJB++9uTt/nOSnGIk6rF7n+hBt+iec+9y+aG9AWN0K3nrDab
tzeUCmpEpxtVawb7hxIJLHri8mP9Mcaob9RLlco4O70T5nd5PifnBII7J8R6lEHfGYiuziZGdqmG
1W8FCR0g/h07zVIqRdOdsMhTDEW8h5vwNE6aF2x4TUVCrX0Nq7t5PPKv2Va2iKi/JzG2YxWnx7id
nvdHuo/OslmQ4mOgzUkiRBFVEvP+IU+HKkxtxiGIEuz2DoQASabw3TeGfPe47lp9L2odkveBPsdi
t4T7P3pkZPk54EKYp1a6agm33avqEbjKaaBlAvaJZCwFomL7E/HK/D8BRWBB3/9dsDULMnsl/DNH
8fp7EcfU+EZHCm7EvPAhDehm/5D7Ez8igO8/sgyzS46zJ3IK+Y0K4AEdErQlAkjb47y+yH5wcIMo
ldkPRh6Ripf8uCI4JZl9KFmXKukiwnBtHJuh4dQKcttv6GC3KXCqlqD8H4Ex8r7QR1ryucM4seq8
xrHKU2/xhW3zlRgmsoz7ohZHusmGT9L5NiPTX0/gDxeeF2UOs4OAtoKSTDqUd/jtTGrAWxOcXx3p
4OxB8tIa3xgN839vRm7ddYuTq8lFy53EqyCiNXbD7ED/vQ4NW0E8zvsk8G/+61pA7WTgGkzIvvqF
meMYJxw4w6UIDdx+ZXiECADIdAGX5D4+vwBV/WOzgVWAs19ZhC1MXnMBaAAdjkwp2ifLOXspGh30
EVx61XzjsKbirRd4Sm3w2kZ7ihEdue/KAkMbDMl3XDa/Zu0bMGl+YxludxnBZwwuTLfdTk6sgMpM
E5BhgnOcY2pc1U4JrGB6aPjIU1ewMsKJ2tDfvH6YveAOpK8C6WjKPgbXprpUuGKExzeKXmdUg7/L
2QPnDQsqfwr9wG+5dQgv4E+Beou4s8Zn3Szubooz0QVK9SyKtFoXvvF1wqXk9yTGy46MPMpXvpEr
/u2/ox2l9nN9RRhu94gsRwy9L3wpaaSHSy14yaayIsdGlyi/LMxSJGiNAvJnP/447CzcAeT2TaY7
skJZZoSwBeK/E4fYVfS0rsDe0AExFKV23malH1WwFhL2nl0ODsjPr3tYwS1JYb40p6KKn59YiUEB
w9cONUbXt66bJthDRUpRdFn5N6aM+zP3JmEG78Qex0wNtF3cLkK2FC0ztbujs/EAwqhaFdm5jaZW
bn018mz+qR1ALLK0u2fsiWoceNbdLULaX/jSsklIQUEDEVf+uQaBcUgm6b+iMNpkK1hqMqYVnmBC
T9/bwnvlxi7B9gF+az9Ye7p1tLSUwlo9H71TU3G8GkVVN6tiNaGgCP8Yqyl9nUcUKiRfKZpISVG6
ft141tLFck6ARCR7AdJpl4FrD4M8oArl5tgIY2X+AJS9Ev16wbqNz1GAal+zZ+BLAc+imaAkFjWB
lzI28yuzjjVQJe5p8Vq3qmt9R7uYWIj3dnlnYEvDl7kTcqcILypOD1nLBQ+mjr+g/ewqXx4QIBo8
ZisIgk+Iefm/hX8+UT7IpXHULJ62baCVWOmypaPX9LSeGYsHEHqQVHnAuJYBbI+9Ma1eIQ2bhaP6
opB1D2uXN6WM6JvT8jTFaocj8AK6OVQPbUi8C1wDQAxDpum98QT8OSyTUiHmvhkF3SCS2oIOxA9H
l0RsrDDL00rHNXsHriLsHLVxoS1Ea8vDuCsYdIcCP1AV1MVskT8qDeGrxsm3b4GCH//lsXXDOu7/
iAwQEGxbUFXEDrolxf8Mt1EufzoDi2AfpDT8W3aYXqByiobKUO7X6U5mJMUj5kLNJsTXUpYVBhFT
Edl6Q64Zm+g2zjAbM4Yc+WNGzM4RRq3IY6EILanou0N24QF/nCbT204BjMMc4WxpvKbA/WZPJY4N
XoLUE0LaDMAlCwEw2LFJpL9/ToNARRqjSLqhJUFZAmciOeJ35/2erjQf50FZaAV+NWbQLYjzDa/Q
omyFrnOwkvw2/6WSXbrsvCPUl9gpIqQ8PXf+xo1XHe5n1QYSVO32UxmtB+7DA8YVFh7B9Vpcc+Nb
WCPtV6JkWBbF0vPvRC6u53VhTcVJEmJErtUnyhEWgP1RdkBLj5bIoL07jFPDnRxOZ9TJchJiHu0w
AFIuX17gWxRF9ltuND2Hrc9kOBJaluu+FnxgQUBQ3NqO2v8HhPc/jcItBlhfEHNEECaKGLmnkz6b
tcE3fOtjz4HKVk1X8zDNK0wTfPA+oT0/suj/4dKgsrHf7qGyPDNFrde2WD0USdH374jFiKlpX6Yq
8SUd8Ijlc/SIQF4Ca3LZT4RfkdcZjmxhhIF5jApCOIOEMEVJ6VMjLanlokXyE4yuT6qkKOxuH7VI
tkpz1DrxwoBMioWHmeYjIF3XC5x9+azET7KYqoWXNmeZXYysavbXoGp4OSZEMZpSW+5EQer28ltd
tlmZriSN9J1IKbHVFY78uLdUWXagXBnSWhRxAhuKEzny00pm78Op5Pr0drH/dFVoba1ow6wuZebW
LytTNjuLUCQsK6iOsqso60vR9qgmXSVAIe2w+leJze7I1rPZ48CAnfhxh9kbk0JZ70vZ4puBT+r/
/OVSNSyHCuiey2A2a5/j2DwEcA0QP9wAvFXLqcRfQqd6ZoAdW02bD0ZMX/fSRNdgC2Qd26Q4dv2v
6AVWCn71Vn38hVMGwk9H6fj+JFVubjMNs8ijqBghGP9PIr04W7NNzoXBdyIV+KfkaSVEInFRBGbs
IN+vFETzRpnvd43Tp1FDm/hrhYcCzD5Q/3sPuJKJplkUAddkYJT0yDB+P1IVcaxR7LSTj9z9ACow
iHPWPw1sXOFBNCPG+sB3m+MSWMVGxWmh32rCZlY1MNhUSmCOvBS020cvvPtyGRk8x6PGSHZWiFeE
qpKtWTB6VH/s0MPM+sLBTZE4nvZG/rjONpeWWuapygelfwXNUO7l+YeA9lnc5GHfMM2lmGlfCIUf
h9ZgS97Ovm9MIVQGWOQIIMgv63Ex7bZgwStiM4J/CaYGCqcMW7tUGabaNExf0jcFrdS2T7iay7jd
wZleVZObJmuGUoWpzaZbQRk0HolldybgYYefZKaplJVZk6OFvu1+qc0v/mGRIYO8nv+3MuWgUJKY
rfqH28pkpmIpXSo9Xag5LxSJK2lbOIrY/tIskhEooXAkmtGwV6GR3GxopXR5pr+uLBX7eNKAimZS
bzi3qje19Jj4mBtw+SyJxXqlluTO1z5Z4dQLUOjRX4vtB5B5WHKrdSsZSXp1j1bv5KoHsE4aueI2
9kCZMI/OwwQKhNBGK6TQyTqpl71bPXtgUUuB7HQv5Vp5SKcAjD+eiIqQF0dsem26Z+v25fn+XjsY
56OwPqJN6xMHoGatrLQuTU6qNFec9s1ys9uDZDv1JJNFsa89pURPpnMhp6l7CD97pnOebjBi6LzF
0zTVb6GHl9Uf6p3vlUXc7TnLNe0kV1Z8BzXYTkNQ9DKH8g9G3MFUddspmeN7+wV68YJ5TPszczjE
sU7455BUo7mAkM6PIW2LNlhfs0WWU+gTv/k7DmPgvyhSZdhpuZR7X4Qwq4LJmqlEeCY63B2ammlw
4O1NFlG43ezaECC/hipeY63YnyODHRECcC15wZ4cKCPp3EJd4MHuHa1YyRgL7Faccqqdr6veyPT/
f4EXUE51V4iHBn3krtl/a3iscbBAeTyzA3+cFCYehUGKRB/d2juFkhr7mlCqQlkxKw2sCCSk0Fbo
RAv17xJa5d0RtkYSJ4p0I5xywxpxr1FbPF28JoOxUUcYJZ+8D5PGP6CuKWAkRiXnTtxFTU6EOJQz
b0j4JEUjVZJyJIfOKO3RapIBJfPJlnKjz+6hikbXKoVMh9TQwyJMLRNqi17NQw3odpKTso4zjUJz
hDnx43CAj8pN/bgGgEewrTwUkPPotnH2b8ahU/k/mag7fS6pCDyykqHya6OeVhkKhK0xWyv4zuz8
DX/e+jnIIWeRHF9/I05tam/cwSwE+wfKviFX0hWZKabPdm35JDLm75x0rpezSJne0+UYtD9gJAlV
pS2d6bYFm9ShjGvsrwoCyvvTCpOeBJySjL1E0JEtNEXwSZYFA0GWQpPtoNjM16pLF0eLCiTGSWcq
c8JYrqXWrvywXTjY0Mph23Y93yu6SRW0uoVGQ4V08RgejPyO8Cqzf5+oWwnA4x4VyHhcEKvToNSd
Lg5xjtguKM62V5XvuEiQy6KmzQaUtvoXuOfEuI5nPkNOoi3oL0MYqelb4d1KLH0LNP6qY5frU9zf
ndSUt7D5Z2rK7UIyhBVQQhM1cGY0/puEd1c+HTVBVmvgKE3KFHr4mNAV3kVHWj3+v7h4FpRW0k1W
2oqukfryW+T9+v99hljvIBEnHfgrJgZ6tJBpwi5tGvY04xqKXL0XzNut49oafvL/JSsBvOx1tRyp
qE/cXtgAwxvHZAMluaWHifFII3VGkYdPKYZyOOYU0AMax9CZVWeSxMobwJjr35DMlWXZhi6U3xAq
hnA47BnwnJR7J3XpAR17O8j5YjCS8zd6wOWS/jmZKyiQ2v3Boz3U+f2JlU+Hjb9aiK3kBphgKUqo
dlgEBCeD7cyFOQuEw17hVeD6tOfW440XeljeLZ50wNeF/MTcD3Et3CqYts+f1jHcYcb39Qd1eT6U
VUKm6Q37s74RRngLg9exc28s8ijQraKHFnBksXwYNftH/K38JzDOGQRRCMsmdEi1EVl2Ek/msSl/
C76jjnllY6zTjWdy+dzLVdfLdyGdo7HQ9TqmplTAC/RYFSsbRjvhGPDTvHSrOjLp5qPnot42Cdfl
hj/lITofboeTuoNITw0x7w+WP77zRY1vHOkuvUOQGJIkXXd5Wv67eEuOlC+OKXNJ9TG8UKTYDuDu
/kojSgg7TiLQ9yex0jlJ//mHhfv0xEGpIsBwIlMPu1AmnMMco2evznpQGajWBgd+N/H1V49eoX90
oOdC1wIbeDuMAwXLGt4g7U1cNgquTldlaHe2ZFdsYF5DjqX7ddbdiMXLdxrnQsOin4Olovdm79mZ
V5H0fe9Q0D4cqtU8a8FtzaaRUkNp7BJTyfu6PriGcXovPrM/4J+kjIrcEsHoMQVOXud8G3f8kwv/
WaJqDCAoVEY83G36PhsIdrt7P0rgKmUSbK14lrlRQUQ+HdnvlSYOOChD7lTaPE48v+oR/hLyvflc
Pb94yXtpCvn4E32fdDuKTSIIMkIYBQzLtyrypDafwzlVngM9i3hrOWYgcDmCFu7Nlv1jF1uAyErQ
BKWsQ5aKTh+UGW2uxgzkEMpm+OwW+OeP1TUDbWszBfVFjyKysmyLsc2vEK55xcF6hgntlCoOgx6P
5JHmHCy5WZ34ST9S1jMFNyGhTTA1Iv+NuLmvDSrmjhs2lE8yvOREAWmx+g2wRMK9iQYIWXxjdLsB
6uWANdeIWXK97gK5tiiAnh5rRakbkmByZIbp05G9cIT0NHY2wQX63GLkZ7w+kwPNTcr3jfI0vyd8
+gtSeJuIRed/ix9OqxSA6oys4zPnigBzeVruemQICeK4QvKDpHeqqUB6XPlgoloy/TD18CulKgZc
fekmV3U09/MUUMpR3EW6hMMa1AgX+z4tb3fLY53SnDDMHYCD1uXJch5by4IopUuOsQUMBcLlHtP7
2KzL78ruubbR1a4s8mLf9G+ObQH92ZRc6Z9p1f+VrUvSZYZpE1RGQJf0b9fhq7n4Vbrf6boHHZyp
r/eXNLP2P1cfaw218sH5973Ar3p5CMmgO/uQxBoWIRfLnu8vzzu/beKZzCZt9Nf5JcpKN1ReQ5a0
YY/4Fz3zVx6Fot9r+hB7SQoFdEnjHOvksNgcff9KUvoJr5BlUam2tv9TDfS7UQ4IYBAtWdEtDo5L
JBQefasBp8E3ZjIbj58Ht4TQuq535iGEBo/xfTwJkNhqjt9Gfl/VKg0DU7Qf4CZ/BZOP3gerxX9l
T6eGWvK5i8FCqzpMAFeWWQlNvF5p/gEE3/rOuIr9FcOrx3QxBWyK+6cJxEzc69dZeU9PNgTo/me5
Y6UIXMnWVC+xQbJfk9VlRlUJ4i2SfxVFTDEQTFNz/XvlLypWd23U3/Is4etOtsNpCWIypdXd38dE
1QDTmwxIm8YR7Ye75HlvHeRDfvxlTr15goQnlpI/Teq9RWxdu+Rq8zE6aJdRXmhwnx0Vx1EIBSm+
Wje4kJJz/8spnl5SbzQceN4Xk0txoD+UGVvWaTqjQhSpi1IV8oMIW5l6vXZmnXLAnxRjcVRPYUJk
8LLgyQmgBXbIUOmfq9wyA1xjbBNURxVOZVbdV3YEKbI6et25hqplopK8PjoLB+T/kyppVIwcQyvV
TfajGnDnFhL/lyxb2XkbFr0jjIkS/EER4NYjdMkwB1tsUgP14wcp5k02WKEl53TMW2YNeKKKxo1k
i1iFpprOdja3iCEwtFdWmyAKIKZdk1FZi9XSaAPKnwDRZdZT7bmjaWmINDQtJBvkkBYNtq8pjciO
z4ZPFQtGGDjOCnKLSKFO5CpQmXuL9P/plb0ZRzA/2MLi4zElDTzixLqsqBVyUNPW1laii58CuOVN
uXMZjPYcZ6RUQesZFPxl6MxqgWQMWI7Hi3oWriYsw2XWjhz6I3cvctKDFDXBZejZpDSBFv6x+CCL
sy8zkZAM7+sXX2Sz0pmJodU0chZHZrcnzLxJ8E1mkyGZu8+9KcXIKu2NjxGomAxgLhZx2DPNV6LO
Pu0gZanvRLBEvJ64GEPzULL/uL8zd70z6IBemzhOg2Be24SsVi93UaaHT3dhExf+uBouTDReznHc
vmk00sOat2QVLQZ0m+5yI7tjCVSxwmdYdj4dicOWusE4G+193q8wesWUs+mZtfIrZ/pbeX0IQIYk
fY3/uMLtKTAXm1RlvUs2HHV5AYYtBeuYAtPNG2oVv5xUHVaE95yBJjC9615lNghrrZmaAriEiY2I
o1rt1Gpt5B3deHCkOxLeRgRdtcRXUjCv/hV8k15WaU5xkJDJAKsDvfg3dwo1kX7CJHmkJU4GZEws
KfnzAqZf7gB0dq8Hc0E68UyY1g/SFKt7ewQmq1D8k4JsOSuJngq/syYSdNn1rGhyIjpbdqZ4uE45
eDXAaUi8+FIVrcFThjVdQo2iMucfBZGRF1ZsrcfaDRFeoNrmg0tZGE+BKt0P7kr/SKRWDrVrjhN8
3YdUWGqa+uCYL/Y0xUgMiCsu/WKP1juCx7715UP8Scnd1+ocAswt5xv9q+x3CPh76JfHWHsmUgPj
rR2M/9+W9ui58vpXwLut3nxsjgbltd4HoIYDwcfbKUvJaSmXTmGr0sTjII1dLvpXDp97a3+XoENu
7Zo3LnpbmQZnpOvqr9sfHw9f+r6h5ufN00aVu4D9R3UX5BeAFaM/UiACmBTXCXYKxfqU860VmofD
Sw3LWDJLsQUdOPf1CVzZboDi6+ly5WzXap8zP0B3+b3oarCtG32eV6O1psw2LzBlePKTo9p+1BaU
ZN0rQcdON0WKGqPnrLOp4EAuhxZmCN8HN4rJ6IR3MVlK2Ko64yGZNmYW/qqo0I6ghZnMd/sUk68u
dn0J4xAJFSJ2mE4NiRURsHk59/GYbJpTfTVMUx7XBJ54xUI9eex1HT1cYwfr0RhaCclt31tPyy+p
/6aPFYgZAnEWd4LKqINN344V1YGWYZ+n/QzWbICAxKCC4HyrzexbjgGwvv6Pr3dvqHM0RKDtas00
UVLjiDO+cFELmJAxSX9TQ0YYveNJfXyn2W06GgB/atz2BGLVCOS8freqa9FVuQrynFmOh4f3cpi8
Ez6NbbSFQ/3OQv44Cftx/4o2FLWKXACGOWvxQd+0lSHZIBJDqeNBLHa6aTjtDRZUZ7NJ4bmyYAli
jhbl8ZumtVGX1hiGYYm+EL6HTHXZwMxxMVwVlfyHRwB/zzqSKMmX1NCgmp4AvWMdH+V60BHNnF4B
Xhqkm67Ft2+gADoRdwOerS1Ce79zOGscYNzs0lKWk0GEKkltn5yRPdSphczoi1yVCOkdDjVSmIiG
BjaFsBqS7SYOGBxHY5RI3wP2dTMJGCTQbJ5dRFa4yqJYbMpp29PvmEG9JUT4+/wGant7ursWHW6n
H05CZeeiqdtMzzKO1es3hrkFjS4orBjVAEh4e/D7DmzjksHF3fiMw9YaKabNGswurFScpHjX++kq
GgOFuD3HkFk+hTDtZRXO0qfB3uajpBzLBzYq8Ms6r1UIFl0FYD+3P/R8cFqHVJcvNmr1FfBHmHQK
bJI4zoCk6U2VJ3qX/sFpDrqZhIZcSL2eZAlCAIY2kxVXHH/wPb+1JKvliaVyrulbGtygbLe++lJB
nfpBgV/f8JwWn/Emnx5dCWNDS2+m9MPHbVO9fbXXgE3oIbpT0+7SCD1W/y0oTgPUsqbShxguTAnQ
MIQF0Tr39VVzfnp21tObaDdg0E0g26tiNMW6ErEQuBKsgxjL/OSahPve+Z4Daj81+AyRo8iM96D/
WJ4xyxfBWC7QOAPF6bd9svgbUkfy4nMnjjwDAm8lj4B+UKoGn6Sc6gCQW+/XI6po5n98M2wIe1pV
7ELTKTK/owG3QcuytdcJiWLByAZmQPIkBEJNlbAHBTqBfNGdSRRWD2krUQg0IrM0TXNd24tPq3Jt
v3yoSYa+ya0KIxdXvmN6KyFfhKnO3gJmuLihrLU3+RAyyL1G7iAHu28wcwrzZLD/oisZ+YM0zn6h
x57EYl7Nv+BFhoHa9Lt+QWrLNdbuI63VWMaqUSQ6y/lygqynJoimJBSTX4rH0ZidOr6wa2Z9h/zz
dNi72/6q6U/5/69r4o10Ns0jHq1IMHp8PWmcoNsPARftKIHMj045EifSVJOnfx7e8ZT0U84ufCl/
YebDxtCVxJsQF2dJNOaCtsYQXpoYicViEfTOk9jlBlpfYqUZtTT83zBaPxqTaQg5tHqmV4xx+5nS
dbBxVhHObqtoxoQbZfCxb7T5VMCqRVEajuX9XT57GDhtLK3pc4UJM+yiBLMZRoyKjTVz+l24ui6Z
nFrLoi0WIdc1vIVo4hzTl+CPwVgDAnIL8pVl16maHQhW/vnVebPfu50mOEwuazwXnlRbaa6K+WBp
rc0s9PUmuQmxJ4fdta4f3V6YBotXHI7qzdrHmacpb2bJxlWgk5hEULLHuvLKJk1td2q2Nd3pdVJU
21Jrh1mx3ZbYH6RJwD5BM12LuNBWqMLwiv4y1jHVBUaBGb1rjC0Qu/cGGaPyYqA4Zw0Pi2yNyOCj
QxuOr/yORKEGW3eTHc95B1G3zo1Cg250ojtgkrAPWzFCOJHHhJfsW6K2fWdvjKj/k0ba/r8reZCo
EZii9K7pNNM/TeZ9NBSsdyQaJU2jhwub/knx7uWKd3dkVYqL3iyyliqcUyk8IKCKtRzUcBizR7QQ
e/3RGjd0vy2u+NqYd2QNEKoukjncpvPoGiZ4jiaJsrl4bnf8qtTBFFS5d3tZUGYZlTVoQQFQ7xmI
Nm+Gr8tKKGzXVkf7FzKkFb6bkMKuR1JERLLJWX+TGP51+LC4+24WmbWudR2Sz1b8vPWUKxqAIZ4g
m45O/kgqFs9svWP8dg7FZm+WLwYpgAEExdoGppASyVF1vXft/grh2GBESfzIGTe/gVzRCjjMTrP1
zN6JaQlni+kj26UXFUqyATE5O+7CG63/+/uobIwBwnANe/U5+wdpZoy51S+9RgQqBcAgSiAdeCqC
wf0TsNEviBhTHC7tYFznaXHbwtclyRmNPIdFVsyA/cWiBVOB/QWp+ph547WfJ7E8YAvOIMQncVjO
x8pqelrXv9pa8uMDf7pUOAup8kRdcVERI3WE/fSzNKu19mG4abCF6CEkcPe1dE9S/XeWjxmHO3dZ
1Tf8biXm3fK5Zmo7Vj9R49+E33EvILnCNy3nmCqJCqXeTWzUOuK0aCg5oLlNiB43yJ0rX+xsSGcl
yduIjQv0NYsHNn/nnT/toe+CDGauE8U7JpppAHBKsdKvPCUgRf0hPAxJjJeEYqwVR162deIhuqPf
x936JwIRtiTBGlcaLL89FOPIgnYcPSaI1bXGNWjF8FlOyn5ip6bK6xSrBqOEP7sc8H1aIk1Mm3RB
d317yjgjocBa9iotYOEbE+IXsilidIyoAlSWC+CHQdyA1FpEhRWDnijmHaZeIV/ZlXURou88QNR0
kv9PnVCHS05uS966kOnUmLVytctrPceIShGXVTL9E4ioXjZYYdxsZbt0MSN9nP8hW0udz2h5nRpR
8YNj/YD9iKq03qAJSJpL4683IZrKWlJ/3zALS8UUS9bMggw8VKlXMG+s7dkrg+vGYg84NoEX1+Gu
9wANOaG6cW4mpYkI4+M/T+LrQ3/6M4+4M3kNMDmPEAJIFRTvPn71S05uHuv13qhI9Z7vLtLo7IVw
awjeU9IScJjI/XepPShOYIGsM2wf02pkbcgR3THmo1ekds9FZ4r1pnFXFK8LGQ5S0Kj1239Q+PDG
eX7QSXKZyff/6Z+7AcGWK7LxeXV62AlT8UuGYr4US/O9gYmwk2/e9EGGlr5N2OEHAV+TAq2CxxNt
og6SKFtLY0XYFl2yMPdo5JylkZajmRp1EBeG/1eMEGR28hoUB1WJ1C7ToesILyGd4ISqD7z+FVRY
iNBA6yunUjyaRnIdB4DEeo9q/y2u3u8pcuWLRaNrpRBlDShHS5pWQ2GwU8JeoHDwnnnwmJLYRveb
ijwvyL5iZWCNbULv7VbVO001vNTQ0y6GM+22c5F2a4BYXp2UkQUS4sLC6LY1q+WRaMew80Nuv6Zm
Y1uDFifkKKMyvnwJCVwTSDUfAN1MSaAg7T4h4ebux4z+a/FX0Nzn8HWD7Hkb8SlWzBEebB4Sj1OC
CB95PLMSO/+b/vSbAMv3OL1gxg9HBNBSAcGhw338zaG4fpQoRiygTXhcW1J6XOxzQH1TQCuM79Tj
Bn1G3V4bLRaIKqmWGEsMJOZcn6m72FyvWYkOl0cDEyZmDRKKLXFEmbQk/R8B/GBXaDxfxnC/40Dr
OBpFSiUmzzR5hRdEvehjdHniHH3iuaBeJymdUpZ0L5Er3FX9VnRvg0goL5v3jzZID17UVWdOTDCm
et68epAgwq2PJlpPsiT9fMiWdSQ96gUEQ2FkadwgHKC/m/94wBmuoWv6OD/wfPaxUgugvA6UG56J
8GswLKEXgd7Ugodrf11+fyu5vl7vwxVvp0kDFIyKCsbpg8lxTjYcG5ArgdzLtdosGNpuz1atkYqf
T0sfWL9uEgAkre3C7Ur2PeH3+BiA9bhIYEiPK9lL7IRD2UEC71z5jKI/crdoOHSXNY2r4SYKnHE7
s222uXM/VIcwEk6UDjeZvBsNPIcqi50DCV67uO0KBLnG8UcbOiLIH0LmERWtXR4kxr4GpfRtydlX
nBDwEUN4pikwAg/WhvKlJ+RjlqqLfpBy97wz9W4bxAGuqI3RIpO3i2mYvUd/0c9pRKSBDc76IPg9
Mseg4g0gtGElDPhp1D1dT3L4O1oC/sYOibIPkxSYlVG6APUAORYZC/wPrDRlaeoZmV5mTH3W29iD
TWVAD96+UFiG6kVBXR3p2/qu8HlnxeHov9MERHywnndoFE5DHT9BBopxIeDRX4e3RjIFS7hnQyqJ
4VjtPGJsBdOMpPDVeg0R0JAn67g3VK33/shVBQ7fRdSLyvkPKbmGwulkrCOFD6gUjcNWVGvhLKm/
nRjIMuv8Xcfgl9rmGDEMVXuXZGQqkes1Kgb3U8dw/cwtZhO27ru05qIVAEtWZsJFC9AmcKFxGABd
tm9ABjDVjCvG9nYT9lUin+YAvlEL9aPZSnyoSdDdhf3HH0NXMh54chKeilJeVYhAu71unWrMozl6
C7WF6pvd3QHl9uEbFV1rzpM55LsI4AczzD7rQQfdWERjsKToQt2qehSeOa0tsc7vX302WnPHvhQz
P3wsDE1/vj00zWPi3kNfrtURX/JOmw27wL5WvKw3MQinY9BiZFt7usrZi7mWbRIQA7Ev4VpNZ1wz
MJ/vyOUhiMBqwPewfqMfkqDgZqBJ9H6P2I/YtHKoHBFA48m9PGxTMIHsFQxWx7bHJBkZj4+nF6vb
4NWeuF1pztYpT5xyokEdueCIF1KpR7pQQzq1QPC4YbLqE9k0iXhBPGRDPIp1WZ0q0vhK4bq4UEKZ
yweRzuoJpkRJnbYJnhlgoTiwCGFshaM+Uvr9o1KvlFUwXTdD9+zjgSfh+DkEXpu0JXGCkN6rMTUK
qkubKmBYUhr2oTGrBzBamRwywsp7m3PklePE2VM5L87AzrO/czYU6qnrOhYt3FOx9mTr90do3YcL
BrmhBPhfvA+L5T78AouGt8P6I7R8of2uDZWukX17Zk9Jav7jBI+VrD9+gKwhwQctxqXs9kD0d6sC
RnI8p7DFyznU+X3qb44IkIMlOruhZMf4eNf15mnXuYBrevmpZz+Ijbb5kKG94KRrNl/ar4qyrGV4
TDLIKSdm2lJaEX1v9lRux0tyKlqWBkiBS2OvasXlFfKd1uHi7pA3FK2tR87yJ0wf0jXqMOmFP3+F
JDG8Pm58VZb5ndF2IA8fxZrU2ETjCZfe64d7F5CzFcHJCTB2pXyJS3nOZfBXMNUBP/vYGeHMzeoZ
WcdljJ56p8ote6f6OBB67lfdGot86m57avSPjTFQ0yuRjX92uF2GLE8LA+3dFZZs0DL5izur47XB
fWUUBbcRqr60VSmLr8sWxYzNuiF/oozruvi10H1YGYMQaQt7DS5z3Dxm3rtrzB7BZD6ZlfTDjW4N
GRg61s+EchVZ63GUA3LdzDDoaprAi+943rbkmMosgEAo8TS1u7Q/bYceCaU9Dy1EKj/TUjLyluuy
I/unVJRvNBrRLEvOedx8/9K4yv3OnUstaKwSPId1G0qAYQC8JkarUq9IGlgVlxOjIxJLqTDEwzt+
TbmFHXmrYPz/dOZ9qX6bbItsanFClMMvbPCVL5o8rowNlPGFUboFreYhErS7CF7H+XnIEEqkJpYi
iku6LVkU2zvfmoDhUxcdTW003vr7yf+GhZQkNxAcEd5g1juKrJ70jOiUV8aE5ZAb4dLylf4gWD8D
eVwcUD+BngumzPcb9CudNthde1+RWWDdl6XJfZl6WTp3FbToU/W33jAf2lXE9CZz7E9jKGnxfH7V
6L64qgQzv4GDn4b2WCfKlPrOqu45zXZHUMUgjsLwYB1SbTTgy2TS2ulSPHDEtfFs6OfJ+ftQLkY1
8FyOrZj97+2Tx7LZiLEoOTZY8IctI2rHQkRSLqP9yEu8HhHR+JCnrx04haFFD08KPvWfxrHnZVPZ
CvOUGGqwvFJtTPn+rtQSP9Z+UB2jz8j4NWDkAsUbu15S9Hvv1cbWuxgVujSnwRclLKyAdvCuJjSj
6sedqCohQyVNSRInfvcl2rpVm9mCZh8j5F9TjnJgy9uNNon9iCsIwLnVW5W5tVcma+N7xdVtDNfX
+sfWQCB1KTU38fljliXmuXduhZPAPCZtKekZxUAMGw1RwMeJSZr4QkYBtHOMBqNlkGP1+EDh5TWn
5vZgx9KO82PlPea6P0qWmAlxo+Z749EK5dXNNnklpyPwULW7m3YCzI3I3xu9EdIbniIVeuO4AgxV
OQ+KoPVNsWpj7bsyqUjnwCDWqurh1xBa0wCj8eIQF2vEFCpc+THGYdbr5S2yy1QrBwL1lSVJAweL
wq3mBoAiClwTcsEGEvg3/OpGejnL1BgkW8v5T6/AJCO+1lyoLErrz6S1G5O2+JmBchhamkxwrBGS
jagzV7M+E5eejEpW1isCiSE+oXyoAdYpB2VHe3AF/VasrT3ncuBDBfHmYSdxXP7BAxEmsZVO81vV
IMXPI4cgIAwclNYlag0/4c/IwvBRbjUrWS/+dwC1LaMkyvXR4EA1oSxY+3YYnrOBzkMPY95KUs8e
nIixg+/1FON82Qd1xoCUYaaEIAyrbJlZ/UA2Ks0BO85e7jj/+qBmZtE8bh4ip3ewDdaGur8YdCTq
qq1yhWMRudulFTghZF+Jia2zxwiFGYjdQs7sJcmj6y9DRCJZbRNdNN7LviElGuXfh+z+/Xs17grQ
7ir+mrwEnsauobd+pV2iA8etUWBi8xI3yrhTpiH86e1vXwpBFfk01t/30EbhIn/nbrFZosLy03DB
jiHz/Yi98h63wGUuMZOXef/ol+ioh8YSHJvXhB/753/1ut1PCkDnrLq73Y7a4GV9vVSG4DJXIxyT
JVcLbydhDGkBHCGgqfyt9Soom7xRaQn/odN7iGqOFb+HPRIr+zm6T6CCyLSCNHnLY6hCoA/r7yBH
Jg6ymFMbbV7KBe9Tw5kz+w8LhHyxcQZPYJ9RoG7QJiMoOjcIC5kuGPP1j4ITb1dlFjVCUVQblzE/
NRDvJGgNgGd32T3jijPU4ovNQW8vmDUxPz+XhNwdAiAfd7PcqLeIpxjUtINQ6MquqLFIsGehqVlF
VnJw7nIWNkd6HeTtV/S2FhC+bM54G+KJRRXONuo47EoxHqbwNLGMrsfFKiH2/gv91fUrecC/KsCp
youELvnTSjo1LkV9t7s6I8SmIzwyh+wqNShAgtjmlDMV7nyHiS2T12trEvjmwKzXoqvfPdH0M+of
eNT+ohlwYvGSBun439tPTI8UveJeksx8Ypr2pJ0/Gqc9tM6khz5vex2xP4BdTrTw89ebtokqbtvn
PM3+VPMih2/2akBeoZZ5/Icr/JR+O5CB4CzPLCJIKX0ZHM/jp3zgjVOOpO6uhWHbpVKmfPuDkJEK
yM0ayJbuj0UgJI8mVgviRhpzsem5vSs/q4PAc3ZO7crr1PDyIhv4wlgpCZDAZQYYYMVIG6wmBjn2
PwQtzRUcdD+/0oo6zJiBauusQhGHBIfrlMLilOIddRiM3wff1qnFdtljP12Fg5NNoq1ak0uhsGsK
4eysANxmrR2b4q9ypOvB0UsnzCit0maMyhLKDpj+UV5UQJziIop/tsJkgQn4rgL3kTObqByvd0ZD
q0H93cPr/kJITJwyygva8eJ8lnlbrBAOoHbPZub7YULZqlKk8meFcjh8lGxkn7RvSTTdjpcrJslF
pbDAU4m1Zew09UB2/IlNH3cWRySaOUJ04NFgkdNmNP56jpFgN2hdH4T97DYN4wq8BSSlZ9Dvnyky
WFSUvAHXMURuk6C63uhpE5pwDzdG3qtf/HDoNr3StkrUxVwfRo+u+NSzkY05DWwsbzX9qYQos0oj
N7atHiCXaWlG5XxGoyD5ZYHhse4UFk0XtZBV0NalrEGBiDTSKUuKmZoOXouuUtWqWZUREH8fSLFk
hvr+qelNm+oDA5WauFWhZf4AgC2AWA6se+fruphWjJbNNeZkt1HHR5mQhy7e713zGzci3ziK18iH
MfslEFQY9YfbaW+Gzxnufg/PwX9VU+T52kcTmqfq4iOKjtop9MVPZF/b4SrYzL5iN6Zu8V8/rq6H
pXHo3UV4bDm2HqPO0eTE+CW7BJSlO82hTJs2tRupk89xvkCmiEhIupusBxfEU9Lun3wgT0r3Hek8
1jamvKbZTVft2/sdZesfwp/ctLW79Udepoe5D03W8tpmPof1RokGpNZukGjVJ36ShguBuR+lrGNn
XnUWKxXXv18tc7qaupJCPlYblJKAl2GeaAg/khM+o2CqowR7HKT/kJHuOGRcjITlxAei+tkSB3XV
YZVUHq91R/ZgPcMcK1U9Y1NtrLZjtXZzAG6rtp9EH1Z1+mlWTpnmjhOq5T5Y5nJUvn4FCPvN9mN8
A0yWURa+yZA8uVGwVkOFFBH+NQgow1SJ9fVqJ5GIB5Rzrxg/RXsNyx+0Kc1N6Ljghibe27nOWLa2
RU/Q4gYraZsX7yMBmGoTmxMNUwPRRw7vrtrlzmI6weKLrO2F48jIHGex0k6M4r5JekkhWElzV+S9
LXJ3SPttGKLuyH1hnsWsI92cHXg9wFEsH8VtZTg0RcWBasUtmQOoMyK9Xf6ePY7BlY95YWk+kXww
J4q6diIJgmxPU16z7LMJlfkgFIZYdjymXR4IZRlA9HFRaR65Kbb/UVRcIsKnNmaevzi+qSMQ6Awv
2yTBr6EKlUMDufvenLp2JL3taz+MVUqtNbW13FR7gdP7j1FXCbBsfy8ZJ3qsoD1aAk6Oq6D+x2wd
mP1cGP8QOTiXIXsty5w2wYRxTkwSG95PgE7R3dmBCyGp7scLCmk+Dp0V002E96fg0G+yd4/Z9kUD
/5pTz/zbMFuYCHQZZAj9MomZYPSDMxCR91EYUjxa1WF88pTifzjFYUVIYXvlMn+1q4jcLbalpFEz
qgpISInNi/kNQ25FDeuH0M8rHW+Yn2IhnrS1KcWYTT2uxKbcJPU++EpMzm35lscUiLLju0wUXOu+
UHctP86iCzEYFcHRft8CqgxZb0G5mJWTwx+dMDk6tBCDkDcizmWM5D9JMBBEAf/Al8lub5zz6Q52
GNLUH5SYJ3gFi5Hvdb/Ad+BS73YidxrLP0lM+cyS/MF4CntEIj7U+rsUa/fVWz/Ezy02/o7hHZuI
qo24F9yHqeyWo2tGKEeyHX5cQK2wxzz2Hv/IXNMYRF5ROSBTmq6ITpso0YNZCZGPfZcf9EWmnGLm
i6f8w+0iEMVG7RuuYrxkkc0NWvCe8VOLF1KVijwrzSO8iOh1S0r34zb1AiFbGys5uoAvtXkprGZD
dDL4kqLfOK+4DZs2yvi094LEEjGHqVcrz0Oq7uFUD8P0FZO9rw/oFwtaXisY4Lvxy3SSr9AXVriu
LPWS+MjowizjVvPg0dT2wPciTSIcMZTQ5V8mu93QiuCBH1Ca+uyRr4kVltaFqQThXnLEXYnwTEzJ
4QsbtspWm9v/SZafSjXDQvFIECm+Wb25yr7y38wYnLq6MxU9Nq7/wvMEna3xXD5Bsz+XulBApVtN
JWp3V5iSXNdIqxj12oHKZDKqd+7N7Ek/KeecCYP3nnQlt4/MCPwMlMcYdTrHgQxJfxMEop/SawH3
/LXtGQl2EaCDQWoXSLxq9klm78IPKpWMmE6TzCQZ3WD1C34ZSAu23N25FJ1+p16xiKMdmOltR4gY
emhYf+vBY4874WEsZ3J62Ik5n3KHac2XD5rwKJx7XtsoTl3StOBdysyS/9VIgJNR8XIjcnJAsIYf
BrwFwN8KFziTlhOEpxljRm7JWsU/7tIuqO8fIFeismcffKmscAsDdR/G8dUkqHRYz0S4Nrt0v5o0
QQiPzg6/xmbF7LfQD6qKkJHHEOkH81yE5N6jGv8zNZ4whZfHRGSAUch5y11Su94dkDMEk/bOxMmw
dDI04xTkDuwz2tU778Dt7c9aO98UrF+aqTpj+flfdvNugU51zhiVC0VymNnFC/6blfSzvjzDtlbk
q2xjcEPq4Dq3uhe67vvB6mCWwQjUfVYWW2wBIok6sSuoxQkPoJ3M3MoZgrYvBX5N3X8w8B/0IZkL
nYqKWWvk9RLHXx78a9fNzSiXupnGKjkpN7ZiZC1CS43578DFGVS8LtKxHX2eZiSNKbVqyjXiZyPb
7J12+EIsa5tN4fNUVq21WqcGIbxwzbb6Dd+i6/tqKRZRLmgkxHhDV6xhkd0Cr1WtYIovaNWvy4MP
8pJd9lwmRON2J+EbvDM51/CFalEFOGH5PSM5nsa3N6oyRmrdGFdmnnYNgCvme/6xGHP+YHsQ5PVa
55BzuFnGyuNwoIrHlJ7/3DPy3ViYGoPalGL+qKSbBH0T/wu+zZmNm8i6feJOcR74P78DXiMTtCmW
BguqNWsFJzW6wGls/FuIqg0pU9D202hzRXwYKeZGHDv1OW6tjwRub4uMcXgJenmWJhnM6m0tX3au
HMrXA3DYJrUeMC9SG5794wU7gnkysTK12Kq8wpPOqPG+5oQd3sQBcl2nf73oRU+iU0clTLz+oyEA
GEOU+WTkpPWIbWf3PzHfFOayhTAtyLXWSeQbnHKKC150nSEe3XlgHGPpmwa4YR/hK2lXFpM5mcPw
GmY5zQ+9AjQGe7e2ys/5io7C2jKNH3Y62Xc1h4ourJY8vVup0zWSodqRnrQEe5BPGfpcSj9/jCUe
hYWAUYFAedaOx2rVHc9doTzxnkl3EHvDFGDQ9lf0Kl2f7lUtjMTHNvMeInu/PFjFh9gXdJBlYt5L
ijhAQWPZw/XCirUSMZfxRgOe9tNCZVCakyTBD9JThNvzkh08TviI0sYv8KOKqDzgHYD5xb+YcJIy
IxCiSUSxC4k7kbz15gew7aHL67DC9B9hF7aYl7QIFH1DAOGUXE59yt0XEOUMD67JV7u5WuJWBLhE
91688n8sa5gKrSo8iss59zsBTbABoQeGYr6WCSstekSZ7vIyNfFRhKyes/hoDpcaJJTup+AE+ejc
O7UTaq2ac5vNJUVx2Ajh0kquY9bBrilDrN81J3zXG+s+gY5/yf3nRfAqpFxO9EhPrSK/7HBHgb2/
foaPxHKe9wFDlYnYm+FwRUpJ2CZu76sQTwbek5irOYG2wxGEI2yVuvnwS1JuTEVcPPOLRv7W2iFm
6BtXwReWu1dKUZ6gxfwhXu0XFrxP6XBklL9fNvZ57bK9YpFRagi2lGmVDI3aSi8EBGPNGBbsPB2E
pequgyzC3tCqYxePlu4p10IOuWpmAHAd7+WBnnyy1cNfiz9Dek6fVk6l8sgMjg5Nx5bxmnh6Fb+2
QFTbzK2Oso6cuv8u/RFYel9nETSCqsjkYT5vFeTCKL8Bvyn/MyIT0/ZGDkzPyyTDq7CO3OFwx8o2
FZvSi+RyPMAD0HeYMYTzEIe74q3LtTdz5In1FJV99qMpL+B0XPHP9QNZNXTgiosSVR0WOc2iJLDK
XZ4jiN5zr41Nv/VBMQLyWpBav05uB+LuUIBoWPR1YlX/wdNo1DF3TdQRdQqSSJ3AclKbZNcvQqbn
95qsL2MHN84JjjkIBhI/CxAg3YfA6YiL+NksdKTZpIzRL5y8v7DpcPIZxku1MIKEogXKYc4EdIEv
Mo2V05iQsKcUdvAoQlX3MbBVfHg0QUcie6HKm8xuPFkMnxoQTTbCuq3/SesD2dTXTkZ0TLt3aU3h
z30sfwviNaJy/MvrYUNONZ9VvhcNJqQ1vov48ry1zMJ+DFdpadeFzziiBD1quhiSxbX3Xul1Eo/B
VQTGhK0Bit8hb73+VtJJcEfq3kQEiflbl1U310r5W6JRpSBC3xw6FIvpn4ZNAJ+7Ij40i/mq19F3
dovzPu6pp/hZn6DU7dgJmXRTCAxZl+wHQQJ8nMssreoycsrzZz2n6uL8QKplaZqLSA/pRp5d7ZVj
B3jwdIOILui/6/EkPJjtHsuYJjfHMWgCzxQhHQW0i7diaZsZLMxOoigQR3jQZ0BW8XyxQ4zdDtng
vnAU0CLpGfgGbNtFilBvQFwU8MDJWWkGQc3G2+TgJC2jtSmd8zCAdfoxrmOpZX7OZFTNSfQZtPD3
ASIUgKpC7QpdfORhCUnqF8LFMgEbV4FZqYmmnlnwymaExIVJ8H9H11KI6XHVnaIy7qAqApGSQYan
igWNQ+xVp6/R1rTEDHtbSKrKZhybEn+0LDQypxlNVdVd3nYRuNGmIuBPraBWDKVNwnrzxarm5z+t
HfegJDEK6tAfiAdM6vIJVkuR5Le47XI6GeoQ77kfjh6J+AF1QEawrm7SjIDUmcakAaO/hfqC/akA
K7aJpEMSxMvE8cNcq+STK8NKnp46JQ3rOKW6/xIzbEvDPLZLshu7h2TqesP0I5qqM3Td40iW4lbG
qKC00vhsXMpoPwiljfjkHDAzreD+S0Vp8jP9lhBVwbsL0qYxsqFk47qy9HiTUTQ8rRzQi2e4Kl95
2hIMcSx4uEOcUE0oNKMThraq3ENrA2tsoLVcxJPv4pcOFxNXdSvUT8ClaFiMDRAwHKJuEOPbOk+G
mgBCp5wBu3SYBhZfFLJJj/tL1c8GyfCTvvKKLJIePwGy/s8/XoPnQ/CeyxVXGxEbXf1F2JSL5L3n
WswUvbzP8evCuL14F/FQ9vHA2el1ufEcu4R94zvlQaV+JbCHXlxXJ1jBhDzCONqTLqVA2kPoO4HE
LLDxEKzGaK15WeZZn2Bm8As1aXZirzTRbF1meXB9W1PvglxrIZOnFlsAULpi9gCJ/Kbo33EBFij6
mAsPZCAaEh6o2VxE0EbpQU8Vmx8a41XcAJjWhyxVpqYkGa5ltcilmWej4ySxYLkOwQdyonL9R5JY
F+5GKGnohbSeb+CunQaNqkzbGzqIO7B2LMol3y9ENvZnp1G83sR9NA/SzR9TAXkeXz3f+29nK/p+
N+pUjCFHz9E+tR7IwXIo90zL6b28uANzF6tckLWG0JCDPPJ9gnNI44mY4EvFNSDyGFIDv36cW1EL
BRskdveygavX7pV06e+yZryeVhec3eeXnJz4ITdyv/JwGMahoTLRxHh/2zjEUX7urpvhihR4w3vi
h4izjcSPgqsfAlyEaXLC3uYiCO49PqQxpFRpAfwdTlhJBB7oZHI5HI8C370Y7TvzAkJLJsAoAIUd
Mos+VXCiwQXQj+QX67egDsKxAYocvO/pTwbtbaB+zf7BSraF09BHlAR4HOHmV4SK1JLsIR5vWXpp
1IvtQzKfdqgqfMDFx37HSgkaxFtF1Aqxmm/n5VNoevV2Mcls/EHpdFPNMQeP3qzvT46ZlaFEKRKa
+hxNLk+shP9J51zszdMMeT1fkP/4jWm1LUQS9MP7v8FXsOChsSfv7Godry6navZCa2B5kOdV9ls5
gr0kd5WSM8lrPk4mpcXi4/w6OuTosNfveIpj/lovD8TaCbaUNc3CFzs9+TFJErK3cEOy4BzG8fvY
mNbzKdG+nPmnMPMuO2IGk+7SO/0rycEKypB3WF/2BP/z3zg4lAvCqmY5qbI0YKGkxGXSRSThC/xw
dVgNYfttgKcViVLrN6YTq4gm7QWbtuJX+ySSUUK0lfDS3Spe1tcGi/YHd+4bW0hVugDOkKOn1/TE
T/9iqVEfKRNZOX0TsbzcTGslPowNiX9b2mUbq99KxNpLfsiJNtj8zLq8uiHP0wQxFqSAbrG6sozt
Lo93eq/IgT7GY9ms0mzRMO2LbV5kVBfKvOWNuek6iMdM6AHQw0MGXW3/T8u/uBJ9AmvywExS2Y8D
4GpShnNq1pdqYmVQv99bsxHDu8eU3YZYvKLcpKnzJ6xeIAfBCX3Vg9Ue2a/EgmLAe5V90NOQkhvB
fBVr58htWNxZcPmVXSOxugVeZWdaizmeewKU/UHqD1KmzKofYjVzH+BBnxqKPg+3D8UiTpVGHAoW
Qd7KTSB+v73kdg35gXOr7hMoR6E0fHYLTIlUAfXjBDieNBHXuv1rGTsvXrhJDzt9GfjSBIEvVauK
JPMk81h2G1FLvuZJgXNOkDNXJZx/UXw5aGj64ZfN9xszoJ7Wan8BXHOuMQf/YGZzmp2jNoLEjq4b
m/6L32Wm4pzO3tH5xpC1uPhDy/g4tms4FAbozmSFjTmrtM9DPNF1Nhr06XP7G4D719L5C5VpV6XB
R1pdqpzwZU5Hj7/GP6yO59DXoDQlSoHp5hTVoVEnGd1R4s1w2R69JzT9wfv2+qJ6sKJvKyBocszb
s2m8oMAHTp0q9l5VxDSrWuMnHHziz2kdBzaoDHM14SrVytdGthQZjhB9f6Dloq7gXigEVB5hzFXs
0eAQDOnIysF1Ov9gsM9/Cy9sRTA6cL/+7AbDIe1sNiMh/b0XOsjpffDnGnWNNvFBRF7mN9qxKWnY
UnYWo/2gsZ7drS4NpkrV2cPNEauaXfWjaSC1WVu0ZgbbNzn/OaYmrtbW0Os5QVAHtkF26ws5rFsO
zltxiPz4cJmshvkuT6DSWwuXt5d6kFp615sECwQOqHdCyU6UYiDQU21ewkqh+u2E01xZky1JIPrz
IC5WP2Yt1GsLayYnu1G0+B9tLs3VoYF5CEdaI67AW+6J3tN7C2hAgMWQRQLBSfzr2zAX5CHC+Cmp
QUMIyEe6fZCAhMFG9u6DYbgkYyauyEeKnCX0QMnrHL3fBMkZRQKgvMcUtU5AN72GXKPQzK++V7wy
sTm1fnEXrStYpkcay+KN5VuVZasbAuH8CuWeEcfSR4j/mU46m8CgJfRqQbGEKdWwAf7BAC9Lrwgh
z7pdkyirdgO1HSFFqZ2aEriJPvBxjyfeq3qkG25IlYYiaHeP9oWyVOCtgpP8cTAvbBGit85OTPNH
eZCm0cdERu460BdbssYdWt/rGKPov8yL6GcTl1b1N0QApVr9iNnVhCF+8wh4ynZjXMgxsW1lvNEZ
TZ9gHk8pz2vcGUT6yQqyjFcj6YONdgii5daJW7q2Nrr0M3Qq6Ttf/+uhgmjhaj/xV5R0zNWJYBR4
vS2ZZuoKsZet5CQ9101uyB7OEaYlxCpk7qRUiFqoI0EpH/vKH5Rk7Cnzudpu/vC1NQbJ8lF4tIKT
DqcTYt4W9j1UPxHB+NbwJvWJUIF76UEEeUM7/a/7Dhqc5yXbefqZw2/A0/0324vAKrzAHJsBt8sO
wQyTIW8HCMGabSht5Je7i0Bp0FRH8KKdEww74Mwv0HpdQFka+N/wCx2VME15RKCe54DB19y58z4q
EBBQ1gFL/tXK941h6vAosla85PisNYWI3AXdop5IvfKhkFhM3eEFSVT4ahKUw6Vyvp4RzgmcjOMZ
V4k4Nawc+gDF0LCAA420+pZajeoeZWBpT29qdw+hG7sG7bqk/rAHdp5T9yioutWVfvMC7oOlRC1q
ly/lH7kV2opNeQaihZFiU6reSDSJwoVRqm6g/EIARBZhGmv/SkJ0l0F+NQf8G6rQ+MksBky3Zlzm
sjUv5b7hoLV7vrmKu3grC9pjvdSC55dew12sOv20z4zbly9TZSZJQJV5zmbFY2hF+9FqWpTfFMwf
eVioQWh9mPvnFGVB0rsrwn3fR5zuftsjCQaPUqPboiy58jyCDyP86xwOK0XrHkpEvcuVoNAmZiu3
0q2ubsUkl7GA/ro/UbDhiweIKnCDz2sCU+tb2CGmFMWZk6bBaolxMQrOQAy6u1f09Cv0NbEZ2xRp
pkqkeZ08FdWtAKv9R9TW13MjQNvJGPDVAN1inSfon/9Y0+k8CiarVSlijQZK1JB5piavixlJMaUk
kz6sXBfetQrBdoZiSoTof2ZulCF/foUQyNFTexQzEqGIILlj+M4tFU5qMw7W+zFiVhxwRlx2W8MQ
TpXAzPfZFW8EVrtC3/C9Zg8A3chOUUAgyzRxsKO7cEj1u7FCy5WfcbyOOd85XBt0POPOBxzS0RyP
AsumDVwfX+p1lJBR2yPUej8lCZKXafaHZomm5ygEASuL0HlDbPM0x6sNxbC3/H2Q+D+1bsWBXR2S
g2N2zQv9MIQdSOXNocfJjKjXMoHtSUR1AY+RyHoK0ZFyIL1Orcbu7/OIL7+jVeTvMZFevBfAUnUW
6KZBqdyu8emHJzrtCe6Pq98l1dhj4LKVpYvJp6FV3A3mlCgpQOUJdovHKP3Bd+o/2lYsQCmQaGi2
bIj1arZFottUA329BiUIcxeyCFKUzeQMLbxi4Nezj8fsQGKi8w+vjz2Gzmp5SsKayGU2vLF7ySj0
qZc+pbwvL2bqD3KNCOoMnXhoyXs2ITG3KBFtXyWeDsoTayZPe/KIwebG676AE3mu3r745jJurfKr
5bdRtrTtLe6xoWXJsOrZSPXdClfVedNW5fbGY+T5zA3QvBCoxANPxsso7pfyoLNUzi/5xVulsJXR
P4Ciot2voKI9i9Tt6yEJxDP+jDKbJP/pvKZv2PkWrzdRR69oGNvbzt4MwtP6uIDEOUjZbO9W2Dda
0omqmv7YRtfUER9JZlOSUSylN/70n1Ft0OOdmTkPL/oz+PTaE7SV1GJ59U0SDM5HslAupna1ZCca
9rw7UKnmWBALueBnFWc9X6VvH7cCGOsdgJWCtBoJ5qrTI2uTVjYEaj1yCqtpDKq0ex60f6Dwmh9C
vIprTq6ALSxiZ70/L5G8+O2DAY/Rb3FoiA8Xtj6ZQZyd0dQIX4STfodb2LXAoCw6xfZP/eAqw7yP
1VEkOOeHoIgtHTi4C54NT2tkF6M1GWkw1EBeKtcy5ECKHNeBg+OUWaeT6E959Np4s2uV5VI+6AsQ
N2MVBX23xKRgkALDQHKLcyIDJtzStBp5YjofcsplpnafolH/WvPRhEfAx5PtA5FiUI7ku2G3lli/
2Kqgt5tG+5KUxknmkdi+Wq90p2UqKv8UrHs7CX6fUh31CvwyERJ0AgVcYf7aWAZpBWtt0B2KG8o0
6TUvNOKvdz7ApA9fWgoXLIiCGcGPjxA2aB2f/L4j0b6xrL3mrs2JVnXM4WZ8VFWeT+2GLgpfdDTw
B1Lf3m1Prn5oGMaTXn01zCjJ69c6ZKAC0CixyZp4NV+oIG99JfLwQ8mLxHfYmIYPsbQwh7FJOSFq
9mDH5M/mnIgbnjNne+gZ5ALlxBV77l1AGq+Y1MfkNMAW2nRfNSXsC9GD8UTBXjq+BLWjUYhLGR+f
Jn8BNDDfK1uJ0T1tgFu9SCYsXMNr04MrvWaiavgUyCc132Ymcw8CngMHNwjCahDFm/gatNSAZ2mg
3SegJujI6Q9pRuEeNWeO6Hn/7tf5mjJY/bspDMTzCF0bvuMRrgKi8MFLop+0fTycTh/K/ogitsw4
E/ftxz6kOTfXAJrWsa4od174/j2zQaLaAXT9A+JI1MKnASoUkEZE3IcyTQk69xGtzkrFzt1geWQg
iu7oFsyhm+dL4+ihd/QEM4Ahcj7Sxfy3D8owCXjBtJ2ojEYHll5e5cft0hS7E+AUrOE0NfTiF5eX
hkUms91LqMUYlXZ5L8Qo26EPPnyd9YfA44ii8jKVy1zC9gHRtI3mfdKTC2//HL7pZ9CsjIdKUfXC
fMFpd2+HhiyUe1bntll1+6t9mmMQ94kEgWBdos7SwGh007Bf4T9xNlX6LMClk6eEJ48vG0RS1KEo
PiPO2rsIT6f/15P/f1OxpbTWoXCX/Hhrj3JQT5kmgozSah6SRQbhY2uyM03EiuWYaDzoBvmZ+Ktw
mguQSTmnMAUNrxUi1d0dLu3E2vz+ZOOJCUzYtKYWJD6Po7oPkJzvI1G5nD8pmrrurHrirEfgP/wD
tVMsKqf+HHnynHErDAvtHMLS5/YqtUAR9HLsMdTnE0DDg/TlF8BMURr6IBmA/c1BXr4jVYVXTM3U
E14m8fhSM1HP0jmtt8OfQzxLkMVE6dBUgq7PgZATq8KXy7Etkf9O56Ge9iGe8XJYmOTU8JYkmSm7
RDpLmuCnZ3Pu1HeAvUHlRXt40Of452ahygKsykCVwTGcpwQVqdIAnf2r7Ty6C4X0B0n7mpVHiUEN
1mSFAZE3tu1MlCoRXvMVZWCesz48z51eKZbqHGchJ3JTPlAWVsLRCPmIZ2xckjBassQBhup8ht4z
gE1V6j0L986woBoug23yqOs9WsbY97unEU/TSGwEWvAN1KGWj39c2PwnVZOyXXymgmC9qbjbT6J3
MMN6jh9h2TjrQTmPulVthCER1eL5wxlgGC+9cApARIXQLTLhAJPQBed52EWS5Mh+z01ZHSxUkK58
jR0+NkvE/NLHGP3WaooPrdj84vk8myq76l8M0fQH1tgmKcekPMVAqap9kFzvLEWNbi/V5GoX1Ndv
3mLJUX10SdOCn5gnI8Xy4TYG2BR6yVm9au4sR1yWICr48G0Q/zcm+sw53YWb5W3/WFkgMyOHAR9Z
wBA20mm1/J0Dg5oZCGMU9DeNFcKTFsMMN5TfcpFDfSZbOGIycRK0mgf15ke9ZZKHTBchVyaf4myT
V7FIQ8fUGUgAnm30n6AF5+ATn6WDecQ0veoIRofKG7ujF/4HYi2PvrMXebOu3RQOrD/AzaehTMqN
WDJx72aC++oGGk5oD+qW+4EQ/xQvtIV55C4IXc/XTT9lGwG/eiHDJ2aOZmB1bDbLlmzbw6PNuWxV
Je4VkTX5fOkQ5YrRYh/9A7CvvDUbbw0ijIi6lRERpinEHMIMd2ayoPu9YG/4B8eIh+Rn/nZTrZci
ZFpKf8rUR+DMpoMAUZfpGxxqKQZHWvIEUXrHgKAWGysCttBn740e/7YrdE/qFiBWkuxuNIbHDbTU
kWJbbdr//ALpeGxxeBF8PTtMuWIia1OwVuu3W2BR1rtfPJKMd3CaQ5T1FwDS/lRO7fLYJ6pvSSYT
LYKW3FN3cpvM8BKIG6GMFGp/uj4L7bx7MRJlgcoYZsbipX81tgvkveCRX9xENUOuDLj7QQMV2VIp
EauA+i70QTo3mKKX2a0u7gpKBmLlAiPKmFXwzcg5/n8277K2/Vdg2ODlHTjrlkBvkiZvCTPLZu83
zRoiBCz+dcftf/7PvzEaBgUE8xSUKS9TEky5/QucKJccGRa/pqGEy7s81Qg63aTAml1iJ1SXaWux
ge/u08txhKiGanePh8unUbcaRJcps6AkTcnFcG6OfBl90lzxfyzVlTZFRhcN5e0RtyH2m7AB8dwE
V7HFOLMjfbTRaJIVXeaX5y0dG1HD3XJAMCvW09wHx3DL0Sez5aBOlaMnoJSCPEZafJpednNmIzDj
zHLmJ90pb6dqFGMFffSfUeQn3dCBpmPcxUas+dlePqFihhncCoQpW+ibtp8usMBQxNraAeOUqowL
zL0hi/k+LmLBuJGUCujraQwtTlgVgnNuuorwFRBSJo26x7QQu30jXxxD+p7Z0s1hQPv/KyZ5nShU
yy1m7DPaHiJ6qmerIFUtULQPTwnZ//PjR8p5yd4zYRsvrM40eL7cqaL6npvbQqtjBvJCemQHa1cj
Jx1Gx5ZC1hUn+HikpK++P1JVLyUiIX1i8tP1v4oRCxPT7Ge6lJO/8nqVzPj824mqSKVCO308w0Gp
FtFt/sVK5Zo1rqBrb8E9pTeC5zfTvyvMMsRs6jO726SUNtSW3mrDXLOL9mC0UWQFecyCtigCjezn
PjjRhcT9J3PRZ9/jvuastQ7CUKI+cD/gqMV6FDcUZ8K96s7f4asN9ICollA+QoUiCoU8Dvc20fQb
htqobwGuCOtzhp3iP1+9GdfaoGagIm4fPoMfxWRQxnrr6hNpM6gAFpJCHwRbqJMGvKhmtFWz10/Z
V0QaIZh9662g+zB8iyDxFDGM1jggyzEwXtSH6084W3cxQT8XsExKITX4onckhtH+QY8+MUFYd9+K
IglsuF3c4+0c3jDCtedXb5Fycwg7mNKOyxOQn5JYTnykKKm4zGQ1oyO+sqZmwcQDCian3ZeXPBUr
wKof2EvRu0pMGyTrSLeCmra8l7zvidflDoxgIIbOOlRJpGiyrO+F6G9XFrqtPyVDxOlb40PXixAG
VVGIBOOLIZJ89MgkSlzAaWapN+bcttSK/FHFn2YvgwTBQnE0LmIVWCHh66X2Bjwqn46mw2yZdsEx
+HId6J9ukHVq5X7zQiYJfphsOtqxOeOSnhcU0gfTAtN8EDlkRz40ve0DY7pHD8WBxfAw0Lpuz7sK
KaI67jx/y1He2vCn91WjrXtN3aM0td1fGcpyeNqK9e6L6UeEhjIEo+H6mEh0G7+qHPpq6P9ThRen
6cpHQBlqNPwuHnvUCSRV7w5+4LH8Y+lD4ekEyr7rzUGsMWrckHpfdOFEzUk2gEexTEb4Pz5bbtrr
xzw0Vl7hhh2oOxDd/cy7GVKRnRQtXtIbThSszx3horY8hR02BY1MWZne1LucbDz62+vh1EjUDhwi
qSYMVtgCLuB2uclzAzxUVSLXqTt36gotM21K4IzV50OOGI9Ry7BUxik6XEwbiAghn6/zyDBR8Q2J
1NGuB0VUiOyIISMRSWQt0Dg3DIkSK92wmPsGx5d50TJwGeGJFWcvfPnf61STzciHFXJv5KqKzEYZ
ShuZuRMAEhAoGctxbGVFqKkwtWxDXW9kIS34/QGYzkSTbRg8XzY2N6fLq6ow0FTiUeX3eE0FjuhH
LrkVm2s5KTjmdNNQsurbCFIfQ62xHbhoQAtas0hhBsmfchyBw1WwYfRwMEBFoO8zHNVb342RfY0w
8Uz6eFI6NTYKuSheS+cSr5SW52xJ9TAdfHL8t9gl2211zXUtEpK2ltM9eZtMg4sHoly7wFZKzSh9
WDVWXME/RL+nMotHLcUiMGS+6tGHVmoWvoGjvOR7N+HWiCQgIwXrU5H5We3fCUDnDke5mUREoJZC
10mS9cGr6wvwpdvWLfFO3wwwBIp9TqKrooYUeRV/uzdoRHa+SpRYArVbCDTmlvhmlXbSoE1Pzcnb
3S1vzkSfX2WqsQ98/ownw8AUwAoKUx1L/lHbuIG9+nVVrPGpxwiYDg/Y3EgPyCk2eirikoXKDqJR
9Q1l+aGygeLcS/MoAAXo9h7gGfc9kIk+e0FyT/HFzrG+2HGccZkuZa83+1Z5phYpjyvfGaWluW5P
LhEH0QLDw701fXmGXJIbzKs1o00AikVa3krOSsTrYYnWIofVj57M5Lq8UeLGvETOcvwalB3YRlDk
Xt9o30pmiFSQniDWgfOILE016b7pjOYf4N1XNvlP6KG2tX09YIIkxyx2DvA83TgAUj+qubSWn6Wc
16e7MtTE4uztCc3hawpvlfHCdZpWdPpt1poZRlak7mpN542jDhAIdJ8mEo+Xkq1jHdiELlYTMTNG
jkKhEmaWCAh81ieX7xCbWsX7lApItGeN8SCqWQnyYqDUhuyhY0csSe5dUC9OI8W/LD2rSvp+8sWc
E7TRB30j4xxLrL9r2uikNUL0dJLaC/GcJbEo/HDVDOFybzayin2nyqi0geR1TA0jm/q2zQjqFvr5
EdL5PisNAJMLFXowvqkahVd3qp0HYO/si0g1WuO753y3r7o71DpqEcq2W+9P5KWHV2VwaU1C0hGX
O/IPMzOcHCIfzstuMX5/NVfVzLKXzaLGZFvFLU50/DETxXvjj6Shm2rHpDtfp9hIzRw45ezvQP5A
BRNLIKSc4nzjXuvdP8ooAyGl/NQH1WqavH7Sbr6tvu1Bg23TLLeXHjHF8dD8RBnJVyVcTmkyaUK5
gqq4sXk7UEkgLzTXCMRfesoBDMcBr3KjVd1TGhXVbtAaMMjtJWeVaIpSpKx/SU8k9L877q4re18E
Q7O/VrYC4DpFIhxLjVo3p8uKjV0d5CvOJepEN/N3L3fI6NwTtGg0em2/VrPtilrGst+aKH6oIxYp
m7Iyere7OKVLbqJFPjMEmcD3DWe4yrlwQYh5LlItOXMUihu/Zl44eBiwXHuxK+Y4WqF2kRlqAKZR
HgNwIso9GiqSZJsgYSDrAWAn8uum4QrxL6GwHoVWR5sZHATaW6NICy9xyqCcYLK1rlWqCTSm9MtS
bxCBZWkOudoyUqOaL/KkrTDmns7nDgFshYhvh2VSqbTwFw3TL9DFwEP3m/7KxZEt3+i6S1oOiTeJ
iDseBCYED/b40DZNJPMJWU8fkJLNU+t9xQWlsbufoGrZZWfSM7oPkFD0jeXnn867eOq6T6XE3UDZ
x+8Sdp8gZ+hMt5LJr8ZLjjE8aggY6bY2ejY4WijdDqQiNRtaSIPlEEqf9FWQMX3genJ1CfzZZHb1
CSmFzRbgltO+R1EcxSe5Ory8noK4MQu2m6m3EA2kUsRCPr9KuW9Dg0BtwWnU+XowoQb2hZ7fWmZz
i2iO2FqrsX4DQxfMqwAz6v97tDz8K7yL5904vooSvmylxnYsb4OcjReoRTGABEjWzk5VHt2szJLj
eQTgZD4ulxksEj1/14ZkYITWlyYXkWE6uGpqNzHv5qcB5bM5x8/pOEX10u650PC9oI0qWdkCfesE
vbmoV8jNkVTSn5pTHq2NxR34ZF9t78hRkAEJoCkq6R2LtiyStwcGh3cdKtRRri9OIS6M1xXbscL6
ZHh4vxh8e0xtszLyaQWa1vnUj4QS0l43T1YRHiutptpyJLRInWUwMfOZvOpaCvoUzW2xkRwFYhUG
JpVCig1+PS7cuww+kDrQQteh67D6rwvkiSZuW0soUF6GEebypMFJUdgIzd2R4GB7KRxMc1JtudiV
HM9C4YkqAQqFKl0nM0fsumQZjxakPtpBO3WAkrSSgswNapqq0ZnjbSEWga2XI+xeWXgEIpCYKL9f
GEzOLUHVDsZuqA3mJYOqgrgsEO25WS1tOzRE82R46tjf0Mo0tOBDpOVtlpUS6v8USOThajgaPelq
Pg3uX4hUXvZY88rfw9VmUeGTBeZZdGv3fDoegXw1GjkQ723l12MzefaaIiFS4lyHQm7u39cZWZQL
wNdpYzzZ9KG/WgfOzuPdHQ4fYho+qCwUG7eUdknKWxN2aqJo7C7d4u/n37K2W9fzPz4iAfGvMdtx
Frdx+XmpGUB/6DjvP0nNhyTQrqW7Tb03E9nE8S25NtT3hVip/w/PeW3MImmoPXmwe7+TveNA9i9Z
XXmkZ3vuFS8o5CNE09M/pZxdH6OwqYc30CsW8rmadGL8gXGQpYyH9hPQmhAd2JeAR0aCgUj67wmR
VtaXu4m2Z1fZQ+n4CrAM7UbHtb622acVh4597dSg61uq8e/TIurkjGOEJnOEJKtR1kz0U+Ky8Vfi
P7uXwbqVH6JdyStNy6kYmmCSB26FqIbdW7PA6YQIvlbK9agbPc+LaDsCYkuTkY2Q7v0DoHJnEmNr
xep4RNZOF7w7BoR7KMtqHsPJ9X/PZ6Pyu66IwV8tFl3mG3w78JE/cXCsu0O7rgcgC70aJ4O3js+H
xiU6/pjZ33oHTlsmDnWwmqIlZWFApyVtGP8FqFyuyIjyOXXJArZ0uBOscVt+SeLN8/PAER/bZ8Dj
ljMqPVniAXjJsFsK0CKNN801s8baRTLakg6E5gCIzntiMGgtQ/rqLsKwG4zgGW5UWYVSE+bbzEWB
czKMdg6Yd5tUZldjmrb1yNAD5F1vEO8P8MKdEHCVuUzJ8pWqLCt9yU0GxUQeAt2QMMHxohUGSnIM
GvSz4dBhrry2XrbxclB8hbkzyNncKIOBIbxP0OilAFmQu46E6ealW/GoS2Q7gOI+XHYo3Imfg0fo
Szygc2vN1XsmXk0JaaNEvwan8LfQpTNnnRDmIdDtWALBCNI5NgZoD4xwmgLjHARS4Qgjj+kUq5D+
j5T5fTkoH2Xa52HYNgOe350fNfl1l5FOrLS54c9webujf2qdRXYARcSdFNxQYZVnJTSqtUJolPE8
msBMWv2CaaNQtV3ApeXforaEGDM1sONFTCm6QSQzYK6BVrlQrHvEbmNCMXD492LcHF40jzgVPelM
NioDnf7tI4PpkoFRXnOj2rSYlzWDmH7hkpRDuxSVPne7AjhXwoR5xHX0sPFsF8XbdGO6jdLyyl59
CoIDhaA2AtzdrHmftz/rYEv1Agb1MqjPgj7wTtRIxTm6kNDasOi3WP0gvgyghiXTLbUjjUp9o7sm
cTB8EkPxcRmsQ7nkKFIqZB1q2Px3SLSb1JbwocHW+yqPsWPQBT/rlome2+qw3vfNp5DxkK+F2A5T
ZAbbGucTxy5NhfYHALdTc92XOI4DPzqDCgzVtMyfwtwbZ/F8xYUZMfFWgKeKJoePqNo5GNK554ze
bo0tGU0v+q528yFidSL5owu/isrNwwiaQtYydtGk6qdx5I7PG2e6HwkJDMnly5C5VUvboZNSXcm9
wtQJDH1o8p2gu3npJHcNZE31nrKpMw553sb9uw14NYH9fAHdDu5kKlSkzLd1VhFKIAOvmRZQVJIQ
67vjkVjtXS6foYPf+cxdCqyL69AbD6J8vqAnd9B0IyOpFMkgfz3lH+i4eQWnh3MSA52v/HqnYCZA
hS+S4N5PLodwbQSJ0uUW377CqUsLYcCSMQnLqi1O9o7QqVwQNVJe+DWAd9i5cpCPX7RCOJ555F3K
X9aJbPFMSceJa+B9VDCP8Ogr15I22Nq87UC6zgnG6MPYMqfOrZ/2HEztgngDaGy1jjtkOUHcAicJ
idiwx3q5x6CsKIT3Jhoo+4juFekeq9j3ihdsy/ZpLP6FLb+sAc6q4CZK+O++o+ijf3rZrDpevRcq
WrpzQ0RAAw4/eW176p9VSWScCNHeGW2wScClOqpmc/2CLaAZV6z/31FYmVu0HKOKZ/FVeYhltrxk
clfJTnwiNV0Hxm8zWLsxDS5kNtv1L+E3KX7SDIbz2zBHRrKXoBHtU7E9u3m7PpQrhK6zx+lviCu4
xK0H2jfS2HENUsdx0v5kWvKRYWH3WciDe5Ru4LTC8xy7wlqKPcDj16W84qbHTV6hCwc1Fd5Wg2If
QiEotbuVgiSlzUNq//63dz5okWZy7DztcJMYch9A4LoFlu8v5sjOujJh3hcwniiTeD04aqtNoWQ7
OWoVEI2l/xbZShVey8QnD5nuXssBpj9zlD2xOqCNSENVw0TkInzPMc5HjNaPj66C1obTeebLiQG0
TTx2u5F8Gwzs4srG+HA2DW3jh1tCJ9FjjD0sDYyG8XMNWA8GTXIeyZiApJ4BvA7AcHIvpt7p5D0i
S2v97wiVgbiLzFNlVkDhFwPOIBX7iYmof1iB2ZmSDRvDQ7ex6s1RBIMnjjVZacDs5HMjqQ4cqNTc
LW1T69nwPCV1Tu6Rbfg7IQ4iA71BM2jYRKtXu1O4OqL/X5Z8z/hv/kiY+F+n6Y3uH/Zvw1Ts8OIj
QIRUkfy0P9k5VsFN2R3anoL+HCKVPhpB3C+IzKUFcM00PqFkyhf56oKPLzbO6Aa19faneu5BOUdi
gGGmGcUxbBmWaT2Oh4wO5JIAoIxs0ZNJHYFUVMVWrPYSMXjI+cqmxBPErr3xZIZguq+o1qL6Sno8
cNN7ogWzq99ZicMmU17F0HLfS7bObWeEvouwQpQfgU850dIwUryh0dNCNnxtwRyTKcsDklSWqrNj
oQVbJ3RvQw0Svm9+T+bQ3HQSuAyFtpOaf0hKuLO3EcmeZt8UALU4sGz9IDMoMLkS5CisCle3oJl9
b1mfoe97fwCo9th0qZzUiTYJE2cWnm4u8driU5AwacbdNz5L+y2vHwNQVupBzgNbPb0R9ySQxYFi
NQSZxoEYAUpQMpIet8BIhF/g8tkw+wUeQ8nCv1VSrwpNE2XKvB90Qzr+0QmDh1Epu+Ajc/MuUe/B
Aqtjg91/dXwm+7dveulecUvc6Y/dO5/sHxa2IOdLSomv/grVKwnRbp/Ss2hTr1RBkCcHFHlotY6+
F4fN13IpAr3uM0wQM8bUDmm6jS4yljJFrcW0XscFJFhPqdeVdHxmJ0DLtL2G9qak85+AGtNjT5ji
VXMKFJToE8t/AQAgSo78afCSKlAfNz2ZFGC7topv2dpHnj++4atpWXDfABwxReQbNQ0SVq/p6wtW
vol4bBb8EzlX0heBqaDGjLjPxd8pMAIECGXiDgfKPMfa6czr+mR0Yd8XHf2hwqsRVKJ0EMqx+xyy
chw0d0MMbVEwg4Ed1v3H9bjqg43UcPeH4pMYN0V37HudjYaOJEk3pqG/AhpHqAspanJuw4lOr5OV
pFrEM+AaJ7uz9LMbtIdsgzu5cW6xLiewj7uJdXC/jRwea5geIqJHB5+TyP7d6bLqvJ2LS8ghdwCB
KexdssxrJ8NUqq7W7c6ffKakV2F6A8jKWDIsOI9Hd4FAI2CelApo6HbE72tfHYd97CRY554CvlYM
Vpq+Oh2hCjGypW8ILx+RKSUV7QvZGvoS9NNUowMypkdKvY5OENeuxHjsRLgbsiYoQfQlltH6XLQg
ZWHWKzIFVCfjLEfyK6NOi+XudN7oL9hyxI/nYhAV8GbhHVqcdJhtRPXozEQ86Q7App7NRPJeIygm
A9YkG7oa5l5uIoP7/b3bWZrlcxHrmOaVp+QK7Tfe8hOyU7qNrdbUj+xOnWozhS10Uuk6R7P44tdx
02Oior+dFKx0ZfA+xuTBaN5EmnmIVAoR6DQAI/qNz7UIdXxsbvTmdB5pOZblx/M0PDwLJxmdpto2
iJzx5hbiNyMhaeLywR5WLiDv5vEEMb2gUCyO/DWWEowHK6b8TpaX9D0nIsx2rhe1gg/hD/mTldgk
gyWFmHX6mV7GihRJhpwKIrdtckdLobeBFMyC5hv9e9rgg0+uu58T3kehkGh8kw2WFVATAG6GD6Hk
t1E373VeXxLCVg2To+L0K3LUvwH+FFl/g3XevNPQuKLINH8czGgwrrrS1wLe+G1pLCwUWkZbJJCH
mQEVpNJ+BeEdkGYss7PJK7gy/FesWuMeeo29f4TaPUezI3T5tAPEFlhJ+VaW1LoD5yJVNdvq7lfq
s4x5s3HVJwjNHL/3fSLGsKk0Q1bYz+AN+eVsLANH0v0D0g6JGrH+ZtNc0wb2lFhZqrbVBYL6V91C
aHDAE3wrFoZINzgIcpD711RiJWFtx+P1KDFskHtI0BJFu9T0ivOBQsa1aLvYldOgPc8U7pzwdZOC
kvidrqADbj7SFCVtbiOs5TvL85TiULVV4kz1ngKYxCpa2e8HZaIzxhZ6ikjp0zWGACSMsDYXsHA/
wyuVJsxyqqiyRc8oWeG3rFLG79LS2VYHQRBHJyjAoPHEnQRVM/WFRXxlY5n/q82+dWCFeRgiWZCF
ow4KxkP01V4QLrqG6iB14ijP0l2Mq6RbZohVPCEvDSURV3ydEQ1UJLr6li8Y+8UkDg4AVFtwWuMv
PAZ8+IaUOVn/kITxDFL9Z+i82TLIYMM2k1Ln9OdPMMSQ/T0GL1s7JCE6EuDyUWt65pABWs1maNuF
JHiCOLPvD/vO9nojXgWzpNH6xT12Iz9kv+qsQ3sXuLvTSZSQJX1H9+VniIMWokYhH0a0ufgP7uWk
PdaQu5Ha/Ym13JQ1LvaW8g/99es8uvuW+//2qYO9L/4w42cZcO54ttYXkBbKHqCEGwPIAoLSQkru
cBo/i/EMTa9x1vXCJ8LKYRuVh/kjUatqa4L+oF71jFLO985zzF26POZ1FsT+4DCzq/B05wJdXkCn
blUgaS8q17mjDx3s9mObWCswCYGyHIoTQbbszf8kLOBQJVKg9MOhpgrzLgFbKGNH12hOFVFagkOe
EV2HSiQ2tJmeiY2OE0naiIdomEeZwyi9YOKNP3ALdMNIsgq0kGGUF+Oq+mA162bnagpE4QsM98vM
zXHdBqavUe8cXoVg1SQzpxPaiVp7TxfDgwBlHE1TWM19bENWyn9BQBICQRl84F7D4YOBhkRtY+PL
6ttUuHN1mLhky0XHX0/Li4+EGKZRjSIu8cGksRjH11hMWF7ahxTAK8W1yvqiR9FuiXc8+L85gOzj
jW+yqR+cqXkI5NcDz/wYK0QwyQZXyPslK2TlXglONCJv4kBkLAfMyVVb5Mw+DfXDYJdned4WV1Fo
LASF31qssq7LC0j8f3C1Gi+F/lm2MMzpASyrrSP8nRNO6FAohlh5AteN9KKQLUu4D3oOcAFXocvY
uFXG+fE8b64vfgaH5M24WCiTPvR4rzsKnY2pK86fkgZSxEQzBqfkxpXT8XcegCLxRcSlpsarvjh+
TBm4WODEnP9dJJ6V3ChikLLl/Zdp+5jh8PDNqI3Ec8HstsbLaOiqAeC7UHagrZRHLVDrP91VTpnG
m7QD6xMnupKUT+tw6sIM4vf8PHnRio+/4QOu1xIE0PwUtwYQx+7MJ1F0yoV9k1E7+iGQIR9i+zy2
18YZuvqFAAI0F9pJICVG/vZLwNTYKBqvqLOdoFXZkNyVfCNHEU36LXPp/LVPI/Weyhr1i29Ar6cH
o9/VZ5KNDe5cxMxqQFOdt9QxOIYNL+nYC4Lv08gaR5Uim1I9qrhgQxtJWSVAmj6bySpFhDKry3Og
Bnh9j36+L+uJu2cFp+z+6XFcuyJsli646XO17vUtx9CAI3QOs1BxzRR1njA7idqdnLZnTaQKQh4v
daxYaCU8FIRt/hRTBzCz8bsU+qby/nAE2Etg+tV/ub9wXgMv9nTVHzAuSA1oggRvPGAjLtXnpNu0
hsSSOTUK0u+eMH5Wq8NYLA18tSSybGae9Z41iVIZTSvbaXXkz6FGTDJ9h7lzJ836y8w8GUslMyeG
ezQyviJ2jX0DA5norlUEPLKA56E6QiH/XohCUCBLYXvsnxTW+22wTqB7RflM+IG59+Lflq6DbrAm
ISVhRIfmxgmVuAyCja62n28QVmeLFCuii33MMxitZqEsUe9oit4g+d6FMgbiv3ND/x8NumOgvi0a
NtAMDWGtJntS34O6hnCY5E5S71Uce8m7/vlDhmwHNaVqyyXVtfg6z1/XPIWz8EHWEHj58Cblkp/a
3xJyFKgUZHNUMskWXThygYeq8luaG9uA9TqiYOX9/NuRSL+y+dR+EsaQeLuBUGp51XEEmMkAuWtT
bGeIYW+stJwYu8538eMxLy7PCuSmCKPUuXabx5AzMQeveIqGgwU5fuEFmLEeTXU6MsWp4A4Cu/xc
rG8XN6xxruIkQRKR5np/bqPnDlpRHYAKbLXxYPInyGkhh+h1SfLENtDibsd22UYj5AjUVmy1OLeR
3Fz2gbBchOjI/v0sX4g6yYVcp7jmpKUMP4daf1aO9xnXgRJ1h3DXB5VuxaV6vM0DgkY2a1EVq9zH
5O+WQfXajp0ZSvhBUzYzMMyRhMey9mXx8ZeSQw/by0VeWeIEIifYSKm8pz3TG7CbNnqwl1f6rmIB
X2o5NoBuvRlWwTNMW12vYGUeU/J7leyVKmjNtT8dI7zEvmfjANaFGvtYYEXrN97ZTMBG+1kpAQ19
ZG2XEXsD//g/c0NkmffwfDkvrkXXNI4LWO+demJ4cMv8CncUkk39V+/Hf8FnjsmKHV769EcmDIuV
INhgKB8Scu+rx0WPXq+2S/0/8TWw7BRFYUVP8eLNJc+2IA+EGeO+MgggFdx442xW4b4pWklxDhXY
QCPb01enAOWQRTj9ikAPX8T5xc0WQ6PTaNcuPYympqRT6/y12sRWOlTIP1CSr+hOCOteDjZZwp3W
ZNOkoaNTJLB2ZSYx7E91sAn3AcF1c+qbEGUyDxQR1bbuy/SoZVdTgVHMuKX6PjSVXQu9VjsyhWmy
YcRu4LqyS4oyd9QI+qelpDyg6givGyOUtHDerNwVR7haDExEGOlhNQTGNpvEHs5m1d4mTS5mM9nj
ZzCNR17+AaeXbaOjpp5oYNW3EniIFtuNAM7bz+So2r1o8aVNdY0WzhCkPpkWnSP8aMeSiKvnQ2ij
XaXhSl5PQ+NhYsG+4ECAJSXVLsYrOxzEOu3RF4P60ELfbbiyLGRGNFR9DiBzutyAxdEG98VDkfto
WyqO+MwEEpve6C5LdtssIib3EwjvdLJS1wmfvh8mhmj8xS4E+RgG6icZCQ/d66rlKyfipFMfwoLa
XBh6VExoX4wZCD5wfq7OMrox2YajF1zAMAHM5Erl3IM0ZpogWNptEDbPJ578+az9Spqcz6ZBNqCB
ym42AfZsBUUyD1EosluXjoN3PMSf7i3/k8ZKRiUuVNg8+fWEvFx7lR9SOD8BtNNuM/59NV6KiD+W
GkfyPQGj/mI4TdxCudwq1/5QJn9BxpDpt4+bqtFk6+pHc797PKGkkY6JWMR2YRebPoi2Kx7+0e5U
xgeVc7TCzQL1XrTMn9onJbQhI0BvGY4rtFNWK4VY6zbu1sfWUUsjnqgH4xLzRoq41bdbPTIIki1W
mSRfCznBQ4RMOzPyGKpMFstBeoRw3eeLXmWbWf6VzuBOMisUHtTEhTmj1sxl55+kCKeBwdll81MK
EFIsCPuwHondLbJvdb0kmr2VEqoaZWMOmVxX3P+y/S5+LH1rWSlPAoDKHgJv2f4M+0VAVZyqhJvA
WxEvk8ixxEFNqtbAMvBvhIzhtmMcTnCiFgBpSy0QTOt3ygRmmyvlitHB0bS/YuWibbDQ0aEipEE1
xMNhvAl/lW1a+siHeENXZvqII8yR2j2DoGjvZ+JCmRZso2+oK04yZ97zeMJeYxCW69aAIpOAEBKD
G05KSu50sFNpevNQ9WbkLI2BDq7yHkp2MB0bng2NZQyEC9q81K8x4+ChS5Cp2Tfm82i0YVpfiGyY
D0f09nKRHnM1CunAVWtdctrvVSZs8I4MLKzvz+gc3JAJ5uNX4pV+j5TRpaQ8FRZtvUZCI0O8qp23
dDHq1gHqdWegAKUiXq+34hgcsE28rS+WdLaVUbH5kutIRKIzwviugpAhq+7KPo8Ln1SbUXM9vs4t
DBjuzRAVDMDcSeXJELVm/MfJ5qPOGErIsuUjoRKnIP+7rWuJtUOzKmXm+QDwyzqKzNRLvacTjNzs
epP/0Ede2rfzc6q+XX22WNPpwfp3qg5x8bZy/e6wcWoScWR9r55NZVH4B4OB/nDJzJuIQ78Ek4gX
hCkLFwv9hp3gH5FUiBbYCSWJS3NkShFsRcNSyekHiIc1oacylbNNWOtrLpzPl/uzr4sQqVmWavXi
F2/+lNSALrqJUriho0Kd545GNNRWwRUd8Iz/yAQPze1Bk3+OQjI9olbc4VT5ZVGgVA45bsSlLRRU
B8gIhc8yg/bFrbsLtZvjPuM53IEAczqIoD/r86U4pnRM1Ga4CuP9nPMCLYbm+c7CHAE77MiQGcka
aKbujBKklSYoxfDoXgrJ1H9AFZyj27u0Vjqs0wy4MNQm4cO2qYKP7YHJNkLIpJfAtHbHCNT0ObNL
14KX8oYhx1WaJ27kgpnniZ8NXsREqbzU+BWW1QkCoAUvmDVZLxER2RgvjQMUw4kSYLT+JERxMD3K
Fjt473GWaxJzFY5iKGTuESc/HEg1I/RuOs0vfHR/YjQdE6MdlSEdVKKGRq444t+WkhwA6VFIdG7C
ugqaRURhuPlUHlS3PxIi0DJh9NPItmYEEpE3Mu1BO0+0TijhjT147KRFhFeyqARSAnJ+gskVEf1A
Clsox8LS4tA9U04fwSA5FD24m1PIWO4bYFfIOD5Gf3krFzQJ4cYiQNN/me1TWC3gIKe8WcY2W1B6
Ps8ieUwKFpcBaJ2OSR7xDB9y8O/+3eX5Ns/viOyCaQMUvioB54Q2CYS0KAzTlKaEgVaVPj6dY/vX
8/O1E8RS0VcypEhmT7PR0Fc0jPY2plEWjHqDlcuO5U/FrMie51mJobVWYzDP3GVuMLv2xjRRuPuT
AV5l50vL8Wjya2RvxN7G8kl8GeIsyCEyWXnEEZUBwMz/GbxcOQ2bQOfkXMQRpHOuPPCKHbMj5c++
bljKGcAzwdz2BcBjN2XIH9d+MK98hwxEenmwQFF66VKjqxJmf3/T+86wdJm3B+Suqc7bG8yRTede
d/AJYTZZspM5E1+loSLdIAnxd35ANahzIf8NyL+zoQKwAXYj20UzM/+/f2VrtaGtBavLNSPWMnwR
pXQjehOYsc9aaww3cOnlB2mDY+1Quk/5UbjiiQevWtqMS6x83xhyEKd6quSTtOejB5f7Jzrb781c
TiCcAck7BA9JJ4R9Yzf6ukzqDstr14CrJo7g1pNNDkjqHns3QO18FaJeoVSfjeMF/fqx08pSJmDF
nT0uDsWhNy7FkViVt6bmBew9CkX1wYnZlwhf1J79/0u0mOcdZIXmfdvdDDVI8rCx7m4WeecUiGO6
1wGCqlITmcWLSorzqIp+48R5MSBzQ/xrUbA8fO16ymQGxI6vfFDGkFrKE0cofxfm9hVtcNGvHazF
PB29GXzBZdl06DF5Ew2eIUqhJj8nxItc2CNk2LmD1VxSaGeuYRgBE9AO/QWlQ4EBQwu3dGTatvTr
klNOgciKSChZvSBR1C2OSmd4SghgQKV9p4nLwcC7hJXnI/HEkBoR84e1diJuTjMKjCXmrO8Hnk7v
1uJ8f/t8TKbtSTM+6Q0MdVBjwJDNhlY6Zzv9YM8bpQklHXl6s+1VYa3HgIWI+SE4hN3F5kPApRcd
yJym7DdLJ2Y2kE/0BSQwb+MMTzvhUdP42ZHisnLKpC23q0wHz9q57KhNK2zJTSblnV7ldmdjMMGq
idLavuUT/r4uLt+kauoS7YJb/d/Jyxwy/iGZmQnFzi5WDEg6EWcsqRvgG+ZY+kiFRkzPqEHLIUa2
JJMPiM5gCgmp00d9TKyE4nHdPcLDOC558ZOhq9rnJNenyQmxduQr+vbTSFJo451YLCQe5d/TSii2
GoDnRIzoW3WYn8Xn76I0Hc98iD5JiCNaLNnPOcZ3BzSDmPazFc7qeXa9tZ7dc67sid1lLEbmmM2S
bqpY8eHKXoHCYUnekSTZJp1gI1nO036UTg5wRFx9KGQUOT2BIUQX7vW3EdPBLmGtPvsAU8IJB0WR
Gobxl8Pu4GimnqQq4LtEJUex/xF0XtLcRdM85GnURbNR/JAGC+AaJSkzCRbieW0WSfT/ArblRet8
jCQIwhBvg9HNock3HnnoCVHm5lSVrqXkMUP6eT+nvHSnIn9zZgO/7kxFoUCJBrdRtiZ/RD7/iRxJ
hxDp05iM9TEtA++UVn4g4/JIHYcCNbdHcYz+YI1wxav6JFwOGfdVtdZgrwrmpBFC35q/ElpGfXVq
wAU2uy4KFwYC9XijcFk/VjphPmC3+15ElXBrWFhnUfS0wKfmcCvamxCndPlyjYJizDcspOR+CP9Y
FU5I/yyfYAS79BjK8pRl11JBhOF8Xnx2LoLrGbnRxzf3Ldhu84oJjpicr/nLU+KtLawt0+qUutaw
Ve1buKQlQ2240XP6J86QjazUTuwCMy+vo1YTZ1KxZ4U+cKMzRgpGKb6Q6NJQbs9jrJZtGAr1z/3u
DEayfo+Baex4pJL8obP2jKVSdqNktjeR8rwczIN8OaY9KFn3aFFhhROz1xOJUcRUgvPza2EKWlzy
ijDfB/w2B7fPZ7fWIZQ6IcMQ/Y334icmuu2TmMDswdTUwGadMmGxBAQh8BCA1YvvqsJix5v0Ez2N
rbLyITGkxQ00884aW2qGgdvpZwAjOxF65SBIPdD2urw4R6aru2C+WREB+JuTYtm5bwmpstB09OIP
HpVVLQfNXUCLFjOEniNXJyn6OgxoYgy3xobrChrkvPhWJgZeZyIQ9M1YgIZAqGrD+Ve+0tu9Tw6R
wF8CrS2uY+cTs4JhHlZjXICvU7x2z6jzea4wxifC/K4iaNnl4sJUoyZJGueLbpU9YlCXFfm+svP7
IcELsaTYJr7oTVo43ZDxzanmhGyB5sceQdulsQ4fVMnS6axYgLOaC/uoowjUWFIMlg3jm4/4cJqx
woaTIyDIqSq6BpN5qF3gtbJOdA+pFxrK2LdTbqLX6bBtqupt7KcmBMMeLSXxlyzdbySvcXa95pyX
7bqf5nqx9ybgpltqjRMuneaQxOhO2OdWuaFvZp6a6w2WR7htjRpIKeRYbAD+vGlrr+vnSYOz45i2
QuKniGEjFDgDh+gHzSF3STYdPWp36w0MM1DWbSt4psrnV1U/buUNe5l/tYW5qG7tU4iuOOFTHHud
VmgWiQxQELaoJ7T8K/Ibo7dTxJi4arl2JaNRAIwbHX/BA/rx0+lPhJII1q0/rE9vwVHluFavJ0za
H+/FlomvKbkX27sfMtE1tdQHNZTokVIXusZmRMgNWFfGziXjrNxavmXxOI9EnpvstxXIbdYClg3n
tlP+Ys8k+ezSryFY1Fq0x6Mede738PHNauyXV62M5qRNEW3nCksEAFZ2hf9rQqdGevLYI0MvSsgC
NCSTdA4rDkvGWXd1Q327CL+qAGXfJKpHdKuehqA1vBgT1WYsUZj7sMBq2398Adet0fNnfkSaTDw8
upEy3iR3CKEOyPmnAf03hZNxZ28qnvqi63hJUSyFrizTxo+mV1ceS4UCaY/mHqnoMGFsUV4+Z9/G
D/NoPDmocSgxQ32kT+4yp76WhXfoHXohYERDot808rmaKkOgtv/eBVkVutF865E5cPCTdopwxw4S
1XFBCMG8yz2H68GV5mWUXOsBBn91NRjuh9cygRBH/5+ZaYrCN17X1YJONexQDy5v8HeMvsvtVHim
1Yl4ltFbcjmjpIVSfP1KVBUu0bJOoZHvqxOvLWonjeehfvzuejnoqbijVYlKCg3dkvK8XyZB4FN2
AwLarLFj4HwtseSEsBVrBoM4q/30mO2qAP88xNKpt0wfOpFkvrnET/i1lqT+M1OnBVtBo1k12zBf
pY/1xAPc2kurbZNUvjUFnU8H0e8lVuxrAM1rGjPia88NLOQDc6NS/SJNc+YAWEd+tXR+bg6KUEg0
52jDFSNRhC6WN7Gj+Z+JY3McDiggrCcPWBV9C77rR1cHbrIidDtbVxDbaBqUyScXqTzPpU7/+LM6
ONLdvLHkftA4ozz3o56B+Qmm77wCEJhWGF9Hbki9v3H3BQJFXrGPV7b0A8D0lgjyFPD7cS1y6nlD
B0AmMaeHg8RoLUedLDiQqsUNYpXisZ3amBkUUwpdt1SqtZ0WcRAXGYH2H7oxpR+YzMMy1xlhbU4G
GJSsgi3wKCRN+Gq/K7susbG116drg8kxzHOqdMY3WJmwKXnTP8b4+H6hineSb23MIIaYwxvjZLf3
7h67QFILYI4+KmnCqRIagD26Qa+690k5KNwJ8BSbOfF2PeLM9oQUghoOHRnAuN3W0jT7b7Md1Yo+
IFxPma/s97ZZE0goXVFI592jlw4vV+t9kj3POvCTo8aXQKLx74M+trRMAojd5+pVz3fH5VeK/aXX
j6cCV0n7JKKZ15vJpkmjD1j/TlZk7T3kzTeaIbD3qZDe7t5YCo1PBLkjJao9de179RQC1aD+giog
1PdXKdSwuswT2K9cTzpeANM/3Kf6BPg71izC8wdrkG43M3xGOhUGwcgScos6lAAncMgp7ak5hrPM
cEjHErD5mr4AjA4SHLkn5yxpTs3OCAw94yPQt60aRBLcgkYVSnP4pDSxmGr3pXVO0WT/YMWc4pT4
q05ef7G6/MjkAYMGs5a8eaqRFbt80TY5ZeQvQVq3Q+IACPmiQbHxkG6b7hC6GB73i4cHNQMM4X7S
6qj0FMA6/Odtpm4rPHo/adwIMnrNEuTknvHEwyhWa5JwsQl/47UeOPhnyk0+k6CP9ZpbUIllQFcs
e4TuOnjCL5b3vNrjhRGyGb7/Tv+IpAUuLyBX5+KMItlYcwCpm5/MwroL+kUfseSFTVsPNLlJc8xx
HEdqsyQLK7afuT4aWlHOqD7c3+l4g9GUEiXeYDnKZNiV0NS+b/l62zFqmATOia4r/KhzZJ5gpq/1
Zq+9w3qZw8ugKnwo/8jvX1b33XdaVjGBmHTSKvH0xDAKRWppFiq78pYocbxQcTTs/OrGoeWz3WRZ
877Ak45KkvyjaBxLvhZn3fdVlETv/VHcNvpek6tSWuw22CyrU4vCQVHoNc8XlIlocstPCYcqQDKA
LYyeiasICEvsXsYGyB2Du51x5p2rOY8Eri4Bz4oU/2Ssu4yzUqmN2PxZwsqi7MfYp4I+r4nWbnxG
pZRsVJ8dbrSNPAz92F9vXxRX7zoySvOQY0w5Plobc2YyEPfREMduA3GAbieXnfRBdv1tl89eOqXE
9yeBwMt8OXjompTnljg/Zd1Opw9O8E5nqqmz6SGCADJzJ+Ba861FGtviy4iAwpQ0+VuQwgkPCRHg
GNYzIqITfqjG9kigQf6ot0c5JI4SYZgWq90w7nv3Iz2keuyooA0K5LeXxYnqJxUNbn8+mNM/WKMn
ynTJo4QhDhtRYtrQ+O77VHbspvPoEbG++/Cud+AEFi+Jd9peM1Hfjw2VduSUWtRR4dw3LTDk2Opb
0/08fV3fcWO9MH1oIvjABfK6kRn58WD/NceqNTXpxy8odtWzIhQNgvBnVHK690Xn0Lee3a9eLBVN
v40VL5VnmkZGAGfZzp3SjaUgmf/QU6bR9HhySbe36FQcUepMVXPYAvYbrpPs2utlSoGxsKnGYQT+
oBTTn9JWWCaBlyqm1Mn3f4UQJ7qJCni3OIs+L2KiAn4fafqd787+vhQz1OsbxZI+l1gn1NphDFPa
bBbT0QNyg2JvFYm1TOhzFlavmUNAh0soH3e2lO6IkbkshLoXiDPjCQvcyvSfdJCdJsCT26/i1lGZ
R7y04IwXJMmN06UkyRqy3LEtxV8XkfZdjJc3JE41gj8BLgU/jSF9tmAcHrjiMmJpahkLDbUtrRbT
9wRqnD2oTsd+85XZGIMvob/soyJx6ObKEGrAckclnBxWziK7N6ge9qhj8EN2RMqyBuwX3fSeWC1T
fxdRMl2+ctFIdkWyMtMDDAjWsAb+xOBseUSRrYk63pS0n3T6YLVFUUYD5VmPH8lkg95uYOJhGYsY
dxT8nu04gHpLug+vfbdPkhfjmA670U1x69cWK6f+9r31araTmDUD4ydhcwsEiSA/VaLSM/xxCqDC
ZR6ZCkisdqsdqsH/Ny0P9fEdX5VJ9lUzNyHfcA2ZSZFeD1IuBRy4iHaz4HE/hH/BMFHy05JqRiQz
9dVyacmDcMYYK7LBTcSV7icwwOyjmXvKrETQxCU/PjnVVAc/V7nPdko0HxdV2BBEngZzgTfYAoMi
CL8k6TLSndS7u6pwFSSHOBEpBATPu4WT1mO8zD17nOpNqFZG1vKuNDBT0SuYMGw5E3vg8pk2mTel
kcAl/4mYHJbrxcyK2QG22fjQ6BEVPE/JTwHBB+nb8mkSk50NVj235y2Snshxv6QigbZzXCGBMTT0
fMbkXiuYWk9smFfRxHOCYWpw0E0JXrry1Lx27G+b2NLgIr0nTgVDgDsaKadyMsyFXXS7O3GYkUvD
PIq2Xrw8C4fHvoE8vMuu3z5AYeqJzrDQda1VD562CJeML1Rxdoj7qoOEGue4lyhE0ecWz3jtp/AZ
XWR2o51n+SPCuinw5NxOAiFlekNWlZrnoa9Dkr1pEwXjivRopvgnekK06mVVJjFbA8HAFTszM0TH
CLXCDTs0x72S16TKoBVRodfrKXkMkSJyvfBAOVVUYZ0wqsSLELUFuNG/rgfzJZzhNXvbugNujxAI
LpPhNFS1NtoUaKYtyKv4Gaekt+yBysX4OBkZVUIbFyeiPdhSzDAamzZRTLfVM6OWViHIniWLoIxs
8sAUIXpagv98UBTdUYTKB3VlS1Ffcdykywst39XevnzvJRsWwd7pN9feTHlqbEQlbR+NTWVY6m3G
JCHrQ3x7aDXLZXac9bmOFmaQU1jLT4JKjxF9Svu+FlRxSGKdjqhCXz+vAStrDoInLbqmcKj1nDtt
wugxc+/6BPjXz0sVK5rz2pzZ01sBV9jJXzRNbn8jf0zVVKlI3UyqEgzUq4GNm2ky+Sh1VAgFvpt8
DvnAPJhT98v1IYDe4N0s2S1q3MZGNCez50/0GXbQVcquGBGZJqzsE3sIgoxC3j3UUMqqpjdCf4Fb
vuGAymZlKZiKAewyH9+VwX5DfMnnVXrDtDP7+jWpB32Rsyl3u7Lkje7g8jFG683HEeqMYrn4UVGU
AsPcKe76Vz13rccE74tC3iAr6Ah4V3TGrgtWlztSGyj4Qiz6GhAKV/WW7Ts9GHkTD05WZFUl7oMF
oXsWfPmQBrMYkkfuTIDxWCf6BDtZKwSDJOpHaRGY8pHfvcDRQ9jUAMD7MYirDUqJfE0mAFymhZFM
xwVsKVpgAEdGD/SduHPJzzNwDGK9aWjEjJhgmfcl7Gjxv0haEvFVE7IYjG35VXQHu4aX+CtjO04U
xnLjLZRYgAPZrSHsTJxAfUYOm8s8799YNiUnCSmD9HjrwqcO5B+SKQS30oEbyGgT5SqUhbPau5HN
SbwYMmNgB6IBn2XLJW5w2ZTR1xEHGrk/0B5aZyKALFco+DsXVKh1u7+P9GglBmE6Mh5x5rwOSAGS
As/JB6lSxxGC6aV40E2/xbbg6KdPinrP2YazVMLKf3Ao9KhfXUwHeI56ItaeJHkl+STZm28g3rif
feE3DRRRvVYxjlWNVE8TVq+cBbsp9KRnXFwhm/xEA7uS3ISzDmbkCzCnmvrL0MgkOruImSdHd0Py
UxDy9vQpkiU2TtCuzxdtte7iZdYOcK33lQM6P+QLzVqjWiiC3o1Zft5gae03ZhYYa2u4gXXPTtuX
BRhi2y2cP/4IB1cm4uoYB1jwNzg43Hi/Xy0KEBos9FE6ftg++FGcR+AhRPxb3y1T6AuLkLPs+DEu
G/U3Ar3YIzUSglhPlxPdXvPaUCrYrm6rBR6rGpZJrSqyl32LRYc+jjNiL6hKZv+lfvdThjfO5lZP
g+qPUdXoyn7U6fUNCe1RDlkOA83SJU3S2AxNLq2HduVbKbw8NrgiSYZL7udLaxgSe24gDElMX3gp
etFw9S19Vg9kT6JlNb6qfW0A6V1ssS0zoYfUi3rYUub6GxhlCFWOkKUYUokD2bIiDk49QrAODa0t
9B+S8xux3eQOuZkpHk6sv8Kw+vad42hNlJS5gIfG2UpqTj3I35tSBVEWc7RFgFanWA4tr/qPHR4p
ERw/bPsllvK0XqiTRtwvHVGW0++10otOZkF+VljC1r1hah3Ns6vN5C7ydFiAZ/Eq8YfZEF8EPfMe
H1HKpLC4nwMjJS/2tbN/v4P6Qf5EW1YnzBFgqbBFwJH1ULwPh3iwm5lHfl5jQ0OXfD+xijRuuOSy
oZeIKwQwSJIljVSkGffoTTsbaL2E2AvOKICXNDtqQRT7FJKfTJkbmjbwg3i40HDLvWC913V9dbiY
DTnaM8YholeC8T/6m6www44mVql/Nqcs/R7b/KSVP9lbSsq1luCIuBJoXFMMvwgav2Zlm9PtKDpf
6xYLfifS5BJ815SVGtIreabqY+z1pb9+JhG8ge/XXz0vDvyJDL9SoO3h+ZEBqLSgpgWLE1LEEIIp
dBDxRZ0GF5eh5bTnRR324rDDLMVltP6yRYR2m4GS9NEO6gyNIcmyrqd5u53Ajj0Q8OUNP6qDLJh5
+a3IvsX8FXOt1KofGXL6T4wfzuEij8ANUKl5gVoNwanQe0nXfpYEOptN2OTeNhRTlimPU37Z7esM
+y5nhpc3K+5fcAL4Vocl9vG9+c6RKRzSPuUDVVW6daskBPMxKFjTC+uN+fZmJj4XV58jTH7KfSen
1huhrIPvHcVS2RKbbthZsDDRvwEhDCfQ4dsj+uBfcsVCMOpYLh0kFS74IoolpSdsnjthP7eGWFYp
MtHeSzAj8oaC5/Avnu7DyidS2ckckolSoBHeiVFfsCU+oUbqUHcueoKzHAFSyP7NfTMP1KB8R0OS
2m8yHcN+FN+/5V8qdfwBPLWvLoSedX2MHiFoxvSgTsSoVEtdkJ84XGm3hASxGeQsE8Kvd1nvwuv2
pW/vJ9kjuSsQCves3XzPqAhQ6lrhdrdIMj84QnvPcFFFcIupujKAOrQuXnKpEtQHkvY5TLQGr8J7
LfUqR2KU7BoUePIPLJrid0EI9YPuF4qBMmuxWYrGQf0p6NRwf/kU0Bf13y5oSX0fVPGsP7JXSf2z
wg4QOJoA802sCPh6OLUIUnRGjsCbGMIuHsZxsycA9ZzQHh6C1iw9G7ab5sRYnkN1cHkCOfEhjhzw
0R2Ep7nSVPqdPiEgyxtfq8vJbI20O1Kzhj2HL420s4ot/h2K9iDrjRM4gE3504pSeJsrpCSQLksW
WoD62s4eEB58rEfpASs9RNacSxjySf60wz7id9jDBNJ1Jy8/gmwHa4VmCqUlKeTTwtArONm/pjsy
QqN4/u5nVN+U2ablhs6Cy96STZ5kERACuC0kvTedf2XkfiZzvA8t7LF1NPnyndPCUnl6xOFHSBLE
pEgGqzv8RM0I20aeaTVAJY2PYrSIUoNfKIRvmEY03MtfD1mqfr4I+WgvvGMLcNc86kVrFJTSXi7b
frw3Rye7i1xqyhmEhl9ti6LWrhNnM5DyrS5HS7UNCopRDn5eD3QLGGFCgqKkLvt2GgTY6pWPbWYL
49AH6DzpszX29kWBlz9ZwXgz1NgZ4Glvz8Ab6QKjAhS2GLQzbqDQOHu0bWeRJ6Jps9qiAZOw/5Ni
SxSQN1m3aZinh7VwwHDmbdbcYe/Bpd2UApx/2dbVhS52dAYdToxTcWUuLInFCg5l5NHa6ZEc7vCF
rmJfZBdav9XM3FKcE2fdHS9psQRwdUHOXNTN6k70qxj4pttNk5dzSnnCun/QQJhMfGC5yeNzEU+m
FFuzAvc9Zsny0eIy+5G5z9OrlFyx/jFemDQJuowyPga4qNh/rxKFqUL5ec2KKJogVdQ6ze7sCWjv
/4gaZgHWW6EQpwQ5cVEB+mZQVsqkqpl5ZcTo9t0RTZ1/SlX1R5jPu5ABwX875cDeJJ/7bKlGo1M1
JmxERGdlh2Vz4AE8OzQ4x5IBEWRltXiNB2L1DmZ2bVkP0OcZ1HCcubO4o83/qwiqDrDKv6e3aNRI
53WBYTZvprQLI6OWzURzJzbYfsiWd3UDbZFYdGwTWHwy/J8hOjvPGApRdwRQUA0MDsECtClt/8wA
via6vb4RL+iY8ybrSGQa0VultfOuXdch7mStRoIfhrkfvjI+hYytepTnW9lgTIYIxMwDPlQzVfM9
3ae0CizrKY/oB04iUECGeb/KaTKtT93rpFSlkGIeJhhCNlxd+Lc5mVUlUg11pvjBzuKZmDEo7Ku6
KTZQkPrwtRFr9TVzdMRtIvOo/eiHcTHfVzKT+265cjN5OGDn5qIGv3YaeJ+psVQgDk1CeV5uzhAu
gyYBRqvB9k8oOXVjXclks411UnNsv+I0UosSWPKTHxJvE2UyKiVfRH27giyGXhRVb4BcHfyiNSGP
QIpUI+Ge1N/60+lFQha+vr785HS3DEd7EoRTBZQbkzRH/D1XbPFQ3YAxwcHTMyldcyMuCfiO2z+p
xDEPphUqH0ykDhyd9H/8cefWND4IYzrJm5XvFQ053b8B6b6f0hHcy483WX109gTZFaIv0iC9XCAC
7vetL3ORiHD1GhYqa8GMaBXqymF7UiYrIWS4cpre5weL0XWu1GwjOyBlElOauXLOFj/x0KV7PsBI
8eSrZqf/IVqif+plusu2k/ZCMrvhB9+BTJ3z1ASiDEjvRR2LkIURNcy2ZZvUMt3l21l7+ymXlfO+
vcD7Y7BpF+qfNsyuzCzmbMRhbNFc1Jdz0zVRKkRLjENqIoSdTu+ZReCK2kOUIJRtUfMN2P48QZs8
6rYlmythYB/cuwrUiCn8Q1khcquZGt0zrBJGiLDN7cj0hbZld4WE/0Qyu8bjpD+rEyLPxH9gSMun
7yhdoTtiMoyFySq27Pc/GROLGgS8s8Di8kfA49POOfAcWez3LTZJrJHg5tGSXXJ4xp5Wl9ZID9/L
qAOh2TfHNOx16aCE4hpic43Vzyr7kELSjffHb4gkbOPTcVM/isE9EUKIHBcXJnpnwqa7dS2NjMos
e5eEKBLAbY4rssaC85RfsvTJss5XpZsfm2sNPOhH/UDEP6uucBT7NTTW9iftaQ79sXbOuIgx1pq+
5s+TnFiViebyC7boxx0FaEXBUJJlqh2WDvZ+LrXhTSm6tm0nZxVDaFiunG9NYzVhHOfToHmNlry2
YUPnzN0AaTG2HDZonFJWngphEXcONtwArE4iWmKaLm+d4KiQfedisNWWPzLUT9AZwthglX1Uc4Fa
k8toOAbeykUU21s7F0fTLl+d4yLlNmF5y4ssXc2kT7ckiaa9f69496UNRSeXsUNoeJd7Zi9SjydV
53vTzVLCSyu4RDpGpuFxsndCK8lz0xX1pnYQA6lJ1PRoxPWN2MyUuVkcyoznKxz6SmXsTLUxR6Jd
OWlisdIQ1CabPH3uCOaLWTVgzOCsNC/W0+/Z4cTeaglaBROb9UbdiNZmc85/e1gMdS3jOXKLpXa8
Rn9NJhprebuJc2xJoHQgIovSC3KNoXADFr5JY2iLv4sPaajKHVsE/Jy6Lxzqo7ye5Xw6Hj+P5aSS
ft5uoKbVVNQQYqdR0UyQA663iTBDA8FNoG/gdz6g4IRQjDNeNDc9VnGXaw35OCxhUzRQ1TuvDsQ6
PAgPz7jLtHqfq4N0DHbtoGR76vtyiA57E9K+eFxCZXAkFIjoSHkEtiH9nSeavqOediUB1Bp1P1Jx
o8ELzeDbgPVCM255yZrZGpz3OTmqaCjcTv11hupVTjZ98GUuU87Rs70Z3hXjbrCXlGVXotUfTkUu
TcKbhjK4Jrr+uUJQNd6lTv4S9ede9uokwrbSwvbNelrDl3HKypMPBmshtFMWtBq9dgZGKb0ZGwhH
UtEmRokuQXEn3UqxfKARh36vcFw2gZfw4511f1HTF3gG7cs9CiG3FPk1R0xRBOFwPSbSPI/ZTV41
lFaD5LtGpCQ8Zw5CtS9ajNB/8aeaJ/LpA3F+BILTe0xvueZaeKBYOrKFNOhxbZjT8Ak/7KCWtUrr
492viTzWBXQl4uW9yhNusWQK3PIzJ4sWPQAryi3vezoA2lZFlOvyy1wsxZNQWbtXRB9n6PqPKZyO
62pnSNYbd6sVFr4sxCoafcmodaOumEZZ3GKVLLemkQnOenDEPJ3xa9vDq0qTgL2aMc/5F98xmMw3
Dfc/QMckerTmw8MCwNSbmIzhYp3+mkD7ZaK40iJfqIciUPFhd0dlUQm+Fg7YlEQ8U99qtB/qO+Wt
3xWsVn7/7YOk7wN8a3hmRgDU2WBNUnkX9hSRRLB3ahfxCzXWx8QEqk7Amf332CvEoa5fnVycAtN2
JJlQ5cYbHg/qknPfPlOY6mK5ST09b+pSaD6K6EFVhBlYE99RduIcrKAjxu+GK81q9LwQk9PfQQv/
NmvETQGJREsfaS1pB1XlZAJB/JlKh7QLMdG/ytCb0xEoZEFB07x/6r74kTkZGTg7LA2s02dh322L
MR25h82wR+Q0P9vy6gZlKU0MeE9NTpyKxec25xlYMaG7qFHsUSFFWjAsqM69EMRsET5aNtSUlfXo
aKdivW/E5VI6m65fDk5i3PehrA3oXAzO99HgvPDb+Ral9lseOEhxH9gi0LwkdfaQm78JKEYLGs72
iLh4Q3kMNxhMdbmDorubo7FdWE1mH/Lydyr3DA6qK4LqkWQeLqZ0VfaeNU/3yIN2xG5akzIxeB6G
45lSLePYMD0m+3UubGRQp36/rG0hFs13mmn1eOi1ujTFb8heoPteNPhiLHlilbeLB/O5de7tCtbg
l/SkH3+VZDCxuQjloRdOa+KtKXOxkJuTGJ8l7JUTc9LLvLu0wxlYNyqA3eGhQ4A9EWDgkfzrsk3J
LRMXfhls17ZDDzS2f9O7EXRddPkDk/eNWbdLqk6yu11zw9ppqtuoytu7euNL4hwTGok6UTCq9iry
wZr+iwEkeZqXG26I0w5NGLLieNwnZ4qH15rWZKDTG/I8x9wZZL/lHtjSWLBKheYOvvalZiwSL6BE
l9D2PMybJLB6H9U2DEiAruje7QlwZALS9t/cCCLrf6QGW8MJG7bd98aQfzk8txYtvfKfS4BYdC0N
TDsyzt6sFLQ9TZVdrabScqhCPG6g6c921T3JMvHYyiCn3EQCijJo/HpVpdicTp6muAv3r9Dl3lhg
g1Ejn+Vge7Lka8yOyyebiX9/7y2Etq/FcXQr55VbQyc2Gb0WakWbsenU3suiaqyCqO0CI71rAHQZ
EQE0jSGaFsK9ZAI5WRPWqMuDvuWHjWzoNXqJA9RiRz5jqeg+/sMpFzU/T+na5kcrUxuuUTh1jvX6
Lac4HXU8VlYaUgDGkp/czh9ZGDTwrYWdl/q7r+GWCqqOX5/SengKA1V6QUbl3K/ogWrQEtj3TksB
jKSu2ulPATdoC39RMTw36jOZG0ydSmr6bVOoa+gPN1n2xeiQIytzlmll3MZ3H0sIC+hHU4uIDJSq
wxB9Fst3GX0SR3SK/JJRc1d8KY2EwilV1U91RLDjXt6bcmuqkuJHtRWvDvXeswrNrc5kLKHze8IV
rqQg6APxoBjJe5AtOaCaG7lWl4Jp3IIsSqQNhGB49UF3qZtgJ5iUW6+gg120YaBZp/5aErWli6dI
7k6Yp1huf3tihjYN9FmcTWbwTj4S6mA3qBxEXkuQ+kawdUGv+m0Awgpb7CIJSMVRetz/briEia5Y
geS9aUw0V02/SLxvUxJ90ROFJeHYZsxhqDpTRinKzxCPlDMs/yT7t+qmwcPmEvqUWi93vQHYy6Tl
7/WOXYKCYZCSAubO/Yk8pdetIkBdhbJuzOvGuqQRR0Hxf1YFgVHObWXZvox625ECtHdVPh5uyJyB
F3LY5Mj8wrxjhNNMWE6zQlerR0KTcVNI6b+cniWELgYgxtMPXOAkmoV29AkA/LhToOooiBOctgpm
rg+v/c16p9vFSxYO+aYQkbKMQQPBbfrQogYSvsEhLZKbW+tWiowiLEJi3v+abpFTrzroCFuZFnUw
HoA4hnNeo/JiSCu+br6aavQO0aNDsOaEad4AzsxUOPxN06FImX65a51lIk+KY434D8F0A40rL1v6
96byGNl8CHfF3UhcRF1oGDUiWiFTPMTvzg5BQNo9jl8euKrqZ31soesXfw9skhbnm3BRnM5aoM3l
TIgKdC9lSDjP2hdddOUOQZAHNwyxmiplnVkRxi3/7Py1PGS1HJC618/vXfwA31F1tEwBKcL9pWOM
TI/zuc7f7Rwohn0/7QPb1f5l2SZfot+B2cudvfa5YHnLb3JGfH7AXvXwXg+s4Ro3nylxcJ7EExO/
PebLWzGILL7hgIuzOyJUxxTbHxsPMetn1lIkZskZHugvAyfIEVgPuX9KcCx7++xiv5mqF5RMPtVC
HMHC+mzJQiNynQkFXx21pvM2yjvHey2YN2wytFcTFY8/a67qCf9LFggdh+NT9RX68aeXUDg0BVZa
lW5DJYGfu2I3iVd4dFAJk89pZyTZgygW6vSdNAkKlAWFbibTASPmBTRWzm3WrVekWjHKlvUGcaF0
nARFX+RJ47mz+ZW/YrvygTkK4Ia0LDVX08V8NdWyCURwsDpalYKXf0u6GvOuH88JZ0lZBTscKQaq
OEb4AxXv/10wJpD9JIQ3YkuLgLd/upNlwkPrL5kzgnp6u4O3BwqEQ9aBZNL2scccYdXGWYa9ciYR
BRB6pmv2wKsovJm4qaFNYtrFKP5E+P33jnCpOKpLCtEe+cWzIS1pJZoH0/Y1iU4i3Wsxdp7IHW8B
6f483/efPYFoDyv80aUvUiD6hd5ssfHCQwZwdqFGuW9FmUTspAwlvAPFyIAyvyULOrpZM35F0vuJ
zyt7OB5htDi7LJ+RbxUg9w4g+qfS2zSnMaIn57iBs5zTVXjRTHfpPn+wg3YCmTYWUWk/OPGuCOTQ
DTsobW1akMHSWRVbmLB8RtUwUxjUZSiferonjirdsKfNqMES8H+J6WJ+nGvwI4Hz4NKubLpxIc0+
KolOMWpvy5tQzQ8nw01qzxT/uJ5NHy14eE6WnMA+fMoq7Lvg2gGyMmyZTSow/W9qRp/IARKEPzHb
2lNmR4KJ7s4HV3ve12K1wom+Ky1KDj93wJV4CT5HJN3hQtnaG1ma496U7dEpOFPkznLkHF81697i
r1IRHDj41sI/fujYe+Uk+PH/fComhGShmCK5MrTch0w4sA+1sy/WOKNENm3Rpq7ZF9X0qb5jg9k7
ehW9vnsCf4/FIiKdaLENwY7M0TNrHd/agSXbcWZ1NVaRXYF2OeJouJr8wi2IM7i8tahfPAuEv1ee
afDrVHjqDq2DK8CaiMdr+jCcImzRSHo9wgX7iw8jN38Bh28A+WDKNTWStXvikouszgIfPO4iCkZH
2VOBgB4KGVuozBUbs/YXTSjVsrz7Dfk8uHleIJj5/la2Emys2Y13MI88m8QdaEFCQsFhczXXmVVW
kuGakVSoUvrFzY1DSqlgwNprktGYNzvd4A2fPrGwEMjiwsfEdAh0pElv7AaFwwxOwvPz6pPb+fJ/
f+k5sy2pEQkH/uveZAIMlzVQO6MWnIOPSETjUWzxkp6riLwI+QvzglP40IBwB7WbHYUdascw1FoM
ZiTrwZF6CNP7lTJBfE3m2M4i5JbfWpRPxpNErrDb22E02MLF0WhDiK8mDv/7zMGH1ZVQ6RaCkMhp
MwEulY+XcZj4lBrwguWzpmrd84FQdoEa6MaGkIHAQjU3FuKTzuP2JSLbtsQ9A6dsSzaMZHWhn4tx
OktoG/cUASIlpTBd0EFEa4kNIZZ7kOcgbE7uBve3DXnQzXbLd7aAzBwSo0Id8flXGgEPkE6qUSaG
4sipGtQHn/eyfo4cT/dVOtKQY2vco/fLG03ErNGDKOaFiQY65ofngDrOrtEtMRwJDaDkQGnSDeTj
kAXXF7DzzLCiBaXaYzRtI4bw3bDBGvt91EOJjHScVeXMoEAGWyQO3cDkmHl6hroxVZ2ZTF9g38Lz
V7akuHA2tvlIXNjHW2xKveS4ANFAAHtpwcFQnjxiXytu2IOeezPDkXk9x86IP8tocLOnRIEQC/ve
lVceRVXZ599oW4DSVB8VeJS4mYN9PHZdJ8iX+PvmcnY7ckYRoBkRSix+O6XU8Ng1Pgllq9vzQv08
XMVgoKGtYClwwArFyA7yjAtJOUu+sLlnS1Qg0stNtQOxgfuMcYpi74IoniWo9TsTVv6r1ULWgpEN
wv/21G7ojCp+5Ktbdpi1eV4L4KchUTDDAtIMgderTgXLTpURsrYGxWuRMWwmnnptyJD1OCJIpZXJ
cp0vIHFuupZJKan7RO/7yumq3cbvF5CrRAHwBTBZTLY4b2x1o0ex1uUGspNNSjzHKrnZp5hkOJQi
hoIi5eF39U6gdA/ApUas8kOYdpHR0qN6Njgj2xp9U2q/fM771MX/xlO8/4uQ+RJUWBR2Yv9nK1rU
j4jw/DYYXZzegSsCeyTWAVRbe0xOZLioBn87QTFNtX9vxqAM/T+xaM9xDha7Zv7tB/svXB6zYIsj
1KqIrTLoInKTBfEo8CO9etkhEH7SubJIm/yVnu3xQDAMaak/TKp9baOdwd0h3/ab3Y9zjqcdsEZ6
M/BEfIX1Bc2Gnu1dYwAjbbT/Vjo4hI6kOmYrvFo+vnteupRhUN9TB52LsabeFYfsaVfWuFqqKdBp
8JhGiaoFdp0fzvnQAWDuR7De6WgRJlRcV0Jydt5zI2xa+49i7dQ19lzeDF1ZeGzDzwwZpH9VVf7w
Qt7ukxHsG4dCT9jen6FwolOZ1DNihZB0h/+BDNu2WUfNaWVBLPwrYa4LEUA49mWpAqsPHOtOOJxV
5hb/JnKjJV+3dRPwFv/P9SNnqDRuehaDZhfyfrpxJCyiaRNG5CdKHbHvIF8GnKs0IK8JRGMfWqY3
YMzhq73ev231fx9FUvLceXbOPX/Y1dKSXfixObM6C4S+U3WvgSo2HGqZpm9dkrin+eOCqfFuQHV/
5/NIYA9KE6nCMQEVw4gjpKwfLUr+YY1jAI7vSvzCwiKMxvjVEHso//uVQUk/ZfqqDHS4viO9FDCg
7Tba748Wh0DWaSTJYE9xmsYykW7ZPDbi3XHGcUwFqk38N0uToIV5eKu/+jBHsQ/jS2h0r+nPdzLa
8s6+ehnDtgZcZGIpixuw1R29BnV3wrcmLnmWpv9p6VdPkn+Aw7FvUGhEdPHg+7A4PTKCrciz9kwe
SneSI++p5o1NPARHg0p5R0mE1o7kNPzso05PNXWAR2+mSi5z+OqLEsLt1uU6VTxhfYe0/S0J+0Tm
WR1UnoOeLNTpnHTLd+T2AfDVQ/PfMT9ndwj3wARbVfYJgE9O03FnHPp6pfakXqwdhKAQn2aIGcwE
x7MaRDZ4ov/r2NmW1j5WUFxKI72cHZA4lWvysGI1nxBafXWVdWNBaHI2HihtBZDRZuAEtW6yJsIV
T7MWeB6BbO+1wBNtWxFStuCSj+SrbgZ8Vb7O2XxFTE4hv8GaJ+/URUYD+FYik9dO4TrUIus3+7qB
25s7T+NbtHP/3prEx+8igBnTHAdUe64NwAws7Ci31C6f90ULC1Db80UgUaTaaIdBVHkIqJuxpxo6
cIm59bTAg34nStDqgGtSmtXh17zj+axzRnxH8n4AQXsHD2mRJTvdgO5EwXLHK1AZ7Hm0PmwAkCLm
4sIO2f5DYxbgf3sk2v81m6vJ/z0/E72ESRMkD1V5BjcAWetXP5IMNTeWfc4IOaAtwq9cegUEgiD7
ePIGgCeCkY/3wjXfwzWGx9PWguFd3mizYZ2Wzt+I23g78iPTkPB+d2lzdPmFkgGQN+ZzwvFUFN/t
Y3Ia+jXAED0KN0BcuCvrWWuyfUygstPxpDAwctA3pv1NImKQSuflvXYjlSSbAoF30Al+7jmquqcw
JVwLOj0LHQffnQZwtBaJz9ZtswlrrDx+y0pqSvmegM/BWHt+gCJrt8BtRTkz1Ty9cAVXKBBSAJSX
NJFVRfmp1JmDnZxt4SJfCk01C4O5eGtECR+Psx0CkQjw1WzrMqfETuWV+MMocaR7OLgh77IoZ5s6
mSyptgYkVKmyLZW5ZGRvlb6daiNl34kBZEv+4HKTQ4SKSmpCosf4NP6+Vc0lcEjR5BC68CF0IfxT
HNgs0kspShAZ+tAIyaMSPt5Zvz8SF7qIEjnA16izday+xRHtycsFsi7xIG+F4Ko46Z4krEPy+YlF
/EctFmsShnCclBRhmCvKcDA544v4lU3Pfsraf3a4tKzBuDxMH3FwBAPGhK9+YpRiL1leEJ1KtAZY
evrvOmZkl0hXB9kbrELPjRbhPb1EpnbqseWHPFPDdGlGNK93E9Gd7J7sBitctWhBm7T3HV3IGumS
iXmHbuI1RfKYTHfsdmNgVg7GKx0VyfCxIkZIUfcSX8/rYC10uYy4Q8H8u7pti+agx6tCpiXGjtkK
4vjXsx4dQal0C/JNGJCGtxlh6Y2Q0X+CpRDGnjHuMlMSQfHJMxTY9oDODHN/0Ggr6IhFRF0bcCyz
tqkYJJhlBwkW9p693PkNAFUKic2RUPL2dnzDO/QMqM/n3BUoZYezl2J+k3WzEegZQ9ABrOo2+dK+
vgXlEFaXh4LvhHFQ/1ZlpphgY5IjoPNeFUlVUtD+wNFVUCUfpGjjMEo4jDADJNwW1DIE4BYHCoVZ
onf6RJf1A+VXuNXrPD99GAmmis6meqiPpmMXcdKuVz34u0bsqX6gNyWKmS3BciRqhS4RCEK4GwyI
bJLvv9TOm+9t1mcoHkapHXP2ES/sJLwR+hFa4UrsrYHMWc+8fcfce9Xp7bFj1uFJ6Kx5mtpW32Xc
3KqU7tcg5+JW2f3TfgQoyisMeIJmT9t/G8qVg2xTbS9s2GoW1MJMK4vfBMHwDul9auDF8uXLYENy
7eAba2+syxSMM6I5evCuNzf3CT8qdnIItnb5GJV5B9w65MU6KzlqtkxDPND29M3+T4xQ+zJXS22s
YpoiEvCL4RqDuTc2Y1LaHjV06TmvCjo1PDKBO3407NbKRF5qD7VmZq/3VuhNQeEjioWupP5SyKzK
voL5uNYGZEFyfeu9XiWWat1cAO5sSGmjeNqN9rfL3NaT2AjhLMujNBekGng3yNdycFmCABumy0UU
6sZvsjV77Q2BUYtjSvkOvFfa2iMaPdUNQxXfAoEfOKnLYqNRXLmKXsJbkQRGyGw4+F+HYEqr+NQK
Tw5MLkQE9imhxEPI7Pp4p+dLsk5kcbO/iaG/FVWBjyodSW8vpwXkoMhtJbQHxQ5ktKsFU5REVNn5
BsMmv0sKmXMAeQIzBhtS9q6aGeHMvUZL5xU+AcaJp38nEDyM/hm/9twYi8nXreLVaexehpiSYKSK
KedzT1Yb7QOdXhFis3rdhA6Kc8V4n1+ez639kDG882IRhmJR3d+aoPoE6vv1N2gg3cbTKjvJjA0O
8DiNl+BNnZwjWg3sAm+UqitGHoOSjjWl9pYWNHqPJZxNE1/VVjicQhO1r+DA3ocseONa8po7QAGp
qI0ngcCWatCDHRduycJu/LPV7Z4g/DanLpA95fBq0ke6TM0d+VWXIBwkPIXssZLJT7tgKYHmjHZO
+sRH+p1T1zQWvngh/GpnnrkiNNLcPynJ/xFr+dqWKav7UAvOu/hQqWKV0DHAQ2r1y4cnAFiYVPv6
iBfWyMVANl1G0l/yYL/ve6/Cnaf7pJIrrcWoYPPG8ym/YaNWYHsQPIcA1zPCJWPSIowPiJL5AkmA
qEIyS9KbgHK2O/xmTAe5kx0lLJvXeCHdyw8j5gt7fTWsN7BmeNCHu6ujUkB6VeYm6RrRQNkpk8eQ
NFmyZAquc4J3F5jeIKbDmWBL5AAAbe1AvdHTs6V+2oZ+ehnUcrggJvbTQxCvY5/NHVzQf/aCi8/V
l19H9Fnvih9WAs34/gcrOOUqQt3C35Sxf2AgcoC74knKIm6mz8HiPlRNtzPYrl1/u/sBAnR3qliH
W1FceFMd8jktraHyWZvsGSGN4659cAoXmmbD6t5ndhtbmFB3ESXmUYL+GK6x+XVEf+rjN8UNpyXC
I0xFgRWZMGYbHYpYUmSlX48n9eLn2NUHPq7KjWIEYLRiRWuqc1qhnc1992ydUqil+8vxMwt+Y7Ng
BjgCMuOtLVaNX/Jqv8JC+HUrCjetGu/9GEQKsu8DWdj8C+UqHPV+Kwt6IxUU0rnhnlF0tOxrI+PM
FoTGCGL09KD6/GwXG9t37XLzveyvvMIG9umPOI3G7hiCEaVVePvLH5yaJ8zFiNOyPN6pDP1NQ6I+
aHWRRPG3L0fgk11+uqp2ietEGw1EtpoHQS9GXm4J8mP1alWCHmHIT249aRtJrHCgFUNgkRzR6F7u
Vzkz3E9N0Fq3AcZ8OnRvv/AlsdIJgEPxPcrhQN+fgZ+qF126j6407OpQGsr7bN//RWTVap2FkUfA
lcXS7c1hMVjRdXInz23jK+gHOmvZUPpQIEzIBFMfDCOdyn5g5ZBR0K8pG1QSEh1ORNPvmgoL6fIz
/bm/NiRR+32A1LzYKHnxxhDX6nGd3GK6MnvdmNSLdlRPl4YLcn8vCuQ4SebXupBzqXLVhBxlniIE
lTkEqSyTLORb5kSJJfEMT8hSKDTIl46vxIMP/Z84NKUvJ2bdGyyrED9DYwYn24XW38l3oFy5peNa
rVO6F+ETNdK3svjZ+BjnupZClccfy2GlMT2C+syiHiS0QFUKi3pnbH/sSryZ3O5TAl37abGZGKns
h7hWyaCMTBqIW/RGpNmKDnp8kOPUtfcluT3e3RerOdnHeJoEupY1qN6sdhi1kZJtTQ2zBYugzwcw
KJfiAhDcQvmIBjrUqbBw0B+4yEbGwa2xLxC+fQScQs2H14aELVbnPHZlB2a7mBO2dkkvQHCdnfLF
agCpWlGhvelr3/sfx5uVJQqXgZpnJLaCxxENmNKdKp1gHsnp7b1hwMROZrkbOV/MeFtPbherAGbt
rZPDK2XuA6eK/fWBJZZdgWBqsjlc7pdkm427FtgJa5em/KXTU8ebDDIheR9btOfdhrod0vbpSJ4o
F7LXc0VCGg0cTXBGNro1+0VGYslaIHElG/MZI7tES/RBfsbuKfdP4XKKr3wQtwWYyuE9H7moDFGi
YFZUzpMEBwxPY7Cp1nX0vOryKZ+VEyigvk0HdEIdUptgyW1uGrXdcVEIpSsbU0+db5N/5rRUAahc
6GEXgsrhhlHEeo9jT/2lXkpsHeOUNCZTqPyeje7sjrkDgAJbp5gWDIYnoE+98pihI5NYK4Wi/ekR
wo5kHcl1/5gNU3kGK6oye0XaDUECkPJx3StYmEshmmQlKl7V84j2G1m390W1F89CRWXmz/WekjEF
St8q3WbYm28cdogVeO85Wr0sE/wWpQQc08lobFcpRDos9/nz9OVl5+0U/76IbcNIvFsJEcOfBdJq
2MXneCvNY+8IWuBr0zLkqfPQCz2WVHM+tdkZE6pXH22PU9w+V++iahqklN0n5LzA27+OEoiFYTAv
GYGGsbIrxA2Of1USCPiUtGiU+Npr1zeVyLa639t+uxv4BlA3y1pVCwzs3AAfnZq5LfTPuEWc1aza
XWZujfS846xCMM7hoTJ/Ig2srZQRp+KoYvQUYPSyHwe7rK3KpIcCa+owtUzQ/wMvYJDxhlo/hE3f
lRslfMzlY7Rxk747soBVFMRda5Qd9YwakF0cqXGQfmVLhi7xRttHaqZxkhpuoQabfDzImthSFQhA
uRGErBmp2qte00H4k6s4f2RvM+QEdzgMBwv1rg1OJGytnHRH//E8x5DP8vHZ7ZLEBrsXaOR+PkPL
8Cseeow2mFDJg06T1KAaW1oFG8+EMtLDYPV6J83Fsiy4cT2sHtYDGO4qaXi3hGo7dHdp/EOgyUNZ
OzX5Ny/DRmbRhmNzJ4ZAdQricE8pPqM9RbTRbfQ1+E6qAHqKJ0bEscI5JSg/vrm7CnNs/ZMKBcW1
b+g9mr8QiB5urJAY+01Cs1GtBz3wQp8GUHY3TXI1eDnq6T3NmE2E6d2OJeb/6KenfYMXiXsPYrNj
P6vQbxjbRA6LhSsRrK/mKM4uMWHUDma3whXrYm09tWHzEEV70L+8+zXMBBTBEa3rNFkZ+WBD3DMB
GJ/YrJk18ObACd8Xbgj0V/3rZpBdNbriqphCmVcuELXzHa2spfI9i3SQJs0fVY+vZpPEa+eaPiMq
u9y6Y9jmQN2nosEeEKSlf3FiDJ2odTyGMgjdpbSUAr1uhWMtoPX7ccQO82ixMfV+34EZH2hVnrfs
WdtFvwyOTeUH3TjQU0S2GseU3FBdg+4WcOo+U6vBFdLKJ82aKuUfyAamI12JuFSgBgPw4jc1k+ec
Atf6j21ZPRT75AHuf93ucrm+GFLr2pKXCDoiARcKK/1FR8o3BTY8PY/1Z5+eIih91VK2ym5bs9yC
1ReknUyF5zMa/P/RtGXbvH1bs811zsrVuTAGbE0aSejhfXIjD98RR6ytmn8qHazNg+imT9h5VoMr
nlhigXcqdEAcqtih7pFRN1ewT7j6eE9lS/4fMTDRvWC1B89oFL9+kmsyBaoIhuNGy/VnOyUjizQm
ZUBXP6VwGgK9hfsdBWv56WMIz7XPwQayRkEItZxYpjNuTMpMUOe45fRnbVVw4l2d+l6MSiRNNNBm
T+rjybDinoQOT2XIYWyCZbqEG/+N2HLtxfEb3SOD6xcKtUM0vy/UqYin+Ffj543luqzOmcwsF2JV
4BUvJbErkfw8UUvaGssubr7ysPE5nalb29e7nzlWMTSGdzAzlZHX3Rs3N7sBVT0mh2BQ0/v4+5tI
wCGWj50eGEn56zxFHJCZcIN7iYSQ7w8vClnES910+E5yKso/VC8A7i2iMczOcyi+aSYgu0bO56rL
uurBNkYBL/7evncrSJhGGFbqs/De5TZqxMXs7YMv4BN5yqXIrGizUY0FiG1kzuu3cLiHYnvib3D0
K5Os6JXDFo0TIG4Llp3nOY1e9jRz2W7k6JV2eVeAcaNCK3j0vKX+ovMz5FbXa7+GomMCbTIaVEk5
8rOy0sDDlho2ZCiEYoszsyTILYgRr+GSOcOz8ka+D+/yUImgp6HhM0RRrTz7IC4Z4GFKdN5GqW9I
t1QESZwylvXiBFO6CQyR2SH7qw+4FXPLoVYYYp4wtuUkNe5Z0JsDSl7XhUJQIDC5gepBfevK0ZES
lnIXoWAShm2NMBFeu9iRNORPc6kHy7xEN6rXXTSa6YkkYIb8H2dspcFNSW3MKB01E3I/Pcb1daG6
W98VXPbn0r2UT8l9XihAA8p2M7kq0MtYYQItODL1WS3rGyb8SVyppLQufliYKfWO7Wef+xolC9vx
fpHlNlOVm5fwq/wyh+jDuBEDEfrhwaIn4noQomiIVF3kXYlEP6AVKzWPUvbylA7mhgyoIelvAczn
T/k2qT/bP4t6yLwHtOMn1srYWb2XwQAXvtz8T+KBRkY+569Dm7NK+gGhvc4AuxEEotdREwIHtvpS
rjKCv5Zri5K2iOAf2wQrriVRAlRzomO/VA70J7I5tIFzN5GoicX7D1sKx/H9qE94GvlF1Suq4nXt
6XfvpXiybqX/22HmkOcOuRyt/K8sX+ICryvQioSTc39DVDkt2HbmQNUbCxLBoha94YABP7bRsTo3
t4WpnCdXKBdWAKHmJpg6EKNvdtHBmIKkqCPvU4/Xff4+4NhAEr22N0s77n5OJZ7rm2sDh4QTsltx
Qq49xb3GvIvxat1JYk2DHrjuhR1+NwGqLgHjNou+f7hbfbxo7EzYx8yFOpVOh6opiWYaCB10kM0n
/KibxDt4vmj+8NDVkwYDktGgo2/ScK6/eeVsQr6zFbpSr5zpRT2Eoq5D1cAf6aAwPH/usFqd6emL
Su0oBis6H1ceXOD5PQOx1umUPdzGuJ1RTU0T6y+U/HzWoVNdJSqZb6FekPU0TzFJJPKS9ptUlT3A
FwuscYr7tGEtBOxOqlz+pHB8tc3CGI1uOKxl7mQiMIAPECsX8pOuXf54PxoHqKBRa3ary+R1YlY6
O1pbNI9ALxgBXmVOyZERmCzEaH5h7MWL/WlmjS97Giv9DjT16Mw7QjbdPxQSoEiJQ0WvUI8bYXE1
ghg3klOF0U6oPaEnCaBwoRrEXHgPNZb1hRU43+1Zi4whev0tWsSFnXMaPsvud1glDG8njf1HTj0i
pcFHBoIu484c8M0g8KgVnnvHVZiB94LT6acD8m/RYtk7Sigf00tttdcC2Hv9+EH0HtdF64waIBKb
Ohx/LCjdWJsuhr5fflKyGFK1L7n9zY/A5cxQVdj3hhCwRAOSxn0HrkiFkl41bJHU18cxVMsN/cU7
OWPHQX2V5mxF/k06eysBL8wbhPLJWXiY8m+wgQ/AaCJO8Fq6/0MCjFWqSrBPa7HJcazgHmsimHqG
JiJcXW+ndLoPdZKwsBnq5zMwWJbuqwpIGXaFnlTPYliDm9Sw2ppALn3r5/FdCe2qlf8zRHw6Tub4
HFy2Sa+uqNtqHo/0AHgz0vbfggzb8oxhwp1wjygb9QjqspG5n47mkk9BpgIFWlubhQnLIuq26ICj
BTz5vyNlBsXTasaR5HKnHJAnLc4Igwc9RLVjrNGLi+exhDNkqV1SBl6ZXj0EANo0VL4IPNmWaLo3
g4PJw6z3h+GPgijxkgK4emC/qQohenP3lcYdxb8hEbSya3jkG5seizadKH34M50YUOADjORhvI2e
6sVEkmdEj3ZXLu+UefHaDS9vogK5MR3+STKF9+lbMV6wNCqTRVrrTlz2GnEM3PBMNrf3r/TwXXlI
erxmGmo3lXdKNBC5S4OqGd48xcYN1/Rjs58mNByINaQvD8uTt3bUTrHi7g3cVSoPePM99Jbe4pIE
9IMg2H5PZBvvH+N4NsaF1t0SZCT8mXHaxaS/6BzeZHOyuiu9HqlsPe+BR6/xNZ9OodxT4qd5bpfR
ZzLsiVUAc+7f8bpSxA0LI8NmRHbAekLehhTmqsSvEGC64FsjXj3Y3HpHvz900yWLS+YmLqzF1E8m
H+yYHpIxf/mEojY5IL3Lr429FrAiSopxMyix1S8SSqJZnNys9y7NzUcUWIgtw7nTQkfimBXEDOZG
OcU8cWKR+I9qkunJnZgm00UJQyHKJqe9Dy01bTCVhxM5NR64b8JfHf3FvJsWitbgK40cX0czBIAd
sEcOgZODu2shMnpG4U5qi95UHMyac3hUgZ0hXz4ilJQNjv3bUts/QT3Vbe3IyXGfDHlZN6gV3O2j
4CKaZgTZDdgU5xzOxKsfS4gn3r1A83qHq358Q+THyU16d4Kfo09B0LeWPB9Cj92KaZWCnt0jXoDd
7L0DumuRhYBq4EsM6arcoD+3HqmOQvVdg0pqh7qDvwYw7E2GL0YCtWbgJdir9ODUtM9MCBCiNMRv
1WYwT20UooXAcQIkIo4cfTLOzEX1QcP8cxkVxwhgFfodmA0p4lwDga5wUlHwRkdeI8POURWqKPLv
jQDKAsPvluYN4yeJ1pFomcOd8A9R7Hk0JxTpM0dKEM1pp5pzCKT654qh/59hW6zClUrqOb3nxdMq
NgQC4AERogcdqrCn9qr6cOybHqk9By17OHqV7seICVbD+C3Ko6z+fMsgVwXNnPWM7zbCUAe7aJO0
TWGgdg72Nay7Fqf1lRlsnInhY+avLkGGUvFiJCIfGwYb9mR602i2qtB9d1n7WMZ85wMwzaNY7ZFB
jqKoEymnqGKP/1zXW01uqB/MnvkN//0KP9koHveFaxns61AbN722aUoQYIjbu4LRvfydVqV1z6Yu
FgltNifrbVeJNBFGnV9dhz7CMfaJLjo21yfHTPiXHNBxoiGsbRPfY7gq2am2AiMH36LynTd2u+bH
JNyEnIDXBPgK1u8wpjOTXNzEdrPU0N9tcZzYIpSZWo0QQp6BraP6FK3nk1iHbFWR3ETzk0Z/k7Sq
MWzmx4QJr1a3bgKxj8Reclqbv0t7KC2QiwQAkNI3q/Xaoz8dyrLa2J5kDHz4m8gUaS1hqVJB6KgV
s7ycXlUL0S2H8RBQNq1cyAD3AKOrGKkYXu9hRamuaRvIDTJHkyOzmA6sTEZYm+Dk83sd9r7D2Aal
ajQtH3ZE3WeeadYs4+Q9FVW485kjdBk/pJTw9wzF4copwgmsTNpGj77ier2qQSANCYs5zL4euVvb
UZ5CjanmhaWvL2s44la3BUJqiVpK20orBILG5jlCYwdHiVGai/iUFfsVlHrDc69+L0C0fbxWEW1C
4hvxnDaqPaMOhCeuryqYnqDRG/t7xtS/tC318TBragLoyeUwd7Bgj0pAoyD7GugZ7j1Yuz/a837g
JHT51Z8+Bia7MteCMZY22PVTuWR8IGids4NhLIVQZTiUi4daAa4g4RKO6UAkIIfSZr7Mfx+B2Tdp
692aWBYrb5V/I6C74VRP4PD2v6/d8QIAkaA8SkFWEWhDannxwE1Y4xBrNUETfC2dedhYmv0H+E9Y
o2P0CRb2oHblqELQipK8m/eczjhfG0ROiNN1Ux15QKPbKFdu5xfy3rftuYmfIQULaD9rmwiXYsUi
OczIauFzCox6I/JgBhc2jaM21gjMvNBR1PBOFyimEq0oJZumP0FhkM0t4xUpkj52czf02IRNVjx6
mh9bK/DczVgAakAv/6fsAIPCBgKrWinw8f73Y92e8BA+VqXq6WbnGZI8BSQRqmhTJI2YHygrRwm/
lUUBeAKm4lIGWFHQ3qrUKeBGvRp3F7P/cS2DmqXbq5aaLOOcLIr554wkqNOgZdh51eYDeTMqSb6/
KuFM2FvGeVyFurToSVI1TGqMXVPMe5mp/fquJ5WU+hU/VTe4szvDWOytlehuagN2JMnoGUZr/3kg
7osgyRUApLdfaaPFRdaGan0km9ZF0YXmnnKzlPIBUhWt/InL/KXlujoloNQrMuGnXggf9S2N91dx
KldSuDCxrtMQ5jPaDs8d5+dSgrqZoiO5WR3akoRFx4smHJgVTnjLQ0uOsPqKG+dQ2ktLuIeqTInX
a/R6aya07ZnMTbmm5rhrxsdFZD8HQQ2125IuO9xiyx2yJROiE1k3TEf3hCzYHfH0N9cBFO8FrTXF
R2GbS7r/sc9vo8xoJ3Mg/QczCwo+AjFfUgKZp1pjaqpCb6c453EeKD3Eq7vImTiRrBDX6PBymJ+w
kSkY3kTPCROVjaoWtJjOUs4LfTYKhYVLSlyldfzt/jlhxslAPhiRiC8jgxF7KisBn3P9nrn+C/IU
Q0hgET2bfTXQjGaG9mrnDWZSEmwuhCA8nl1fn+aJe+Q2a2RuiZ+F4cfCeStQFamGs2zP1Tz6yG/W
SjbyeDoDQLv7lHUYtlriznxKhJIM9Qv7JXBUVa0RmBnxSZf4ixcYqYg+AgUv6EOgWVcGAo05wS5Q
9Wd3PiB98PiW2TCGL6nJWPlpDmEZFMhmE2A9qE1kJ2+iobJW2gi1jQaB0PtPNIZON21A7f8vQh3H
O+VLg6BM0pebRE7LdJ/blWD6i3KBru4EwnsQAAlwst6I5RhMTM5UbKn8cRFBTxcgGeQ9k15NdHDl
0sQlSuu8YrcLMhN1MvnmH10FJTKLhm0frYbQ6RyzVRSmt46/Io7a3gS0B5ifCZ1n92VWSI/xCOEq
OTFpoulaOj0T0TJ0ISn/2wBqZjwwnTVvdiPZMHG94qvZ97QL+O5tIkkA7uBG9LccFHgWe9cX6U0U
uca8MtygDxiTgznd9kfr4f0Vun1Ty3oLCaWdrn325cr69PQnYvTyvjTenvOhAjXAtkId1djW/ilz
iP2O2VwaI2XzYKMPzj7p3jj8XVmc1hgDoho0cQmRnYTVM5afihljf82ZoFzzFoPoEbHBsSUbm0mS
Ek0kSbfU9BJwNSgKSXIuoLO/iNtGg+vdG/xQfBRwHMws8+o2LDtCU5Q7hj9c2SGn5JOGBWh8gojq
BSV2u9YL5PtwbK1G5iOfpkOmsUxoOLrmcm6GDiSv9IgNMa2fE6kCixGOv7mqjrY20z9HJFTAPR4i
xwruDrrk5gpG/g6xJhCLPqveA6VlDrUSjly3qrnuRdSDByqHL6X1yNHc24dbmoWSnWFoB2OhUBKC
hVQexEGLReLK222ucaQj1p4aHVsyvBqUuYsv7+cSpUmPWfJCkobb+SOwAOdE0PlIx5QsYTGOaXJR
whwh1XLUZaVRtCHL+AIPOUCH6W3Ola1C+YMVnIAMM5CeXLJgDyeJ0Ud6iDA8c3EoTRTVENFW2HJL
6AmaiRt9KYZblWkLMOzAQGh+Mxw/qUlT4o8wnTWDWEfpwSKu8alQ0sFRDCiFuf+gRd7P6KIZxtOB
H8eoq6ftcWZ9I1o9LpVzq5S2I5AUJi1lPfZdi2arn4k4o9D5pBprh6TdSAmlVzAmf2HhrKvkPy/x
NxrPfPhm+JiG65fWkcnUmd62Yyt0fXRSH6+sFb96rLSn/nR7/LiQ2y9UV2dOxGG+aKgMp7LPF+Yx
HBC/mtkDuKixHvaSOFG5skgF6ysjsRmjODp8K+p5T+ndVuUYsxNW7IXiGIt2qOl1e/qJJi2oLhUZ
F3z+dY9o2gdlR6BYlZWTi4jo4kjFwMp80jJiHHlcqfe9xspj9WXI/tVtur0ytuIxNiFwjC4YmqDX
HcelJ7WfZvyoW9b3pAw+cz/cjJlblocqmmSVxCD2UqodQlQgaJpRUDJ3izEuN1NFBiccenjWCZja
MsoEkoTXFljQF9An/JUNKcDilpZYZAB91q6cPyE3/Uh2ZlINenqU+LARvj34hCb/TqGfVDaAewh7
uJOUpeqnogmp0cplkap+AMY1EJ8uNG0rcKtZMQZjVqz9Qlq3HNvrRnO2oTgbA3h38VMjuKmGyDto
4rgC7PgR0J/zG9hQkXdvZFZsOVpALV6KA4ixHfW/quivlaOTYb8JCbcAqQmk2HCbLL7BSeaD5Eyf
eED/pK5mZSoTvuK4a6G8YzGtzIdz0erLh8Nl+WtobhrXH+zVEg3bQ0bRFRZeuf3XVDHNo0li+I8x
OpA6Pt5DGBrAdWCJw4JPxeLiP9+kuKzFxIaYQgImzkiByJ6LFHyhBh4KCg3FLnhO8WKEDCwz4KtS
Q8dsLYFYbvx5m5O2iS0QZSBZ6ng3yW/kqel2GEARqAaZwEObMp9IE1SE1B2K/3xUfCyQIWPG4Qg9
muHBe2kwldNCOEr4uAUUSB2SxndbvJLzSRRPQ1TFIQsIQJEVSfyS7L8/nQo3kLviG2WekKOIqCub
pBY2zriHby4rmc/Yq++L2yS5xdNQ5AI+kbf0XRuWhTMyjKhMZtIIEQEo6doH4Yj0p9Jg2Bne7bCF
Bvg409Vs2eG2P8IF4JEu+6ooUnkKyzfxh6y+p51lV1c6Q4Uqfyz9tPnJnIfxYk0Rr1e1gUp74Yrn
nIE7TTK9VVebWgIifdSCiFWY92baHohBpEI5uv2VCxU4NvQ1hU/qt06pKt51AZNYbo+Z7lJI/rFe
2+f8LcXxbaCpZKD7mxU+NCfBzSJWUciDYJ8puEES5H89Ykk/Z2oKO2L3YLi/43Tti35rVnBodpb/
vEs/ynihFwYKrRIO/gq0WHcyJrqSHDxYkCmiGHEyoEVhdNkv8ZJeo4SBEQgl2e5TIckmeoLsioFS
ID7w5aqQq0cA4K5+ueIz9o+OukQdsj7qBXUJn8206kF2+Dv+7GUafUUz/QPT3QgIxdpZGVpw82jN
RvFgKUVJEAoQ0aTTuYK3QXeK2gBQUxMmveFCP3H75q7FwljABBBIiMPfIgq5cKovV66W84CF8cXQ
dIr3moKlTov5cxZRAjhExwPzh3Da0T2N0v6s+I2blu3B9uTyXyy0PB6RLTb3pDHP1L2QcvOsPCyp
/21GPRT+zxklQqoKnxirs1JFgEJQ8PWVsHUawoKoJC6PcAkejriBQ0C6aePMNeTrDQLrjgbIhDWZ
bagxMlq1TvL0ylfvcQm8cpOaVhdDeiyU+cDvFve3EG2ED0YJwJ/08MCodK7lQs0F435aFVhKW+dl
McfVKx03V0tfwBHfVfz2Etw7Y6kwrvOZ2OizhCG5lnXixcGmbiUwVaLHTexagHzwSIlyPMp5xqMo
WtHOiv/iO8MCqMa73RILPs5CmlyLp0USgi/sAX4m0vu3nn1XWrS0sEyAhrBzlCQPpXRG9LFSPngP
rVPwD2D+wTkWLMrLACnzdFOM915TFOeQx/BvrCoYXaUPh8F0zMwM0UGe9OD5lmIFTaBQgFj6MgOj
7IkYBoHSjAE42tkhNCGfhkgmq+8NW7y3cKgbpASyyUB7LWFxvDBxktQzgq++Ugq7q0TSwAUwpZCb
PaFtce8vkEgyOmIhCi2no2lsw3hjoamx1XeusrJ12N7zz46EQbaGqf5rp5PY85DQ0GAtwQbMpg96
Ghoo6Ic9yX04GuDZFynim73q/SCXQMXdQ8nCex6kpRp+2kjcAL5r8/0vTiHWtJxBvwbMaDeijiHz
CxjTQNOmtJ0YXtzpZNHzoaeE44vONR+ahFgc4teKf0nvVgtKjZzsh8cXMisLiFnutcL8BBUPsLzR
XF2dg9UDrcybmHC+W1bbZpNwSpP/MnG7pDmev3AsUKIOk2WQFEvadAzk5b98fx0pGVu4kIRKchvr
hUF2t7AYJ0PNmxw49cds3ljLRLrzkVE42x8LRBcWiOQk8G/RsWquLB6G+cf5wwNuyXZ0fOEK+NNP
Dwm/mupq9MUJPHsr/X9QFh+zjdY5N0strdI/y9UdjSlOwoY5WgCklgzeTF0Q3OQz2/KeHKvPmhdw
BhlGHtJuVgwq09IIv2RN5CekXI00VwqXtiAJ0Zi3GnA9BE58qiRejGYr7eyiTvKlJd/5IZCStpPV
u0962SA3kT2FJ3bep09hmZw8VEnVJdgr9nphSrGIemBX22aFF/Lv9mzty+8CFM0v3oI0Hu+AA3mj
ANd9hGb7Dzm3Xcy0nD8ZQtcFIeO/YkT4nSMAZf1st0KugofYGZT351kL/4nn4FLvb7tEO41YETFo
U927ad3pSFCM8uxp2DrhWo5P69gjfh7ClxWdOQUSRjKEAtK6r3ZFMxrfEASSEyHBIAC4CLXytPux
al7osKyAfelbOXL4lQkG6etAPavMR5Os85Vcj5jTUn4ZOEhg0ehDK69jprnRrZzjY/sNgMwimgoR
57dEuXwmOn2OtESl3USwiAIWVXepXseJOAIWa5XNrNF/sh+HUaJ2sGPrF6ReEhtpwltETGR+zRaA
8WYkdE3oAOWYKtIkSO9FupMAEaysXmAZSGLFazNsuSN7l8yaEIS7Wadg0HoeBbAj3tyrlC4gY7s3
InozibsJCrUnsuVITmOf/D0DWxnfNjl5L0V8qy1EJE6DX/Glw0DjpeytzCe9ejC5MCToaIUjVi4S
tUzIvxrUIAEtXW9paCRi0NQAanzzBgHe+U1ciNJl7GdHWO8vbFm68SsZaWWwTWWWZfYF/w5PsNCJ
wzDF3CT04jVxD0PZPnRhfWnnWU2qHIFkTU5IjjYnyTTjrviHEyf3HZRsaBLL+SoRAQUxNzTZxY8m
8O5PSQYbIQE0OvWWoGK5xyDvu3ZKEO3ft9Lnb8HqCsgyV0KFlOretPO2IocuChvWjNDyyN5blnxO
2RAYT6n3NOePVA6NYcU/Ig9Jn3JdTmj5CjJoASEjymjTTD1036DjgBz3X9CtdWtpar5T5mzCh+no
HclZeSblkPpugtQ8VDimMcEnGoxm0vlepGUzb8njAWkAhZteiLKKG06gF/67mw4kEhDg/jGOrPb+
qWipMNsK3aNtxYw/x9YYW5BNW+B/Vd23bVi1lw1fjfBa9zpcX88Sp85sj/PCafNIiKyDajw2FZOj
eax96sDnh4ZX1dLDwEcH5A09H2fNFek0oXoXuaylvsA/5EZ5zXRam+LhWw8ozQGv7G8zUqqXrRwm
MmuZ1hEVq6r1FwZo50OxedRfsiUW27gIbBOx/5O2PSTf6l0Yo+C1QwnqKDUJjxxgkRMHtPm5QHiB
IrQUnPW/KxVuXTJZdkrjMGoVPugYtElYUbFY3eWXJAc/43uCq9yrRS5kFEL79+DYltCSu0h/d7sk
5mG5ppq15UGI8ngDtZb1/bppdg+MsGaCVbi5qMujr5srYzuX5K1/i1CZWS2KCU3erVzXyAaxKPWf
80XLKU5OGQWSE/0Ab7c7LtQ4Y705PsFsUtpsgfhvYCNIeubJtMtWuUuZBsUZ+8QjIiyQwiYaqjJL
LiGsZgIRi8bts6jRdBuYZCMsgHXYVDxWuTR8qSNBAgzENFn98Riddtb/iaPXXwZm5kI6kabesOGQ
+0HzGN4FYnaQ3QGMN0GfAbduaV8zLcKZphBOcHCmFrnOLkJcOaWw4agw0ckveWEnZOvCzeygGKxm
ISFB5vu9/BFWTK++lQh0CBSnKW0dsCs1qNuq2aEnJtBn1lt6F2OzOGuryYJNnM1fBV6giEsszzTf
mVLcnyMQekLeEM4lEsCpQQ6zIyXiRnOFJP5PS/pDkBDoWjgjY3TQIsLaS8H3Mn5ELgfPswuCgH8C
DXijcLFgYhf354f3mKvHF8fZVXXhjlH+omtJbCbo3MBKdpqICKUyeSiVnZcUdKZ7SH37zfVuhbIF
PNo52yGeZPe8CqsUyBvJw8swE4BKaLpCvuPdIowlUjSWtb92v2++Lv/bIFHiNGTHYHt4rVfk1IDG
8ujS72UJu4Ov/OfxPW9X03xHpGlkoaVQCH1OFC3ceAnig0eCFXv8wb0JwjFd6YQBGE2DoYxbLFlW
9nKMFY4GbSrr6Ub9V6vhVR5WpIbelNQTyqEdaO2M9GvyheCg+MY3tU+3Tfk/swnbLyoLicMdghTy
vwv18vIwWE0di6UhRvONiMmPENF7jo+1HUd9uiQ13RgmMBrmMD4ftkuznqj1wU4q3rX+RcvE7su8
cLKPL+Zil8G+I+yy5LYuPQn2CRSxaCQMs2FXsy2d7sDHKWpH+g3lwg8i/doHbuGr9UEv1lCepeiN
IHqA9kFGw6tDQjdYptQYeh5GSM1NnVKhWupNkH53CiTs/N2G8MqYDzyuVxRt7WCYSs+k+pTIoCBa
Ww7XH5TpHQG57RqOR1Qft9yXlWsJZ0KvM84OfyJ47d9XwefLBJ5iJOqW1fuguhRLVS9QktuwN5Et
CgyIjTh2eir8SqmCiwCG/2N6DdSG2FUwmIsLXDRowvhug8Hi2BoNExUPYfhUucIg8urPcWOBp2Lm
SP4EyJPOTS++2Dhin7hoEpjXwxLdLO/p48enK+BXd1LgAURShVKk9nKWPG+nrnwIYNdDbWNNMCUt
OJO1tfzyx+BqR9TtjeZcuXtpNB6CIeVin8kvG3TUOvMHAcMcimREOIsheKouEy6xvUBSt+1+biza
+UmropM0qvpT51fRM5U8h/tTmruMIRornaSqZHQAKXO32N+54/53ZdWY5vJd21oCCNJFflLVLXVX
JslliXpzs+0v+nWFgqejPnrhkdNZAgmWkAZuXtF5NkqqWYWen17e2pItGMuSFyYUOHvQPYe+V9G6
aHChen1AlCgSaKgLnAJYc0jNM3TwWrCwj8NZAfI8THidFIXzouQyutRtqO4T5XzMMW/YMK4J7cR3
iawFKD2M0pxOkbpj/6UNpsxndTLjQhEyHR4NEbKK2tu2CHi6aXd7Mwe8TfOnpRha7jSw8ZPOxOLJ
Tiqi+uKj1yhQ/ryvRSoJYUVbYzZ8vWLeo8A02Z+n8TMFCq0fTiXFu5dMDqFqDr9woeVcIR14ORF2
HekqCH+E/Qbh3YzEKiBOL4cKcpUvIHxv64L0cVcYn/pxAXlpeZy+HJ7lvUtvr+fGLRZiyllLMKp+
G9sEwQRJ9UPeIhUN/dz0qi2nkIqDuKtVeHvhxfKELdGueW6GPzdnC9nsX/DoyyTCUlfq5WPz1u3v
bmGDB3B8ViK7C3Kz0NPSghWNLqNkG6wrj7q4JmVrGR3yvdiS+4pyh8+flCHA7afbQB4PcPgKL2H3
Pc0PibAevuHwHMTMgeh3FS+0DZUpndMvIxECHdWqR0xFMd/4JgR8V69XRT6+RSmlOkDb6xmNjXw4
ou8NjJUIhOZowtzvuRXt+YgtVz+4KdCzMMYv/zYAwXQTrQOu0kE04ewymlLn+yKnDezp0x5YGBqG
qIcAmg53Q21MivHI4znNjxAs3Wsm1acovXA5BqrThU9njZIw+Cv0bmF8dDErixHdf63lTp1xSVEJ
J90rgOZGMWrAQZuaqdX5V4R/l6EnklGdQXr1xC4BpvvbQluVASqNUxJ0Sw6uwpKY0TL+Mt+6mGHq
m+Yj7w8Jumwpk2aI6SeyywqAc47szFeZrBRK4faKjGZUaQuTLsu+yj2IxeMa3r8JyWCZ2qRKZt4F
pjaJVFV63jPsJ6vNz8rfympKYIMsWPHye9z12TE2K6icKPprZKV/m/VISRvI4328OsTUUN0Jey8j
/tmtpWHJgdhUW/0W6a+8pdoGHotR4idCMP0Ev3k1lO43xjBWBrea1vSZVplhCetwpnpeBlFdUBEK
c09NKWLYKTVLAzyIEpIZ5OIcfUWvIqh0NbvjOzNU+8MrKTAd3+3ajLx4Q25yVBSi3XqTfLJDJxfS
PUElppbhKJkwY2ByMMxMz3apoQqeXuK2x7C8NJXZcWDisTl8LYy7OocDVMdHyWxBL9e1+Ji4i8Kd
bifyG+/xGWQ9qR6EwK7lKW3R9Cq7mWnWMYPc34u8SF6j+ep76tlGiaOxOk+4dahyXaIvdhToclxP
k6vJQvlI+Vj4fJoHr215rdbbLjU+oupgxnPJcJSyFnaK3KxEYoKLNkV1AIcN6BjI2/Ma48kIoz4u
V6o/Mghry0EGkiw1NBzc69/4idjrUUHJpAAbyGjic79Wf0xBq5HMov8WOiQm0/lcRWfsNH6VoLPO
vbxEbdL2vfLsSogR/8TCCbQVKjic0CiiSHdbh2rTNOIwX3T13kA1o9oti6btUkM14fG7ZCNGCMif
7K6Urhj3eB8aigFwpmMO5KPb6n1yMG3zYgvT2L/A0rldx5/ndpyZLi3tGf2A7uPfc4caR7JTDFQ2
LIOBTDxQehPOY/f2fZEDrEcxSFe/X6BrrW7BdmTeIxzmzhtXI1g1upFP6RyopXc3I5NncDhassu3
IPk4wIAf4EPCf9+AYcOR92OYSeqfiB/jd/QKKKniCkciBaImllPPPYoV+7ycJw/4zzlZNZt6wph/
eREb1di/JZWORbWDM2A3en33KbMdhaBPa25wIWgjzzJkEhrHbm9sP0VIoawxjJ/pLFC9/6Rudp08
VA7SptxEjADUv08ePYPihY/cGLTvwV+Tro5ytrhm/JXn88L2Gl3/xFJqD/LgcxUNOsZiaK1st7EP
3wLYtyfMgQ6K+yrkcr7ivkZ7wDMtesDaswowqjEQSJ9rvh7QlDznauAaR0G9ax3KCWJEJukWnSD3
NwXrMnTqEdfcV+9+27/4cZLcnEyWrak7kQLjxwjbvlxDpgiHEvYeIJLGZhbDx25I7ASFwrWXg9vC
FOMkt6938AoPMvJkxQIYATUhDq82nIgU0ZdW3vgxaeUGZvUKoDBNT5/imYl2Pgy6PDqvOqGFdR89
mPEBCrr2Ag2oX67dMFOdIzPZ/47A09wGfSslUdI+yvFv6fKCgoBNe4dAkcz82jcEggiixyjzGooS
vmhxgx8TxD74LoiA/58swFt7EPifH4D1sKR7ipMn4x20TRnn51sisIVq2SHPlTFfVjvkIDUoQlKy
2+JriWmSsb/3gXxEadBQ1H+xT/0ZqSLGPACMHO37IPZAe1tXKAekcznwXUu5B4gVjGNRgtYeJtjL
N3jGQQt9yY1T61Zkxp32FOrnXSRAiF/AnJXXB5bp/Jxoi5cCB4ZsVnUiYrmNYI8p+DSb1K0eW7oH
y+eqx2csKfXO7lonB5onFmvnwr42mgNVRkjdQRipfb8NfdG8bfIvJjiWCkJ4xgRlcP9kwLVsf//l
1/n4fW6ttLHGZEX0gAqzzwMXXoix3TtYE10K7sWohXTUJouEzfZmWmc9FQaz8ulLfuLefaTtbiqL
raWW2eXKaMtWYLDr1Tqs9XAc7fcGPKUnBYL8LfHkhSHSvG5/l75km/o/Fxy8mjv3XhItTHdygliA
ck8In/+XJncGf39RFCIXdVLPhxlSXjIj7E/JREhcIEFNkePDUt59Q7KDDw5BNR7Ky2R3zBAD+QFK
sgapRKm44ZwqAOsHIQOwppeXCULI2T1FCkrtvu6eBTBXgoQrYHlVYHiWHCRInY27quQmZ4diewEq
T8S89ujPzrLZOSt27rc4ig5zwyMAbmYqIFUGqBGBt1XFylvlM3i2qkc1mCZk+02I2dlPFkH55qLC
mQ9qjgnsLOsu7kkeyoLLNM3TEmlvdRzsJNCWkxKKaqUkpXQiucNP5AhyT7mLKMmHCShBBuasrxir
4d6PEvZjxoTcaHTxvDT74lNGMuo4VCjKLa6nng5BjuW6fSqhE6J5wYCloyGKU1TREXeEvzt9iv2C
QXx45NQnPMjk24Q5aN9A/qj9u+7/e9T8EVmf59M+PU1nrSNU8wXrM5poDEXUCYMks5J+0/mDv3vH
RX0j9yXXMRVpCy4InhS9LifHmT1RwORqGyezZl2w/5zudy1q3qj7iL7gLEQenQH1JTnu0J37YyDo
WMmOqxdKPae0kfLZ/qCT61HVil7SJDBqyBKRuTs/VzmxcmOrKbgiVAp9RLml3hxeUxqJXfoPOyWp
SVwqNb0wwWAxGiUyyd6XOJKIjCv25zQ5FnHoIPxBcKa6MxUrNX+0NJFn+ssowBi98J77dctTYJBz
ljMy/ZxQ7R176d8AIWLyHDMIOf/8gUrBp5/KO0+HcpEX9ifF5OnFdaG3LhGsCm/HchK2s2xDzOku
/VVR6zO/aHW2aEVE8uJdKQzw1jt0D06b/Dh0ipBsk5QaCLcRAFvhzXYqvukAqVOHdBA7W3pTHACm
S37ID+1pz2KUXV1xLbU69bnw76gO2ioKH+F7eXX3yOCKfiUXyUIa7y/d3lpo/2FZdOBOgPWiwXuc
a+ykI08wDPVFtzWYvgM5G6EhZmPL529dEsU+BYT+uakGoYO2+/gRv2IyW/6Z8L4eUWsJwhj150hZ
Kjau0R9QOCOOJVKNRv2nXsHHuLLlsk+rEc52d7o5THXgGzR7OOxHQ8hS4FYF5RPN+VsN3UTgTFJt
btiE8iHrcHYpCPHzqLgzCX+y6JGPtZFgtycGuC2cA86Ywem78lKZlO8C98k182Ul4g3pVuAo5O3G
MxgJlNvx3zq3M4D+FlFvqBOvEVnwcGGiabEKEG3B4hihna/ZYgURVxIn0mQDEa9fbCPWD6CLvfCL
Rwn4Rmr/IEddkkEr4BECjFN/+MPOV7hxcl4/wZqaqFEVLzs6fQrH1W2hculideiStBptLiSJAeD+
DVrS3tSOyIaK+q5iTS1IP8qnzKQmbxjMzubuxAdJEK7y0WAlfw1PS+wnIEcx4Q+3KVcpCLPNEzr1
o665BjF/bINbi295hSJhOPqRrB+MFpGiTZNq6dEdazuejhdjrYC+sY3lS1JMplRGDjSmredIW0v5
0zE3sXiK8S0NNt4c5lZZFKgjLPtMMQ4lzVN9+2xJopVWahewTj1zx8TCrN99qAm95nr6qSJ5ab2H
g8xaCfVu3jxfwA3Loowf7zcDte80IlJ5pS87EPD4wyR/wSK8BeTyEktm37QPJ+DSDFOglMt4FumU
3XgN4ak5ofTavmX8VBOpYIug2NZKYWNqcT5GNGkIWDNYDuQe0Cm2mpaYpf+wT8OeqKb0hazMpjIr
l767Ah/6N/2s9ZW8+Sid8CgtgJpKQs9WBbNK/K+8bC7B+0JVALHM3WSgjJRSWUVzGyL7cZVJ3YqW
MeCpEOb8+sp2dpYGhogrw2thfCYX6Hgahq6OMRK9wn+EzTaQlA+OnCtdTnV0wypzNa/ucf+ke8to
8xDdO0h+miQOTqSd1ucG+MrIVt/bO1h50DvzS7k2gGUty2oAV8aYNvg5nTA3xnk1Rj0XBmzEdQOJ
5NKsbLV+CbgOHg+FOLkX80R+fU4xxGFkp4AF9UkklSuPEMyqHZdgVzp4mmNcdrKHZDZI0DyZxBWd
v0HnY+khRVqBb0RNmPvm+fGhsghv8zwnNI1u5KBQFrQsUjjHPfwUiZ2nGS262zgYYM/6VntRYhG/
gfu4b+U8UQKqZT76Am685xda4ArGn1swHF2UsrcFJ8xkKyIsrqiQvwAE+yJ+1StboG4P+MGNa4im
1bxxlu3sVL87G/RciHjW+Kx0uYInK2mogDwCOTm7Ok9fX0kTfxYPlOGPaxrfukT/XdmW0OLKAEjI
yBjbT7sGuGKasoCY3S0fvKBzmJL0tLVWsWY1hssf/TSTlp7KNBNhmbVrg9o6z7+4gbTt45uV83HE
B013fJdIXbENbCGDGbR81y0WAqPOOzwS7G5AQyCeW3iQtPCWDlMFdR4p3GMn09Hg651uuyWINeWZ
gT++8Z/50iP1HdjqxUOia5unhl57doHFMOsLguWkVlLHbeOD6Eet9eJVZiVuuTJsMTvroL8XaLHe
UVh/nZFVrFDcedLnazpNsGBRwA4fLvoAPz0RVwShXkp880Qn1msYzHGBJHsX1M/IZH/14/6JGwv+
nbiv6ieJGxJFSn77zOEibFdfW1/7Pw+l/us57Vgi/ibwRiKdVb/rpCplr4inPodZ2ZP0P+xkyHuf
tFo79k66Sn8ZxbMhFM306o2NIhuGvID7sy5lW9ZG6rOKYAolh/FpeiK9Rw1ZQGDKPrbha99kMG8z
/8DNpvk6i0oCAmYyPIy+Uiqo1h8C0/2ZvyeuB/Mb9ZmxcK6Isnml3c7lyIvE9k81pie+iTN7kJUw
9/kE2FUA+xbCKodrtuL7F9+Sl1rPl5AQsO3VRcXICDlJNclm7D6v8JFPEukhh/G5I4ZvRnQYGslY
EkL55I/G/CI9//oYf5cWNAgK3n1AIKzmKVTvMjtH1UYXt7l8MkkhjK0I7kCO4nPLQ/sEBuVsGidt
a6kDxdYMOe6GJUEpiHqvGjJCUpPXLACfJQYDd+l1tZMeUy1Itfzw1EBbhKZlik6IzTwYq9nLErqD
LT7F3AnUZvOJW5E8rSB59ftjFDFIlyiD11gI4RlV6/E4KScyVqRUtSMAxCTJF5vXQ2Es/TaPddHG
hMaUQtUcvRfq9nq+gMQcqQrcbFG3/zZFb8msouS7BWZEXhPcwI8KbbnYf+WidT66E47Vdn7aLP7j
vHrx01LM77I6EX7dA4U8rVHpsJYtY2AFF3LmEUDimmziLqWUKDVhK210TTm0ne39Zuzb8Y40w/WB
sy9je9IxZpa02Fmug4E6KNMNGOfW71MxcwfM8lIiQL6Hq8BObJCPTyxKuU2ivoT6w4CDe6ojrhj2
uyuHYRkGQomuNyLeMF1bfcSVyij5dArBuMzR0irCnNt/ajCL56UumWDgHK6kp3WfE4ichJpW0kA6
EYgi5oBxWJRTF3Wc1PM5EWsV4AdSgHYVqI6ufZ2gHWxvJamTK+oujlK1ulVW//Axp4jcAQfflz33
0oFE30dFSpMOhcCIXeTd4p+HjPg3HlKw4spdqoC8KF0ROIjtwxJqeaNU+zzhN/CDkzDsSeYLtC1j
ifz1bRNXt8d4K5Y/s74XGUHH9sV8sOUOo+dAhzYLPz5et52DD+bRQuYDlyH+9illQtxgdEuabMWM
gmMsMJ2gEO5y+6HoqSgaYYBoG9bDKxBejVXUex3J5ZdFuS8jhgEpCCcOcLJD7B5C0plz0sYk+V5z
6Zsd/WsjzilzTdCD340PoKEx3mJ6FkBodix7NOa/ortXbF1KtR2+gagoTmqExcn1tfNKYBRZXjNj
Fwnnu3iveK8NcFEo1OSWRg2rKguZFJC78/8B0yu56Na1KS+O+34yG5A9Fqkz0Jb2LJ8jD+rMcADl
fHvKLirwAyfsQuiNXFTHbfZV1kgDwwAPTZXQM9WSj1iNm+buXaQmWIAEbUHrE4UMcBL+h8RF/TQp
7d7OOvupazuFqrCBLutBNiF5jyNMl/qUbPhs8ILeqkn2pzDtJ3OrwJRHPyD564a09IPKGGeS50P5
ye2I0A6Bkxb8eylqRVRDH8nNfEuWv2n40NiXRlz8S6iNeMm3AEInMcF9eB4ssql9zzksZmlXGYgs
AUyctdGS3I5nMe1zrcEZTGC9iNfhzqryGB+Cb/VTrT2mMioS2OzELLQIg410q1CcKaCYTlNbyguQ
6VhOQ24Ha/YYuGUeKKxoifmtL8DUYKK8N2lvyVuCTHVNQX1ZWngFhEI3oqHup072yv8pEQFmye2D
2tmt9XleGhPKcJX6G3j41tYMdfk3u/vhr7BuGH6Q1F+RDVHhPW8EiC57PKK2si+sktzHXkDA6l0R
VIASvqSZXMKflc6hxK/LFIkFxMyz2Txo3R2xgPc1BNzIsEp14qdj2Kis9KcKqp1EJKrQpQTS54jW
7lasMyqLKJaQWwBQs/5i1WlsfVKZagmyvsRgV/siGhtbyfxW3Ysdu8x6dFiXhbf5C3zJ2Qqazmo1
tSscKITB4b62EiZ4f1gb4FQvkHOwwU5zgmQZyjvx+cFYLpAy1Z9zBw8Q/0FmDoTridXnpl1mbGgg
v/2IEsW+NJN5UUd4pIS/RK5jkQICvoodCEqSMnSb2SjU5u08y9JU2sjSUPPICGilq74Ixzu7z/r/
a1Lr8SMmHOUFm+Qny62K5ZEW992+ykJXgkTeMWMtrVpp/y5M3RZNoKdMuVvT7GEIduNS1ZzP9aHV
PygQwQ7NVEVeBwcQOGVc+l6tmGYngQttGgmwlL3P+jfNkNr1owS9PF2JIbu5ZTH815+w8DFNaLMO
aDtxf8GCpI1wIWoD7AZcZzv+1wd1qGogMbM1aPhS5RXLdom7//hL4HRbrr1BW0/5/YGG3HQF6VFL
oI7a26/4Pqrdybs0QlPLSCIY7utTNzOEPxqvbRDMAT+VeDgcDe1ut+bMUC4YQUfemTQ+IBIdSaWG
o9icmxNuqkopdcOfoJHZnLXqkTdhtshbqEGy59Pk2EACOzytvGq4ZfaH0ivySmVgqowu5Vwzz0VG
qcN/FTXvnIvLC0iouvRrTsqu7WbzzMruqSc9L+VPVZX8+fOVpliQEbDK6rcthQ+6QoA6/D5AzMAI
xE0e/s9FhLeGbJMesDTSdb46Eb+Z1/2/JZv5h3tvRxF/jmlf7GgH/ZsaWT8XzYL067eAAZrRuUQJ
JU6d/6vS+w66Zty96AZCQ6say6DO9Ul/X6WNCbXwA0pZcW6RzVn5sys3i/ON0Z4msyK5KDyI/efJ
VP4xRT4DDQ9t2LtsEO3i14eEM6iBayyakK6PaF5winTeyHAo64Luti0OAHxoJyx90TxbW+jOOXx2
c3len8OYQgEJkrvFBFXy7qDPVDMpGTe8Bquy/hUk1ERGIqozV1mbVLrS9Ta/+3BYk/t0it3r4MpB
SiH9dvsbRXGb3C9uKUe6xHb5BrTGGf4XIHrnFOGOrsqwuYECaJcMPcjhhgIKsxXMDBmLASH3hHXI
lMrpPAuvhsILYjvMGVqmxaIazxwg/nEFWWu9icBwr2qqm/dHFj6lXFHNBaWmYXNm+eDwA831YhF5
C9MoEvQzSHFsd82xVdkuNIwtrrLV19/OxDSzhnGNc5XQnXl41QcKG+8xvpKxJ/IGOCsve4AyUjT4
CCjScyFTayaaP/gGTExOCgUjF5EhNT3hZ33dNCVkFX78gP5d94YfaaqqF+/v5cslPlP0y/bYNPHl
O0iyQA+rGDB3E6XYGN23GDsnDZ9919VRny3CLKz8s1yAUBwRX3KELAO0x5T0A22uH3cUdrqJqjy2
yCrIyPQ7oRsd28l9cVLtQ9ZmPv8qEN7lJpWHzPiENQGoe7Ett48vVPLm72kdEWDfkJJXidx8Mw26
yd9uQ/JlGXSl7jVF3BVUXxm0FHUJTH/IS3E3POh6yYLk84sguLOoGBeA5RSFnrXC/9aENTHT+dRn
GaEhD08SgtgOYevtophy+pDyngcb1P6ALqmCNDrWu922fiQqX1SOaOLWkSUpKXzeGSZHQEqqg8EI
xAwxzPALSEdS/XT4BkR33OoUxoyeM+0DyceJ4hmQXE/INDOJ0t1ztbAhHBHe9Ri+kF0C/roGiqio
0cK0DaCFQ7dy0ZE0R//79WHih6ozh6Kz3NCiT9qcU8uvR1anq/eqMVD3R8HKo1v9LKdjCSMOF70h
kseJYOtDU73x50Gq4YPxMrSPH1vVMdCdf9vRwio9M18yZLOzDjKnTVwp+JFayULTIfWTRWGH59X4
bYg0ktHmtzy3mtApdjDStvhdD7sIaB7O/q3CZ/Oeu748fGEqcS/mSVwgqTtYAo/nEsfSARMSqiyC
RRpxH4zATdkRNE8ABeDUZdZT+KjBbHbyi/9mD1wOKDSQG+61lQf9oNole8ZZrYtDOWsMzTMGwvbg
M3OavQ/beeFzy4ndBj6WBYWyONzOric0V2CaDC34jsff8h6t5HL79C5QAztF3LOy9Htq6yonniL6
7kauyS9iVtLbzBzH93fovsv4V85ywQuLlVT7ZT35szQHTD3KXBWMkkq/Vfkl4GVueDkYxOl/OtZ7
mn2KdFkStLmHrtwBG51PMf7JxG0G3mI1Yc3XsV7gZn7B993LwKuhbq1dkI6Pia5om+RvWzYVmHPw
+ecla9MfK9DIn0Ph6Bon+FeNdDQwpxVYqBRx9Q4D2ZGx8rGc8wSlquPVb/SX38vCRttyEDItWt0s
yR9CXEzUYhzVjRCLHSE1ygerpyOHQpq31v4RBUV5dd8kBRifBlshZ4YfJXOjPpq9U9WjTh9iChZH
05hSw90aW+WCVDzVO4NZeeZiapuus44bGW0sTPEXDazM8GWa3XVLgieJgup8zurt7V7SdEOLM/5w
DIaV6uk9SFQZ3BcEqKgTPFTY5mH6hvgqfplyUQenmaO3Vx26UzmlbdYL17FWJuFMW169FnXPOevi
SdA/h0caH0n7O+csEavUEBgkcWs6kavQkG4+jAIyEyb1MN35V3mxcYr0ogGocjizZ96980F8zGvA
ONwCAGv8ST1U2dhavVREkrCP8E5MyDw+ig6pIWJOfwT46z7qbiq+IE1fWqCUaOfG2UdxxoRA79nt
HIW6bDY+PG8B6Fnqj/BrF0p6xk5kYGHJtXBzRHXFOecQOuNUHRg/MaJcH6nJikyDisXlEXGKyqB7
cI7KzgzvuUMunIdAsbwjEW3qJs+0wUnyAd7LuDoyOuWIP0/R8MA0s3mQstGjCLVXSebB/BfhN8GG
uuwBhpsuscN72dEuNbvcry5/QWHmJvUOeKPK88IYUiCGgnnRjZ8/8Owa7Dufx0jU69nQq/ui6A8E
nJdLwE6t5wcUnXmeLdHgMC8YtrX8YSh8T0npGkG5lPUC0nvZuJ+4heTvp352ucX3zfKxo766bzvM
nagJvOb35csMYuimppr9dK2BJeQeO9I0Un5YDFdRGINn8VpfuqbbzBchF38OnDqH7ajXpWM2O766
n6CtAa0LOARCC34TzyEu/ecKdINOXtqCAVPsAFuCmBDRD/1ICXRmHifLvvvSSsQyi30Um+BjRS2x
r+DApOrWOvdnXLotHSj4KGcG/g1wKBqstxeQV1SUbxOaYfTouA0OrsMb+m9nNRoekiNzHZpAAVUn
FyXl8m3q3uAmA8LZbwYeB6lN+WpZ9yV217pnFHoPiwQj7aCnQEUoEXys4hMe/vFipuJ5IMkfr1U1
QFbKf6bmAtosZ1gnHrbGkIqs2vcB4C4HwvV55f5LlKk0uk2DNB+O5n4dDgtcwuUNbhbZ/TCsRTGj
oyGliySTRZaY8K5rUnIb5yiK0M75eKMj5z1LxErFi6GYFomOQe6wD9bg0weKv/L62cWCDbw9vTpa
rN+ebwZyhkl1p1lZwe3aehA9IQ2M5rEqzz9uK4hXXoNTout81zZgCvObk45Mbe9sE/kSZSZLKF2y
D4b9EnPKNu6oRHrGzl/269ykfb/AnItyqW/V7F1l6yFbAqjvOhc1H/eaQQB4kOaqW/QC2u2GA/dX
IigrzojqXoVkoaiqWGnNx3rYlAIenvpCFBlnhq+ktMh+EN757783OsHberDyBosgeBa3weUDZhNa
Bqp8PITkOsNXdww1xL0PwQ0ACj+gSKG8WW+o8+eJDjUHTr4+IoE8cG73X44gwRIX9iDVszcS8wic
PXG284mnF14hUbINJTq8ml2+l9dO8TtWCc/SHoG1M3zKy4gpa4gBQZYQNDqnGhWzeGlohsxFpjcz
kNhmc9+bSyBMXCPBkJNDqPXOQQ34qwIzqTwfEiIqoqRyzAnqSbYrldyGWn+5txPddmdIrnIooPQG
j6u3y6clG8jSDxhjBhkgAAQ7wd3AEzeYBNxi8mzLk0UeVPd2iedhvFPQYkBOhuWnt/fDM8FcgyAQ
MZG61vFFbtwBhz+15GbE2t9pAcVpJvZVpcvqGQOAF0Jx7H2R54m3dohgqFJaY+VXiujNNxtBrJOM
gPLks+dldLkfjMIdfepjmKjPsIGJ3xJZw8hfjRiz4ieS2SkUkMSky+Um+mdvL7XJowA/Y9zn7dFl
tZSSwvxwspHXh/PHG6D/wVqFzu8tVs0CTbG0HBwtb++xVAuP9+GCDlO+GV9zkd7LLxeRh6EGpaQ6
JteBi/wyYpyQ7gEdeW6YsZe9VfKTyEFXvIGnY8hScPXjPkymBGM6iV9K0VUFjh6hBzatUMrwN3jF
EFhGfT2M7g24lK9XhlR7IB16i7PEcR7sy2R/SsP7EL3D7jqfQmbk2VVlrSCUA3ULVeuwjQ5NGp0N
3zU9XiPxkFjhDkP3kF/yz4ne3ouaBB2zWz18XP79uxtoO2UQzkCKk5Q9qnL4EYXc3R+5oDk4Czq2
4J28FaH4njVhC/By34L4YHEdjc9YBztPIgHkzhBgr3IA5S53Do7TZqIJYhbb1DcUC/v/71Td5XGU
scK4Oxx8J8izjyuAt868qCFVS8+7BUEOa4N+muvj4KZcG2N7SH2GuCupwzPmIpCwJjexrZT3H7J2
82delZP0JLMaQvDA1VJO8OdV3fLNgsca2zHfDPxx+REohqXkrMRdInZ9unZD/ciRqKuRtFLqFXkw
0nfSnrShvj0zy16K3/r7QpRSD6oEhiAZchCJUa0Rj/ugWIobE98XrsPZtSn8Sp4XXLTGB8ZCF0Cl
GAgvWcZDbQKy7wHuFKAyFUBKxmLvtlxXc9kp9LeW64de7DObFe3lOrC4zdkI6jhGMFJO5OW8AxFy
9t/NhqKV9rDUQdaoPMYH1liRhpjYozefZnaMuSSKfhAI86v+iafydnfCvPVLrR50hWRTWXiKlH6Q
FsZzDPjo3/PI8W4kZmnxil4unV6+1uHC4oHrb5pnl9lCeRzdewwxzsHVSmpNNVS5hQCqHwrq/hMg
5KHEpgDEbdkCEJG1LkTCSMsuwTrMXJq/wbLg4Yl+W6XkXwaR2dhdz0Pvau97ItiOyIAtVgQZ4kDp
fZyn1CShu3C72vjgqMExztIcy653wWjO9SWhIFG856QJEsKwIN3qcxDYtN23uBgVME45hekG+uzX
aGihO4tVj56+A6CsIny3oL+5UVD4fGWxEmAMS8fNjVXs/r4npzDqlhXHCSodYOYPHcRjQLzl7W7g
cenQVfCzbvQq7l7JRkX0AY8Uwk2AFBWGNc+wgfRKLWiESp6oVOrkhkDxShMxTc450A2w9BEKrMwQ
RjkCRW2dUc51l38T5MHAjZbUL4whp6RDOFT5f8QntDmnURGyCPj12ABq5TO1N34jRHIY1jtTje2k
lkxcJmy5OvHMTEItzropldiTVpZ66WozejhOWTlCjHmkVY8W/QrRquyBLIVYIGCDoKrFF5MghVSa
CZmoO1ETuQC88ckFFLVHELM/JrUh84jGmbZhKrz35Ajp269PXAGuVBvX3tG5bOUGn9V6NtiuY+04
F0lT6Up8nhqHgBXynJYDv8id+kNLuLzg2tNOOr1iXsHfDtUvWfTpjadjKakGBdFimDiTQVTOZ4yy
Dm01vo8kIHWFXfQYzVLd7PfEoeK0/u4P5HcL4uuc6d0xQ1hmz8gaeg77Sgx3LEEt16Oc+QwrY9KZ
ZwwncC4/uN9f9adS/eLmOCxR37I28zbDfvYMGcpzdzXVA+c7pF/sLfyL0V8EZrHlssMqQyEYJd70
ZQmXLqRbDRQWm/41Fdlwg2nxaGGXvgCD+4ZkiJLq8sfy3XfoeUUCWZg5ndNSRBIT2QdXFJyPdQoe
wX5yIFpOHCWdYfA1M54hel5MR4gbZf/9JOvbRE1DmAVyrguYMXQsudUAWhIBQ3ak5JuJWhH5FhB7
XkkLrm+TRDWRkjs/7y1d/EsbGQC8684X5JaV1pdZsZVujye4WGWtnimnx0tVnUDlgVYewlYV/PK0
L8WNs0pAAECDTN8bZ5tp7srMN4Du1Tcb59qMWcS4NGawEXc3b3zfyhwH3f4EItiyxTsjbbUI37Cs
hZeviigW9bW9LDBaT32v+vGD8g+590puYknByI4Z1mtTE82Q/IUrqfkGxR26+IMfxsWw224KLuZ3
AD/zBjyDTCHfT/p0hkU5HSfLc/hw9Jcj9+PyC7/DsSSTqFTvY+JpbG6uowAtV4P5px0cMY0hUpJM
beCwmsopouzGXO9AGtPi34GXFmfCmMwzli8c5PzXvy60yk6Q61sLW2hOfkDJEJki+T3R6xKCOTDU
pWW0j0p4p0EE9LyLB9e2hgfbyK+tpiGA4GHqRKRe0bXCWvsmC/F3JMpRXvrWN94lUDZ79200xjvi
ZgD7cijLxqNks3mG5v9tBCBFnO/VFpPULgqbz/U0GrG1QTYTAOVNbcS/HNbnodUSg+wcOZNa////
xjh9vxeq9DcftZONXyaGi4R5YlqCONsyHFKG/tTufBQ9WhoxigopRLBn0AR6anb1Xx5cSWKIjnlg
PcWObZGyQ2v//4i7CJqpCfyHlx1zSkwiqe0E1dk4eiGhFJyudNhWhCpoZasaathHmtN5Y48OqkB8
/FOH6PDVine7dYfFPXnCUjjOdwlQGhgv6hHSi+QsuaBVCBdYGglJZsyS6/0ppa0PvdwsfXGin/i5
laxzjRPldot4kpmwHPYt2fCb8NyDl9WgwZT7XHp3M/lNlIFq21jRCiyDuFIA/cjyzXlqF1BrRd19
ErejJxQqCOO2LVXtIV8+kazrHhINqQJuHpWk+R7SCOa8RZ+F4re6XwNHh4N8lTB2MMOVPYp63Y6R
L+snjmCmJRtdPNg9VMxLKOd0lTboM2XHsicO3oAOOHJsrGRknrFrnIXuV1yj9Oq1cGVpzWZSZ9Wi
0FwA2YRPqJHfNu0UwoMHXrVPbdBqZEhfM6+4qC4lapOGRLpMCHWc+MuvzWGVehDRdP6mMIpzCKN9
tVvHYFFqLJCNU1GU0nzZRdGF/1XqDaHwR8ajNDFR5EIem4SjdH33bxQDSBEknaX73YON7PcVdikO
rCF4wsgobM62DLm/4d62aV8ZMvM24dLzpi/zOOZ0sG7RoAUCyWCOVvE4G3biWoC51O9i7Krv05N0
ZmSTPfbYQbDOvF1lzqvk9FxtIPB6QSlS5ZLrPBh5x8V9RMuu1EVCA3+mNW1vjHevyPjwG3z3nkkU
msjbNiJS/FBQNGK6UFLPNzRi2xxcryFTNSKyJuCIGQnoV9rxFkc5UVJwMIA2w7kTM/0amVhS3/PS
l+qPKe5BsNxzB/1seS3PH+lAzq3zqFVUUBxiFfUxuf6H6lEAolquP7kPDZ9TkN+8XDu4a2H0RlNc
LPMHWwAAuaDw2/WhHHv37U2v2Lyd2oQW1GhI9Ks0t0PXKkU/mKvvd0HYKB/zo7iQb+f8y/3wf/wq
pJy29HX6voP7baU5O2fMI8PZo3GTgn1x3htLHbpWvGfnlByBg+yAae51PCKJNZXA6ns3WyG+MB3x
2rsFPqljbtg+v/4SVjYmO/Et5t9cHLebSVKj9osce7K+s7sfOAjo/HZ/xgS/NsLQfp5rbg2uI7O2
X5Dngl0ebuJ59gi+YHVE1T4fHtZls3Ah3FWtVP9xdsxFhj+ScSU0+kUv9DlKaVpLwmRwTMBTTKue
/sqVgIAxgcP4ulogvUt8Ezn6C4K8At6D48EWxlHddxf069VVoAmqjXCZFbBnrhX6SBN1JN7+RT9e
8Nc4PijuIASX73KYnBcQNX6lvPWcraNzlfjk8Z40o7zaWadgEkCBrMoNWCvSudTySBGwZThkMPQW
joDx/K/1Bbu8sTjeBHBfxvchMql2/dZlNdH82ZshyaPVKLj6AP1QxyWcNJ6nbMJqinDJVfSqDT/Z
lAF3EDSbkiH1pjyA5t1wJtCVvHStkTEHtSqnZhoceS2I2iu8vgd/QWEdVVE6RXCo5aWRYzw1Yeov
TAsuL83PfZEzDngtFkRsjcmQkx6LaFBVEt3w2JnVhA38FBkyczDsK+9+Sg/9AY1bs86lfvrZOXBn
drjgBc1F2UGEkSTli+7B6/YA3SyVw5WKH3Qdo4Z/RMQRF1DZS0g2lgzBDuSCtkgsRIj5NDYme+UK
gnxvfkVcK5F1Q3UG44bCwg1NIvJvPD58SeMxKKvVd75OY1hIpTknHb+SLa5uEFIE8QkbQap8Zl+6
3LMFXKDpaQNTajSg50eIPJdiLQ8kew9qPnr2HpXFfRXU45xF7eA3BuxkwPcPYC2BJxwyAa1k3lcc
KnEXM9SXkFFJDhhuPeVzJDRCwLXUjT2twQy++L2cK3rYLk4WqJmUkbOyNhsSJjlnAmI/Dkq8MoGK
dsctlkBkhJOj3KS7k/zf7Qyr9GVxsc8AVqUOnXhCOGGNvdFZxkGwjBz6aHhyn7YOE72vapN+I9+f
29PgigveZp7o/JSh00tGuXMn/IP6SvV1t4v4iFRJSEK7zdnuXEYDOQ3HDBIquME0uyydtPfG8whW
eXKAxt86seMLJYqa/n9jbnX+bl38Xyj+xxQKlEYR1ZnKbcn10Fq6hAUc+SWG/XiLT00lGRzAy7Gr
8t39Ax/2vedJyCMpeMHkbUkFfQTvlx1+wms3T6jlHhhTttAYoimqnFkfuKb0BAGqea1WHToV0m/x
BIsMBPL6xMkeknvjPSDI1Uxyv5a5lB4n+QfbYv8jXHq9mj0VIq0b9SYgcyG1ucrGmtNN0wHw+GxA
Ilek8raYSBUVFOr7HTGQYMYnCuQ0yRuXNWPVXPEUZlqna5KrbEDJrN6bj9qa+Udv+OaEOL6+Swzm
u5AjE2E/ayVsNy6sEXWEi73haMMFiIpywiuXq+VuYeKKnGELnjHNS011d2Q67boFxIL5N91u+53z
LjltfLzoSW94ID1mzGHRMPxtD+IlojyujTCNMJ0EQ78D1KRltcs7xJuNUVbtsnTEn8PY//03T6ik
QFCTz7MLx7aTS3rHfCw9sxbFLcflHIClLPeP0kZNDyLqoNEkUubWECTmTgU+wQv2XTSwEPeUGbp+
ATQDT7gCT+sXeRLVxUSiMFIqiopAIyEmZkuHSfvFTBmVL6AqJWZyg5qRU8MslxovB/BhCWx81Tsp
mYyEWEuyAZIBNKZnE6zMO4BiOaf9kKhMn7q1ZkD0ADMWGb7k0OrU+T08pDLcq4DWmy5QfaQTPPwG
V4Jqw1rbcA1NRjRGgN6mqEczz32Aqe+fFVkl9PCiEW7bK8FsrFldGAp4vPNLK5Gui0WiTY7wmM2M
XHMHje67iM0Eq8TvgfOdZU9fciplDLsu/53KFu5YpfG46p/Pnc0/FSZxcJ5axhLj1jbj182sTjpB
KDosRiVWSRdZgV8KktTxdzg1Jh2xOlSiJDK3p24rR8dfuyvINObGkb1CBLSFS7U0eC/odomsN7X/
vCX0+0Ofgdc1kvyiDQqfaKhBdkTBtcGVf+XdGq/GENjcq+rmGXVNshOj7xlyH+A4JwJx5JyJOqsu
sb1OiJLlgW6ximHh2Krbd1XXN5TDUeSd1wCvQaANeyOG7r+2yNyEN8Tt8If2VrOP2jL4CTHti/PC
G1j1Gq5B900WeW/dV0AFuu7hH5h+jkq2nZrfm1yAGWCzHng8puc+GT+lwGKsd4ylBTZtS3BBXsLs
9ZeAkzMf9ClUoaqguWiRFNeK8kEVRhilYlas9VVTKgVlEQlP79Sytf3C0rMF/cz5bxL60zHuijLJ
q//vYQja9KmSg+2BQsbvCq+qN50Vj/W/gWFiMznmulLd1I/wZkO7nrL8/wdpUqe4m7oLO/OEy+DY
WC3pqpTDlgx2axkvORTAkn9La+siPrdGJRPyhvdzudH+DlTVfNWo8WpRW9zSx7tt3KHzrrhvUH2x
z2o660fmB50zSgEVFpdbXFEo5AB4Qd/pWxcj/c02Fu2db+g+MXGtlVequCAbY1yo5zWJ4cSfB1Nh
Pmi+8TbrXGgTnCceJADN6VkLAxWA39pJE4IB6a5apcd3WQoDpYwBhpkqy68EGE97DMPZ0dd2DA+R
e5Jw+2zGN4DDXbtmoIbXy8SmfbMNGRbU44peKTxSWgB1MTULNbFElen5cgjiiidxHTIBTsRcUOuI
MkAOHydMQfRaaL3+TECrDsnXu6lt/wAUegcbiVplYW/X2n2JRhoHDNRy611SoSVLduc/qaWNp8Qt
67teIu7hzkokcBxOuklGIB4gEV/9i3Q3y8xMshtmv/hCjFoE2prFXeiNntuoht589adJVu4/SUdD
/ctiW3ufFG5GiI6vyTLbpAfaQ1mRpydLy8IjJGEwLppjEGSiQ2H+9n4qrmilHvaZeOLkbVypUxlo
8J0XNaPRT+1x/gwkEDOuX4+pO9zJx4/BXj8vdL3xV+xjCQQRzrSl3SEs/Jx6JcJkM+/txAp1lC+j
mIL7EmXgWOMWwWC29zRS98V7kgayYpK48p2NzPUKcbl6dzLGcBk02vtnqwyD4MzjtKqt1ViNHNBt
xsaabpwwkct7vtC4UUzXcMPZ8NaBceDwAows+pLo86WJXYstzmPE1fds+AKuIWdK5ycNMEU+c4KV
TWbzuSN58/0i14sCDkykjmP9QjmR7qlJJimQYUT2zGHgKDMiyL6etrJuAA6LrW2FVMdo4JKRZBlf
4vg+lyubbmgM+tdhwqSpXjF58iTZm5wkik+GI23285/QOuHEkyeuW1seoI0N+fRfAGi1H7h2nbrq
HPH3ymIRTW73JskYZx9R3JZTJXd5ut5huoGEdMM+VSGKKwE6uQclA4FP9HhuGQ5FjllSYqonkUeN
epYQ1Ooqcb+AtBAzpmhmmdaoGseSDFx5Wq8PDwJCP/ZqSNOYNXoJ1F9IqKXjHSgb9yaUlWw6TJWT
bo37fRY9Ek7+mOMp2R8CzCyZtwAd/3m4kfngO1zRiegO9EUiG+6U2ZZtlWV/xx348wS7fCk9nGSt
EuWmy5Vcx4Gcnl3tqecKsRNm326Dnl/M/1TS/ww9zlwFF9Vt3jcHTsubuf4MnkgJY097v/x8xMX3
j4CN+m9L5ZWxrTT7CYkoqcvbqBAGqhOJOSepGl0zcVwUyBURMJIsKzQz7sr3vCw479eh3AJbX0cv
UkGh0nzr0jykYf8BSIWoGjCdNVPIl9elbaZOIzXl/uVsMXBjt8rL215RRhChoFW36PmjYEMIuTtx
2PjUqILR+flmOwXHLpvP45g/xdn7TrSgLqLTdEwsjnAXmQr8aAiXmqW5nwBqQcDd2xOoUhqtjbvf
oguh5OtUVtdv+u10hcgbOO5TfO7apzloQV3LL9a1fLfHByyNM5I6tcI47A4CsTw4R47DlDLF4Yzs
rAnyo/4z7xL29q0OTyWN1+mNnjWDUsxzSyQYBXm03MyQipPP6ZDG93CI9EVm6t9127zsvsMrlhx3
DBkHAgTCumYHX/sE2BSrhR+M6PADj6vuBX5c8cmqpccaQYfzhDQT/bx5lyfKK+RCVynNcXkjTJ7Z
fPQQ6c4afvVsjRDJ8kKNX4p0hrZL71gi7DWl+YDhmi+0PeKYa2t8N+8+t5IwWY5b0wqve84AXLBu
czLgG7Nk9xLTicefc5X9fR47AmUiT7/XIlJUj3qCK8YmhxZ3mBxUd1y7pqnJsFQGHuXdBMBONRLv
XVqShrFnRlR27r6cSLgeBikJbVvlaJ6pobKWNlPREtqqVPOIqPGlZMjnAvlmVR1ja7QmhGtzZhD5
1JoxyvhVmlJyN6/zdNliayPgbyP07KdsookXuEmE1vVJYsXCnY6HswJ39JL5zZAmtCl3bNvi6PAT
a/UEBQYFYH6rHC28Rqn3vr6QFFn30X+nocwFyRZnSi4/3/7fS7KAYnOgWldoab/pngTqn/D+OD+s
R67y2OkzR288KzEVeNSy5FkqmtIjiTInfDi15bEwSxUvwLyuhvfYMdV7le9zygcEYibe/Zq3WmSt
nxFirNQeBanIaJYDV4bOPhBgJb1/zkm2mrwy7SbNRE99WIFfnk7rtZlfsCVD7EzEq2gwL0A5xcQ8
OvslVS53w6SyrZrMxCfxc3Io8xSMrMJjbc4vrHnZ1R6vimcqV8m06YrK2IVIVYHAbsYaXIYlpE2z
IoiLEvMbyJfIfhsQznAqwqA/wkf19+Lnbt9k4dzH6EnDmzi6IWRPhGNO12nhZ2GL8RhjEJSeKbgH
uItB2qHOVe1PCe8TFFgZ8R01/khhOV3e17oJ3YkwkUD4QsyZHw75IxTlL6rEaBjP+GiOVYcZzgrk
fyCisoHOd+/sEoiOwZ0ok7teCBtcdUOLStF7x81Z3pZQJaqipjvypuQDKi+AiGrsGWVR4IZwS0oe
dDuoCQ1koxRVxZQGiD6HutAylXYRBr/qGL1+b6MKX9RoLDg4qiiuXHiB2RnQNmOL8MzYJvy72/Av
s6eyaTWv7GZyuq0ROTTGwqN2oC7jhbd94QL2wfK1pAmOklWoeU4j+r0VGyy+x4zV/8WeOnX9TCvT
ezhBbgAFYm/NyWey7sT76qWvqt3Btxs+aPLpX4WNPnqC0I6f0zYpkHARCe+XzUaKW71z7r805MT6
2EA5ysv1pHmkeSZfH7jIchRbLMKmZy+0501WHtfBmlPcerVsisRuD/J1wVk6ftglbI+Teskzd/5r
LMy0l1DSi092o89cLATvU6YXWPnzGuQQhOMrJHhpKKESGfLyj7DpjwhoYaAdHVeywFwPYHvTc1Ko
581A2N4R5jX6pnrsh8zx3a877PLcZOk0UKa8EdqaT/0XHq4+XTzIh4lUd+gUn0dtX95r38EpQmsN
b6w8k3RWpdvGwwtFdFlMgx2oDo9p84miC360JhD5ii9MalkQtt1NcoKSzSU5rFIRd6j9NoBm930b
9hyNkcidipqRtDUMR86+bfeeMKyJeSa4JtsyF5+svMbTkbW9WIPsYTdjzosDDYJbcX69tEvm6x/U
twnjdZxrEVcs56L/UyRIz7jGzq+6VWgaNCIos0LNx7Ag9kxyj5DCgtfI2/s4Qr/PNvqfJ7HPvseD
KGxfxVh4BhrVqoQFSAMEbm3DTsbuAjxWlm1f2/XjOmNMIJLNP1qGkNHwoih9J+tTP/VwUmNAcSP1
QqQalgDJb/QQr8uA8yp37nTTKin2mEjx05nHJtpzV0Rbef5qCYItPgW3k38WjOhTW024Xh/nJbEn
+2Wap+w5gKcu45H9s3LMI7OuXsxDFXZMmKf5mrfWqKUZWi9Fhgm5a+yIVXz0LzhbBA1qnIKhT5ql
qN8PXHYxlccE6P77Vaj84C/9zc7DQFxxv7KupU2ov4Klfc5wKt9Olri7Zu/HjSYXjV2hkpXITPml
8CW5oHex/ugZ1i5EkJkUWONEskAyMVHo99u5+EROzQmOdXAzgtLK1qNBW6ZNzJazLqlrPv1U7o9d
iUEOTrw38jxvbTV0m8qAbisWyHE3R8xPCRLfOPhS1C0bFGzHiE0NVwx0yPjhp7fps/sYB8JHqXjA
HyUI7SC8gxBvy7Lzlup5y/3c4pIfbgN/Q5VQsqotFttykz1Og5WsKcUY0B8rg9UvrsPphmuCiqHy
36Wm2e4aOVv5Gzi5QVHel1S/VrRHBlsufo+j9A/w6SfLOq6YEMBWT1Ex2Nr6EoyKclGgBYWi2SEe
v+KXJjKaFiDwle6xrHvowPjNKQCFFnryqk1folySOJq0OgmXE6p1jVe14/7/FQPYP+9gw9qimhXx
CoFZS7+KHobREMswGRwamSa6UVKtUNe9tUb/2OwrGnJfTHPvu1DeANEMJ4lDI3MaGvxNQxa9nSS9
ZQJJBuHvSNGm/xgJos0LdpkbzWDV1bCyUnLt17rvFP/3nURb04mGV3/6yMYdiNEzrWDAukrkgvbV
hnaQ0ti+mHbXzdfV2PQuIS7l/ZbA+Q3JiKN5xlSErDx1EOuf32quCuNWWfXvYlNI/agcPiHPRRvw
0U/iBo+OXWaHHATQUfZUkHP2T0AXgc5l2c8WqlPeYflUcJRigugeMBfhZg9zyJBP22viA/ZBFIKk
eD3rkocWPGLyp0jMp/Uv/QIhdpaJYbBxQmeDyb+EOt7tGmF8PqbHV0LNyokG3gAwZ2yW5p3190Yi
KofWAfJq0GNB6aG7vUMHqzMKocUb0RY8cfa9riVdYOwjob72HyvnUPnND9zTkr6x6Fx3Bl6Zfrvg
jayBTRP81TvH7UZQ7JQoXu9qOPfo6SQZIPlMZE7wENbwaVPHjOUuM5oswXFpQLePjD+jqFfOsvlm
l4/9cuKDq2fLxHHtTOXdvU9J185OvQ6IBIpZ5V8qIL3yDilWq6qRw7GaE+pUqt77XA7w4d2xdEoR
el3A29c+3bWX/pzMHxuEvWBowdp9ThpcOXi+gHSY0a29LE5eUP11Uo3MuTh12Akj9ziPoq3yO1Oa
e5Ahqn+nCkCd02D3A9gPiPVMyG/SALEYlcEJfEWRb6EYKMEH2QiK3KCVBS9ns2VKogEoF64y8OtG
5Mp/tPiRcKlJ9bfzq3sd1jVXDMWluX5Lc3yHAn12hngd0yBfM6SqahW8fNn5FmExRjtcijudPD4I
QICdNyZpB4FI+OzVz9vhy2vTomTREmR4Sjsu4jBFtk5kOVbZDBkzoOnaztsTqoMFwPum8NzjvB3L
hggVfsha8j3rUfMsVcTJBndi4KSI2gZq4fRBbyt6a1zf5aHcI7wGz7IImS8WQ2sOPRU77+VbIs9z
/nnbN3RHvxRUCKiULtSdUnP5MB4M+EsmOz8xNoPj9gpWYukyCtA1+yG4aqI1JBdiQKoz9olsPQ4w
+1eA/5YnSpxSUwLIIptdPM/JZvTJl6fFU22tqJNMTMmvIUIy+aqpa2FcY9R2NDethsMzLI/WcEbt
clXOf7TW/XDwW1MU9JOOsIq2lP2bWu+uQKzr2hRbjXU7vtf+VgGbgqt9l5JeZwJ3JfN9bhihLywW
c0Bqx23zsVdqd5l/07hqF+bd3+uPFsjVt+pKF7j6h7SncR2MyNj4hjF8SJawONHyGodQ8lOfgccP
hCTRImtv21MpN2DEmgb7brd++WPyX43Nlqs40Ss5KleWK88C3ANP4hjuMaz7MhUZzqGGvewQVpJX
UyYgoXpyEYwbbmrk+WE0l8F85x+zijvgkq+yamoV7JjdpsSr1cyeh8VWJEhydc7MD2VnDZrD3Q3/
kBWQOQFDSk6VcNR2f4zPPipuB8w/5ov1KVp1x1unWeG4gJ2/3Jus7A2MRGkW/+7INHngf2tqq0Zm
553Yl2N5js8WnDbtxaZ/GKvKOUfcS4A6JHkhIWOOXSuHeuy3GeNsQLC8R4c9hGyfUiJYS3g9rLYm
g0zaydxC7lLBNaaS9b6WhkhIZEk4KiemPKugNlaCzxwdYHDCCtekXT5gLVy3CthSnln4/cPiqsXd
D9kZ49d0woZFbiIRG+akaomBc4j872gjlehuJDTGIY2LqJGyUNXbWwcBi20r48R0/zt8iEtDB75C
M8vXEYVLwxHuA+gFmch3XJ2pebt48mbV+UaHaTuKVK/vQEq1AJ9/QLDfXF2onJck5xlvHfPiVXdP
6FkqLMaqaPf8rgOcjQ2X4F7B9eIpZS+HJgMqlFT4Wcxn9eJEa+bnANkrf68/iX0r7/rW0T+bqhiE
OUTKISoIVTIPaVS9bGKKvmBtkX1aaC3mW5JZLAelK4AMapuwrt5Zr+hn5rJ8BRXwgGgx2b5PqC9h
J1p7de2jZM11XRQJdRhxAIuwv8YSSvVMHDI6U2WwbEd6MN6YCF1iMqCnsIODDgups7zbS1Ry3qwT
LCwdNpIEbSJn3DIv3LJsrTRaRt1E79T9nW/YrCwcYHeYsm6YrKofSHz4wZXKGf9tplN31mmjkJD7
9ZGjCwqAodxIAW2Fxt9Zooi2PE0xm5L4bxdnIy/ZaElTefkjgSUP8zBBiVMGRwlLbIz/h82pPqKI
hS0kSv3OATUBHqRiRAnYFYD2zHZMjvTOxuEDIJGbWvT31sCCAeUtX4bGfYBtduxX/tMFeScjPhWS
zjFCU1Rvol5oPDGQz3ex4YFFszjWtQwxXLJFOuIHais6EOYkhcs4w5N2WvL/faRjLHYsXvq0YRv2
19kYKcjO6ApowtDlCg+3ekN07KnFvgV0mIuCwbJNOMduPhizwjAz0Lg0jG2FVjMBgytndbaYGcAl
fDxk+p9QQBdNMYhC+4PkdLYMiMaFbdnBfPWUv0zbyNcRuQSK0XmpTd3uw9DoydmWnX/OjJJ2xP9x
r9twMv/kVsa1w8c6sp1gMy2iYaZhNGVHw+ZNG87lAoBQhdKU3miPOE3+G+V95fjIA6gZbI2NlSpD
hRQLvch/7W27UDwxmlPSw90UuWEYR1em52vT6T9QGNT4s3o6V032vln3jL7gIXPvVkFCjOhs+qbf
q8s5Q19BYQ86zwYBrK7XvEjRAoA1ESXr0rvj4oTFagTJLfE332QXtl0KHpg8eLtjmhNJ4509eLOb
8K8H1mM1CJige8iMV9BMpPrkXATi9bO5FQrxzacxz2vdvhFRf0OvEa0+YymmlQbK7qLjQWG3On57
8hg5wGWVdZcZHAmpYl08XZai8lfVYH9YXbt8nLJ2D3JNhXyYCLCPMTX1Kan5lDYB6WCaQKxipogS
Ss4bYFo5hysDMje4BrleGZtpjcDIa6s6NVZ2mGdJS2FENLkgVYpNdcGTDOgaDtBOn+DRn/0kTFoV
jU5LG0qQw7aySfnY/sB2ie5Z1UWrtISp7SxlLUxlP71eHQKb01vTKbABSDk0LU03j1Pgu4wNzA9T
ETT8q0iHmoSUzgNAGiBiuwSgUz6uYoXbI3oao7ieUBykN7qC6veHoPPQYsiOM0IZwytNbqzYX52e
CPp4yDLt80yvcHc/VVIpoFPTEgftII8FUmZ0GAELwzzXxtxJ8BgiP/T85Pryxm+M2LW0bG6qFvc6
yN/zYg1EAuNhAfhMAE1jIzi4YbAZtyZPOkCBV0RTnYuRLZ7vN//zuggckGwvVd6WQy0m5YDYy7FG
OwUZQcN0X8W/JWcMxcPu+oyEmX2sG4t490/z+EWHt07tfIe722EmbVksnpZRxDmNJNoCILoTW++F
pL44av4D1HLRfLPaLMUICopQqOSfUtsGbKXHf/XKqQoSfIgCv1S873U05HcqC+tzWApWAeO+NO0T
xDilwGpQk4DYMBcci/LwpCv9f7J1wSBONLy5oXjjFXkFNgZtdVDe2SqSSBM3kGuYcyVf1fbvFO3E
e05OPixigk2FZ0j09MGMWnXOTWCiu+L52pUOAyexcCadTf0MFq5jQrU703AoOsx3eTH94lr+TZda
8lVGhTpoAeeeN9nscnM+lio8YO61Qd9F30beY1bu27k2WxGuv4mYHDNATgcwD3vmyD1dhSCD9Vop
R5nk/euy7bI72cBaq6NpqyFOfVcd20fwUOK7qhMR9NwQArXYuwG8Q1kRUN+Z6LrlppIdEOCF2kcn
vVVNyfGgJwrPMuGLwy049Kxm/XgWQexNwgGyyEVyIFOix2V3euV+p/KlnLCD8xxkIrs7L73obbuh
VTGjd1mL91HieeLOA9e45zKHnIp8kZZgsO7JgZjtSFpApQs9iiKIoVFZojv38nH0OkwTiwe2VXui
BwqM/kKYNCCqJ+krVUhzlVqWcV2UDErQOQKWgov04WThCDlqeNxz/Z45juDfHA0ePy0ry+L6JhRf
kwrzDTNDPcvdbgnECuCCUE/FNQvfxchN5jw+AcG3RJQeDCjk4o+N26zFC0QbtsEe1Bfb4pP8VsCo
iKGLRW4Fw8QvWU5EZk/AormpryYROPRqfV5VkeAFEUM+iucNtGfoPUpb18zdbrVA1HYEAQE/WSNR
8BcK/qXl5fyrygRCSAXBcquBGDtKQ6uk+VLSvDfyl5hN3xHZmzWspDgKAeBamUEYbVHkcahKjdsj
yU/XiyEvV2maknRd8uLZHE1wTpdMrciTss2UM3xecpzhS2MZ87gm1+UszMEf7Nxl4Dh270/uh2tv
UQvHRqKpS2CGSC569SLP9c7mtxfRaGOGH7Fz3V2pcTxyZ2CsBceAdTk7QDlPAi6iJsyq8OLZH7MG
r0f41JHqFOrgKyF/A/G/1cy9tzaMQ6qORJGwo/SsE9aMDZG67MlhMDYmmrBRhaEWcoBTSAA9YH+s
UmNkt5yucLNAnlNezHIOWIvNynL/QBc2uj0VZPCxP+SqNWaOlTXjucym6qLOGWvN+rdHv8K6wphF
/kcqBtzv1dnnUg6+agFiipCkMUDxSR6QrQO6CjFExPzgy4KjML5uTpcHnVmeC8VxMR4AQYJHDpGt
Wvdj7CofXOHfnBWPnKP96VwSzzDQafLTj4rqMZFkMbSCWx1UYWkOcuZG91ViiTZoDBAw6vzZYKqN
oPprEOrMdbeF15QbEsOGqqcg4aEkZyJtk/5HHJ17tdVbIyV+H0EqF1zld3+xeS6rx5OtS1AquBCb
JIP9iHT/oiUDCpoMzG8qhso4hDb+FDWksBTf6ovNwyFwXm2A3hJCwO9ywqzWkr79x3kpK0yxyf42
8Bw29qxBC6ns+Q1eN6iRMnZlVktIgmDfm3Vky60gtPCup3U3QuvPtZaVQNwSlQDZ1hSRzgOWlymT
mNXulqCJnI+eRSoLwFCpPmKLAyIGJri52EUysYC4hOpJqofAZRZCyuAHYeZcBjArDRwNLAmei65O
vdEnI8XAe9XZ8Qe2OnmubVSjAIv7V6yDyXjdlXbHddqWlLQ6cZ36cliHon1PsuRYOy1e1plsT56z
1CsucBuLAnz3iVD3IZhU4nO6z90RQ6taVR93mP3yiH5aXQ+G+hDnMNHHJhMXluG9fQfqcnEEL3+R
14o/28Yc1hgDozchuvdANzce7qDoYCSDg4ye9IuZgh0rhKMJTE1a6lbgdVYWBiF8gPZ6lHRtDHt4
0PQ+B9AwZuDJmNJ4kZ/9QuNCc6hfj7exlGv70s32Fjnk7tRHXys3niWVkT7px+jyJS6jGZmsIUDH
mqQUMzhwty9JrOkdFujGwzXlFphYzCMUX8eSKcXoJAXVd4Dz1Fph+cVvKu5VfnSU3DSuJcNqqxYF
X5IGjs1R9cpXnNvzoNAj6Up9FFbBEJoS+ZI/vaNtK215rT4neLN+B/9MqRLd7soUYZiEJvw9NrT3
w4YSHM1fqMvWDocWKisU0jFSFlmvfrywB3f7uLD+8xQQh/bb4RIByQi5EV1h4bLp4hZVy5wx9bXY
pK47CNAMniOw5P3+3QWiD82mdOeyXcGNBZ6WWEO9eUs5ujderz5XyC+yS/ouEe1xsBzUs4QM1syF
hQVOCcksoap7aDVpEMYW/eBJuJ/TSa/eJdWLMn61XnH0yHt3MYFqpwQpH3Mgts5dDQKDS1PqXZK0
wkHAS681Xxmr0wn69HTOSjaOCzh4JlLufPve+Q3lgEPVkAyYuC9ipJfjrqg+4a8O4+H65ZzoSw+y
q0PCplnXkuafzUKa3ADldkVZuUjrF15EsnPj/yGiy7pbQQ0tfLygRyhbDAYPOBshgte2kpXEnyWY
Dcu1ntWKvnvm0qejYmbBav1IbKF2BrClR7J+YXd3Ihsx6oSG/0fGZgjYBwkOq51jvvgHYQoIJsN/
97+/It7Vc0wyS+ziVJfgAdwsNGzC3T96hR6c2BdTBB9uJTkfb1F3+NzzfFECm6xyEf8UJwBI8z06
KJ1LLta65HIr/m8ngwDKUAFShVMmKK+Ppnsd33/jAstRjI/XRVb48QH8IIlHHnzuPDWtK2SwGbHH
6YgNatXiRQycKK3oDPQAvoPfx903MeEb8FuaSQuQYkoEpY+ycW9QOosiok7RPJ18FfiLxkVYUAdK
GnEF/ymwdKBDSne/KxcvKlftVgDenL/i+UEGBrk612wJUK7fc2PVvKT8x4WRlZQ/BcU7v1vh+yYn
ySJUxKdexsVEW0FCKAu6RRSZqJM9Pm53RZn62OETZBEdsDUA/0x+WWP87tGxAI6wWofknLPow5lS
ZH+i+i42peeCtFXkXNzwxudXG4ceuUJjsMX7jdMu9g0z8OCesyHz793ed3d1vsdhMIm6IqUzz0il
o8bgFVFV0UPhap/KCnWcOdCsEFXOB59XavoeYJyEcEPn/OoPRe0hZAC11dGT4YnLEL63ri9gGhF9
Nzw0WEEj2+TQ3qH0HjdkOJZ9wGY9sGwuUahqsGB+a1Dlvee4sfapwKTAlVTPutiFQwU7m+eR3ib8
IU3ycCtpDyX1Ds6SE1IA9h9CM0Pd8vQe814M7/MN7nF59LhnhQMcpJGnB3Wa3BtJIZSNgUYSHMvA
7lySiJdfKkNIBmbeLzZD0P5QpNG9f/X2SFmcH1kV1JTTY9CZSpGhCWIE2CoJMUQDkhgjtnQXPz2z
MA6vcXXACWqf8zO1viN8eUA0qaQvU1CJOqe0VlbwQCLcgOIfHi3JgXo59SKpoAIQ0CEywTM72TW8
o+V7qlCH2D15csHdcVadNAaCLx0LPShqTOSM6dkjVvWKjzUWPao18u9GyM4Tfa4cn/YYZNjwiAPn
mf5QNzb6jyqF2QRxzh2rHf43Yvonc0iFJWEp/OMuiqduQYdfiIu1AeK+7wzOoK47Zr5u6oh470yy
73sk7BzS+aYcGwqOLZllql57nwat+0bbfGbe21Y9c6h52EssaMnRI8aohHRxmL+C2WRuxc6pcANO
JByUwK6rEyGdLouRalwIfp6+ctdJSHnKnrfYuGDAU5s/s0/JqB95jPXDcnULe4Pwspkn0iGPprk8
wAxaisWwRRbNeHp5JRPKWoU05EShS4y0oUOT4i/UXXTNYpmM5wSyt5SZT/RfLuEnXXZR7n5RDYWq
F3s/is/XsitZbloUvpkK/MuoTIiGHLmmCm+POp9YgaJLsHXuGDpWTrgzR7sjgE0cZNEwEx61D3fW
vNLqUzt0zLvuQpS66FzJSdtmYIp3nPu/aOIj1DOqGkzJDDgo4U3ZR7VvNmJqrrvz5z/g49et5WuB
akL/XaTG1HAtJlkPAksMHBBXzPBdLQQj9aqHzkvqpfehBWbgMqVS5gY9c/VleKX9EMiWu6g28LRt
m9umixufbLNs2sORvmmvD/P16+SGhFkeM/qZmDycv2UgJCDAsAOGumUbamsqwIgpZNNZxphxc8Uz
r/2Z/HC19FpA+VY1C6lYVNQzcJwsgCT2BqQELODALNaCWkGmtt5+ZE8ctY3vWlsTE1+n3pyiHcqb
5+7MEX4tFAr7gtmTnefVgk7g++Ro5BB6ckfB3GyOMS9YnqPo95wrlPPkugayfZK4NtU8UzsEZ/HP
Z+be409S/tp3rkZEbjMO1Y+scSS/gN0rDioST0jN2PJ0ioW5/0la07Glk0OKHfSLx6ev8+HCueyC
TkkhcWL2t0zpoCXu8Mp3fLggEZqX1iyciLQx4bEV5gt7VImRdg5Ghdyw4J5Jqk5h3avqO01BGIUr
+uSB8mkbXGTUv4spFOaHbBVd6Kaa8sRrq7Xn8mJ3x6UXmvKzFDGsDjZcLCUYISLPQ/GDTri6toTr
QXXRTlbUJscdY9Fb11dlDNFxLBFktDlotvCKzpS/gafC0T7TKKdzW5NpOcWzTCsAlVlZkglXbl9B
o/BMjQKSoE66tr7sL05DR4AfNTC4n6cKlQvDYnsZNio8H1VEOjImaAh+4sv1GGQ1X0YqusLflXWf
RcsV1tEC9IL7sJRkwed1xJMMalp8pHj5CsYHAU7LwT3mIp1TYW66e+JK21fExCmjp0xOvJEH6mAS
2gsC33eLimpbirYGLe6ZyPyAsWvwsadXg8TSaS6Z7HaVqxvu4yJN4/56Uecsup75OMRiZmMYI4dD
6fOdb1AsY+6F1mkswe0Qd0JcJTo8wsisuHDQqcFgBuQbecbZKKglL7GNqHQsPrtrWrytIA3z9rUO
nOLPCexKHW2niUkN4G0AZ5h/Zq9zroMey/eOvntNwiofwDK5NMYbECF7CGLoyyt3+IGIvpYNO5Mj
Kg1yL1BtDoTnWOVu5/O4k9V+RpXnYqNz/8STAotgDd2qgGSG1kljTlmapFfKGDD6pC2JBvKBSyDb
ki0hdgB5SgbJUEF0TLSPAeW1sh731Aa/4t823OEbjw2RisNuuqKP64IvMJe8s9fhT0loeZADNi/q
kq7gvBO9OaoN+0eJFwWJGQr2gW+YyT8/WtflhjdDmMbFk4ko5+Bbw54BjKbqM8ag/IpGpsqeXMi+
Pv8k4IpzFpCoURdR4a81EpQH5QH6hw7nh0PMQI3MqqxgWJk56ZF7j2PgJNeWC7vRIG7a5M6juR56
6uIjQvLFBlKG01UKDC/5phmTi4gzAVPfGuPeQ+A3AD623nq430Y3GBsbVN+VxUTHC/coL65gD4VM
Aj5/F7SCKJHswdTrXiMmzzvhl/7Vp+yKnZOG17c4IvrWjx1sRhbPG2HHjUsLdogQk0xD1N4513ZA
g52BHxTsoTNECHcUOORjF8aSh/oc8lhSEFcHB+iCJ9yvYPSvYyPRLYxB5vAvK5JdzZEtwl6cPbcK
I7PD2pAp+MeAztDeMopCCWHkUjk8J9rWanNKrfX8uc+WR9uyxJ1sPUiGtRejHgMqgPAVOXBagxJy
tQxa2XtBjZkfTQmtfSEoNbiMt8IPVgDpI6mJNY5gTWnonI8EIbEkoDm8VCYl/TCy+TBu16eKEGUh
e7ESL7Lw3NIvNMIB+PajSYqwtWGfqHiqbwqFJM5f7QBDLogmy9bCFOCe19jk0IJaIPEy7JsiriRT
VOwjyfHW5fc1BWiD7MOHq9yFlHCX+ENXkYRoIcyALHnE7l6qq716gu3QEQcGOuFNZIe/I5MGKeOt
gfDCKHzsXKeI0zDZgd36G1UgBvPCs6Nx1VmeTHIDnhYnrTHrLdhkhxHAjC/gVW4ajTZleuqktQu7
wRhQJD+Yi8QOPAbNlccfZTRciYVj+oRvb0sU9G1VAlThxXezejdbvATovVep/dHDOuCMYktgW3vS
1gAnQWfTAWfi27PXX6vGOVX6TthlPbbH6Jzyry6FIMuEx68gf57oV+HqrPogUvgQ50qgAR/Z3/1N
qPRzUrxExRd5Tzjq6XAvifV3NNZ0YiuAoFVgXQJs86hW0NOLqw8SYJJL3LO8cJc76DAy0iSvBUp9
ubXCP31JFabJ9aK/9RmTWJmDIPnDcTciLWPLI/jxC8zytkL2f0K3k8anGgq9LoJUZZ+2HK+0npd9
W7XgrM1ZCW8M2SL5Zns18O8iI1axsOFUhnl0UsX082PDDYA4nmF3hRmHdMw1wTnfzYKsBYJirL6a
o5Ub9vcWAZJ/zqyFX912u3WonvlX0VnyIv/4nhSHpi/OgtkUFQ4C+pQM6LPU030l61evLpCKo5wQ
L0koYeSnVktZvMlLzhb8ct1LtIg13T2L3XdEkpu1ovX8xmco6YElG4PTD5n+tkk2Jnbh5NRu4edS
ywRLQcMs/Evgr5CmVZV2M64vv3Fympm2fn4etuYADfjyyGtcvxIeyMjmtJEjHzRQLWdryl6VCN0T
wDpe/14cGgahfrBlCYdUyrjFum0X4fCn2NtCVgSTSNom5DuZFIQGubcujJymDapo0sS4QNNnel/e
KY3tyk2/FoD5q1dtXi03RsOdSSxH5PMixDsKqmad7zdg7oqjQBUOAXnbZYvVJIX7vD5WNjg5Xo/6
7nfsrucVl9ITYrTKkRbADAJW30TGV2zONM8oju+8KExW2/+yEXKT4A+xfAP82wMcMUGkuEioZmKo
ueDIiI3+rjc8SxncyfsTp+NZaX9XA4s2ki4HNYn7A3Zfe/xMw5ihGo3j0mRKeG4ruiOIYTarPOHz
VTqYA/fGL+5RNRIsY0rZ74kmrbKAfVMlRJnVv+KHwsigxuk83x1h4R+B3/NkWUa1/Smf4oah36Ww
2RLoBx9CEvocxNaKKW/MzMKw9fD79VYjtael0yf5hi+VaBeaOA66kNqyKcbGaS5pSHxMo89xIoGI
AKRLGFwSi4uyi6TVX3DynZnMt0n+NO3MaM+bDMl351viWHxaJ3orqp6D62HaMMWWGdENDMjzfbw1
1p5qP2g8N6LCmN2/WldU3WTnOqVihBskI6opdUWO3yYeA5MXcoYPOVm8bCbjw8KeuqmuPVD7wJJy
jcIBobMMGRZ+lRQKvSijh4jz73sjn0Svn4M9Y42vN8Kxjwsa/r6/ASVcXLWi2gdTW+Z1gcmuXH5L
FwBt2PrJjAQ77+RO20tE6UAWEs2q59ELqoh+bHxz6rnkjFbvaAglT9xE1Fne+crLnmtSF4iJhUV8
vmmzL+UOBQXPX9uLWoQGUOZNSob5iiMAOAXUIHMwe0QYF5JioMfsyXu0ME7z+H0SASfJJiUtlVqQ
1en/XTRlJq8u38rDbx8F9wfMWrxbEqN+hc8ljpnidc7aWBQGxQ565qkzeqp+9djx9iP6/dzjRcee
4I19kP55iwnVghsGyr2NDllgyXS0ZxeCI68mgPv+nm/ulXmNkuL3p0HPHYfTD00LzfgZer48MyF9
+uJk/phZYzboq8tFAFhETzd89WkZ3AEkprAu2g0q511HYNnV6U7Tp4urVeDKl79HL00VlVJFkFqO
Y5aPz2+C31UsaNkGYKnQgx1BI3tgPmrezvE4sRulHh814bcrKhUjvertKIUFFVNW135eeBQzLaTw
AKE8Z3e4G4D7nTRjYdi9rwYOQ0+6dMWXG19aM/MXc+wo44dw30Sl31zKmM4/RTxH99dFlcSgYZHI
EG/lvOUxWKAobFwaH+bI6UaSMD3csh94ffUr205NTdwZwnEW6q/MlJ97B0p4sMysitFrxl5SFA1e
GddQj+p4j9wfTb7GX5mB5oeRJ51/RE33Q8ZhuN55qOX+ZL5KA66Amq9PFbspOVKZVlZjy00TQna+
wp/V00i9VK4TMGVBUskv2BW5CPFsbqmVCC5NIBg29q4k3Qodt7wlq9TO0oFFYztD9alHWUyHc9LY
QDY7KwLfgOmrCT2Y3hiQWdqXXum+nGnvgidT6X4XRBDQnu1GPScG7sWlwNyLrGSKlzByokmWsOvo
Kei0jIzFXo+HacgfkEomS2i+McSb4bk2yVrOTodgmFd52qS9541uehcoqfknNWcS8ZkSaCIOZWzm
vtpM3UFUoDc5A9yRJR2X+93FzplZXip8AQ8KnMKlN3hafSb30rxvB1TYbbnL3KOe2dHOnQ5mVZ7m
NKOWFoOJ7Cdy2xnLDRy/U0Ek0WiJozaNDZQzfl2TTMGYRWfjTnaQBrAfW6LzZEl/wpTUAcvQPFax
j1/gI+P4slMau9dfifTDSFR4NoU77ytDYeKMcbyoaFlK36rYafeCkWqhGDuFdyHbZCHC/inn9rTC
w9P/hk2559D0/+/bEF3GccWgkE81Vhla3ODsoc30Phr17nJRSSrsgZjBxJCs9oKmHXErPf4iOUYc
/S0ezj6kACFVHko8+2lcysoA6OuVxyJtsMewwiIyuFBDfGCKC/EwOKlKmx1qkE0VTaNdrr0s0BXf
Dr1oURfx5VT+Pf7aiIzvwRJpdvKQOQRbDS5uWKKbFYogtOLVC/8fNgePmQh7Z7yQ4ZKO23l7f2JA
8M2LWUayBfXt8UL0+KqDfGOeKgmzTbW4RoAeWthAeCJdM2gtju9QukJ7AUhL/SaujpSWxSp49AHm
e+cO41H1BH8g7t2fqN/kVpv8GDdq5nFLVWv8d/zwPWi4DPol2j1z7BuLza+HaTl8u2DE9sUd4x2R
H7v5nwG/evJqNkTCg67kPozC64g48Pl++mi0a58/edxdBU3SB8T2GMuyiYOEb3dui1KW12JrH9d0
c9rthmCY9hupVfuecIXmhdLDXWwFaj9HV+k21gOHyxJYkkRxM4tZmT3Ue6Rq6wrBCgXRJjjELOlr
vqSAO1VIAG1ilHeVjeycEBPG7sPgCYM/icFKAzSSPvfahFWOpyuzHWCN0fGzCGMg2+9wqbuQGixZ
PMmroN6HkiTZ2thMQDo9BY+AdJfuTwq5RxUKZXERcC+wcLJiUuiNbsZ9pawIDRVsFShTTCYec2RD
osk9wrL6roHt/+/BAiUClQLz10at8SagITupeWUPlX4gfKJVDO3nHwnBZDewtHD0zfwymexLC131
Z+tjlUrmdo1MDzEeW7uGs2u1sJo8aK96etuvgx5GWZe5IvhnLUGF1xw0dm+3fZpIYOjtdzv0Rx+f
V/J/RkzDJnmUlxzVY/dzT0Cpyor0ze9IQnoj9S4ztRP2+/dlcuPjHzBzApBmlJV7in8QRCNzL9qF
rLo4aCr69Qt41VkM97z19bljwR1FRLI7sWtJTHZISW7TSHydBXESa2khipCae/N8lQdoaeMqDsAc
p49VEZ4Qd9B8TxONfxTQiNujyOWF02QAVy/3fk6eRT6kj/DBNI/shRtNcTMrOAPAttshPU7Re0dH
PV+DjCmSrvvWdxJ9t4lkF++IKE1o+3YYqM2VQszplmg3Bifa9fPj76fl5Jz2VSM+GRdVtGLHMLhz
xwm/dKAr8QBrjeIqPmBJ45EVHlyh2+HPnRgR6W0+YGOhP24roMKrrxOSEMX6p/bt31VhonK4c18F
X87KxXlRcC9UImlQGVMuH0hbnpUqXnN1ze+eQUpGT1pYl7j6Z1aZij4IU9fYdYsrKG4Xajco+MX2
XWJHlmzSFAaGNdxJAzJrzJcvuMXtGx03AsKB51pJB0j7WIlkQuA096yFpgfnCy2bejEFWJ6hVKiC
6/+EYGeM2mDYlBhGhV9lEL/VBEMg3yoDBTK/tjqieJZaV0fx68I3DVAnUjwsgrg8HpQ3i+hbiIVK
j7eARRD8SG8zO64VP57aKOCIzI63eUpwgJ2W3m7GK00lCS4arISOb/pwti1lLbfrgDlA0CoHRjwy
rej2TNki3A+vmczleDTD+4DhpPc61K91JKfXV+lw1CTBQNj4OjnT50uWPGDAdWiH/BXKvYI3ouD2
XyFL+gOW46wYq9lxAo+4n5jqwjP0tS25M5vDfTSttaiYs/r3Tfg3ss4sGAucgOHGBlJDg65f6cAT
JisCKhzDXkm+Jkmy/4iLT7a6pK0MIGmqdjtL/7sXD4EZPgOg9IOINQzqEa1aLLc8tEtDX5UH4820
Y2j16ltQyHQEmU+KnyReEaaPm1BaVeGW7os7lZw/qeNZecqerJZUwGroxIhOUDCdTqtx7uU1kR3H
xuiJnP0fuXnW6L/Tx/6OJyGp9k6YN+n/k89PRGk9vRqZV3bXnwxP3s0rjWBIENLOo3fzo77f+FfE
kG8sBbXrAf3dpoODcYxUP7kzWiLB8XDbSq56uYDBB5GyXx+F3ze7skHxp7PWkc4fFK/ayfHJm8Td
tcDE3D0JH8grYTdMEr6/GAPuD9So5OmNxkBR6c35vhSzIFnWi+yN49S35ISZ4598IYIltNuN1vZU
D3dzgcxsl2yue9+f+R1FBiXlCngWNr2mTRM9jz5VhMjrQA3aKxYCmXaj6j2iChzRKMpk0Q6RqGH+
/M95AM6CNNeWmo7h5q3HIAOEePhlJnQTRG/bjzy4I0ML3a44pgBfrjGDSUEyDN6rRd5gCvHdfgyn
P5VvlBMYI8ijh+TmBZODKu5d+wVEPvxALVlT4dOAysSMg+Uhezu4doeRh8B2UeseslE7xzOjOeF7
16CTT5drvCuen+JTb99b/LtAErEppO+Aey3a3SDzAhevza4OM9g2dhwvaz6mDatj1pJLN8FY1uWw
49e7oA8GcTElub7I+pHmvGpYzcQ4G2zvEk2CrEBkoQjVQb9diW4V6ggGAnbx1eAGClFsk7KErSzR
CdtTamoeKKyQ3+tYANl+sG3ovQCoASNm1MYfZ4D5z25FHgAZRGCmaiP1YBnXEfs0WXkeO22vyeMK
KPhixmhrS/+LCqSRwAufonhLxG5mj0dp1xV9XdRWoybmQyHBoYpTSidokxIMq9pD++jRrrCUNZ4X
+ufyXS7uxdI75Bbctvl8Nzlo5YsGsKnTPTTtgTy2/hinVh3TD64VGl/OLmRhBSGMnFbXuBufmzNJ
/bZnOzjCz9WGDnbq3XW7J+dU4AE0WgG0hj4nw5AlAP55WJax7YsbTLHj7VAZylXKZtL7ykXXZPP0
TW/JvaldkytyDkXaRuM7lnDv+wTjD143hEogr6DkPq1S+oCe6wWS+sIyv9S/Wf1gihGPYlSlJAoq
E1vy7LEvg5JP+UA//1qgXSyFBOgeZmOecclcUkDzKTcoZEbylBe661QCGiFCUB/LlPmM+L7ZQFqm
sX7kPVCWN3EoRrvYIiSQ1hEkZLjT6b5tj8VFvh6c8xhP6jmyUyEk3p3ZNd++fW4UQVGxuP4DA6MB
3TC90A1arpdZ9xwdhDbAZojxPgW8RohKKd6htNX0Y91fXonjwWlCoETFZWch3UTOWKxsG/1Ejcns
7T7ZDTKJXY+h3mFWOdZ2p4IMLsQXNBPGq9GASGO5hJVFfJrARHE4MWiudttncT4frNdssvSpjvr+
SpEljM0BwUNPTPZSBbLcksPdGfAzket+z9i9ztkuaNDglz1Kk/ErDLys7SF//sNlG6wRTTzAqEvb
yVZvO6PRFY7/3UGbFkaFZaf+Aa98qrI2teBFmcUe1JAuZgICC8fBcMHRVGGDdaofQZfmneicotkh
nWBGI+Y/6Y8Hxwyymmec0zQa7ms68+1r2nCg+lxBq0Yu2wFYQFNgIYVH68FD+yYc0Za++RwgAzbd
GE2gfkYrQuUCkUkjTsfETfq6sZYS7N4L6R6Ov5IhqwGae5483CCCb8DvIJ1taPjXAzUGzodmn+1t
MSwEmHpkUBSkEJ2+v3Pf03qv2sRUAlrHzxHh0ay0AC2kOPel95JFQAQGfvnqR4tnWJDr0iruWsW5
eKA2yfcYAH2aLuV2TzY/Supcl1QOvgKIXnE10uaabXzNpNyGHEd3eLbV1ju2oVof51dKxP0K6q28
uD/u87CXTpStkKtwnu98K0IqcXDrgf8PdPpLmOD6riJMeX8m1A00NoHrtPZarXU0JcKQqzHTRV1h
pfgAozYej0f++5KlETP8I6/0s84mbOFf36EmyOCfjXt74dHZVCH2qv8UWsPb6wDolYPoNB0xA/N4
8Qhn2NICcMpxxlQxbQCg/aHBDB/l0HpaVu9rOXCeksdD5xn/Hrqj22hd82yHqxsd22o+m+5cZFBE
duMvdRVTdsqYYbQc0JoPotx5xo4gk/C9A0tkSBBgEuHyyyswAO3Imr0kFtxZQGTl+r8HcPLG7KbQ
GaQF38lG6J8oFkgbBqS9ppXD0Jy7hlb0tRoicAsD8SHNE4vY6BZtZCIFdwYVCIqqxcaN1VCOs1t2
Loh9mzQn9YbXZ4W9pR9Q0rMBAsf97NMUvSv3AG+AIeHu2bOYT2T3BAbc0EFyTQwZChleoP9irxGE
jTyQCvJ4iz+Yai7npQzmKf2MXp30ho354sAJij2d5Mwn+b0lMyx3MKL4G5PbrbEywxWValrFHGLi
lGWes1k0I9SCch3qDfPwLOz6keRp+rkvnubBj7ZmtWv33hTDDGnKi2ogz/OrOZV4+0zrh/idtxOE
vv9BrBS+L6wow0hjuECHo1bMG62Eo0i9hec87XbbGnyaoE4a8X9e2OuTmJ7WwxQbtqVhscDjRamF
+WYc4gu3G7VN0OLzPexR9k31nIrrfi9bAO18kU3cQoemapg3vYBEVr/8E0z1eqaya8alcfhDe0Ca
c+FKXnJSV+Mwk8SVslHEsa+u7AumuCceaTdkG0yUTv6hf4BbmfnErA+Al+mUVfKYdeecem/y53Z5
rlmbQEoeBEXJtDCm3HSA5ZzG9/c/4X3bFR1B2NQ9jJ/l7J0kkSo+ztUnmdGfVqQjBfZa7tRHoNJM
tojpwwkvc6+ED+s4Aja99lOVDJD3SmiAk6dbelgTF6jmO1ECHRvE32BU/9rJOEY46rjxkbYoNn5V
TLI0Obfa94LJvlgfXVUI1CN/kO/JLEg5VtfEFvADvxRcvTNKkyYthGig5HyevkxSLMj3UJuTcPE6
gYr4wFkmzb2kd0lAKk4MtitS9/vAobyDgltlktlGI8r9sTrtPjlpQ44zeKPOgqAjbzK5l9dO0xG4
HbgQSnHLCP0uC5e0bWU+R2NJTku8gPy8aGqdBnINufEz0wbr81E7OAYqXtxnB8SnQ06E2s2/o3pv
bn0/Tw/4Gr/C0TiBh3rXM9dSDR3Z4lx9jU1IY6+MawJxlromkWc1o/fbp5+4m07waywwtyPqJrjf
FMAv2pb8mtzlxqfd/R75Fgk5xTdKbYH8UFDFRl0JVQl+zgEI6tQgjXv32CYxLadAq8t0qsHibvJg
hO2DHpmyFgVs8Vpn3pawsla6VLlJtBorD4J9W45rLIwFT/fBxcA83+2lmfQEux5ShG2Vb3/ozLDp
gHqkHie6ShcdQmyr4ABS6QDEu1+jWvvn7sF7+t8+vTYYYfqPdEgV2/ZW7rKnuBSd85NsMDjn3OXv
hUx9o7DK7AEoQGB1jDQx3sZkIK0Lj5lntRYlTzc/flfEftZVzN/tza253SI6FFJryDPycddzOL48
r13tgvqa8xoUJwhmln3nnOE987yGpA1jYkQwxe4fUZDCjJKUBpwqwIGUdDWWoMarKQWDjaMf1JS3
4B5AdleyXtX4myXXPGrHs9z112JPd77CihwgSPuthjUrOfzyHfNaNCYqkPLpn6wApqmf0YhfOdAC
Q7MoZAoyl/dhy7Ik1cuhQ06W8G8r8juCBIlsm31Tfxnu3phckM4qMWIFg/z9FN2v/Px0NtUtBoT3
wmJAjaRcsd1jhAiLYMtvTDolCs6FdizMOFecWoTHZkLYt6i4R3TsMPvUmS1/xsREimRvwdFHYOLo
MLZl+gSa4/f9BQNvjB5Ab73jgXYtLtM0Q6/DlB0YxQP9R1i9Zw6DQUVwWJvBuYFFz8iqrmRFR/J+
rvOB06zbMU0fS/uAU1zWHdiPUaTQMUqE+M9KW1oU6S3v1MAw0vSFcfEzQC18G+riei8Fj8T7MGYa
gvc3yN4o+u8whX8GNQZjMVtcfXoDRmsRx9MofyY4rgn+jsaTpHkdYB4zkxz6ov0xjTmNqWyq8xKv
AevTBbC7lhPuUmIKr9G8iQC/lko7QGVeekomAY2nRRjWxRlBk80WNQGSrLlkgB7XQ+LbzJPDmOdj
s0fPdh8SiDHL/b0UbAPK//2z0Xe4fH3g5hkOBghTi05DTAXCYYQmMH11MjthupfFbAabXMcyGrFV
tkLBVf/i3gGUnUtPZ1+M2/MfxkJC8q9pfaM7/OIjqSvS9H9ZI4cx7awRXhDiSmWAmHOey57Pl43k
Ay+Fx2nbfELh3V1cGyGjBad3WuBZ802TDgu6uJ0hwg2WrfnjRWkmXVeUrE2RpdULOAIV/l0/LUt8
/s0pKKNx0I9DgT3t0gYdgS2qGLvqAprwkzV66P45yvh1hoyLLnKNu+4B9h4Zmj/w39kwXNfb3X28
BV1VahvqhycbA1pKHPKDSQTZBWoAeGPzILVwncyJUZjaOjzVP382SuZUwyNPYlz0m2UhIekYaIaA
puLV1iWLDBj6KEC+a7tnLt+pTPYvfGPY/GcgTICdHwtF1lH2S6Su4aqLVAscNYahhXLlNwhNYQB/
UYzHIZStCtAaBE1dPLHJFidT4zUGLXXYO5V27ruhPJMv/ls//836riQLIh2hAI8H1e+7LjFW8YXd
juoVH2m9955Li2odYnCsPmeiPIBT67UCmh7qULGQwv4m+ChDvBLj/XjkQZamdvH76N0LjBWS2DKr
3/tStSczXtkUS6WIToT1u0XIJrpXr9ZZozlqmn2yGvoqBovcqwk5hnSyfzfoWWvdw82rVicurQfZ
O2N5+Sv+wwNrl3OjmnB7HjC02A9fzZ+/3AThbcHZ1quv5XVOJ3wGFAqfYoUJuRjBzwnJ8RpKpeFA
NocOf24LGqWP620+IkPtVjCHysdkDFGgfLRHmk5255mtCkUU+M4bQhf2Zhyjwas8H6ZNjJ6JuB0R
BN3w4TanVIs4W8jNhcvIh+QRTC8IMiVaF2tPk8kEmA5Co4WH+U13/MF1h0Yc0w58lB4vpZ4+WZYS
ie6XR9EpKNUu89G4AgAWq9ujyLfwW/DPyyPAfwDn9K/JoTI4x9ZKnriAaHkxE/V5i0vkR8UVuPdx
atR6VIKSqyo2xmUqRilv3B4jXC/BBfBO26pTUvmF9vHytxbTa0Shc7Wj/LBDAD22O5PdlmwsrxIs
UlRQDtP1+pNGLhkqbtS8lZcpL9LzrKzbkjTR4kEWG5ehX9+TTquNMze6SL285xdLHwp7iba8ZH7b
2vOA/jYpwVpN2gqTJHLtA7DpH7+W2vDY60raqSJrzGH+GtU95qipZ/R3ar2ECatqSu6a7hgh8SV3
a2doZFBc/MvBufZKiQbu8ov4Bxf/ungUaNXoE8Pl7CMchjdv1BGjH5ifL1KLgz64cPNUcrzBGCTl
XjaLQThTMcDVGtiVgs2Twved4MuZfXjIZDSXztNvpwG2w7k+RubOT4bz1Ct8IOjS6HO0+7xs8V2J
zuJDp931hjJDCwIvUR9MmzTZyGBYOuDTL164EW9dcHfe1QFfE6/b9qTfAYXcIrNPasAEFo+6o+qn
GjxbW5HgFzQRFj2EFGzo4/toWN06frL1R/SiZeeNvZAA/xi6HtWt0Dc5H340Bpm5faNowxgNWbto
rGdCQA18ETt7dg/9kwFfryysYBQIkHxG8NTER+ArFmJCSRxMyebguITu1dA/H8bJLUlzIcmyPb2E
Qfc6qNiy2GgqENJSyZikVN0f+s4IQRABIN5LmsUCIrJ1dbR/0/aCHR63KuCHHzWlSey77wSCd6Ld
eMvsrH00VcGsqTB6MwWKIgYMo8diWNVPbba20LZgZNHpUxMJzldaAtRFHZcdNdjlLOrpof+ut4Q/
jqaJQIBABADvUOC7PDBvEo23q/DHnaVPdAQH/RquGVW461B9FPHPdubHZWbRozmsLMsMp4Sv+u1p
Y6Sl5dn6SSIvGim4+gvhNlp0JZfwB0Gdm7UmaeplpbWF+zdKJHXTvmqf1c16roEJrhBRPv1T4X35
gcWz9Bx/opeQOn7RWyfUj0uWC3vZOf6VnT2TKgUZJBT3Pip1i8s8fV3P2cL3vQt9zXutBdexpIMK
uHFWLPCvDa4rb5VUaBCANclNGKh02ACa+Tw1ygKIpfPakF+gwjqsb7hvHn0jTYTdMSdeC9W1sGfR
6JfAvGJNB/2bYN3y18BBAjcCaF9PcoVTyoqVIElsDGXRXKJS9+J+NgJWMaX/8UQxm2MuqWbloU0d
rw8Ygex/9Wk+WnO9ofRQbowOmc7jf0xqfvgfYHu3367csruppgX7CYvyMZRRUskBpysFbJsaw+vI
xrZFXKUq8+aOBCCm23ihnsy4Zg1tVen4Gr0up51UnGsIGwJzkIhQpiVmDSDSql+7tC5o8y7xilfO
G8zeTx1uhsmbyU8ypKCmowM2mNbPpYveip/MT/6wL0hZlRCU98gZtXsom8sNKPC+QeUTtcq8gtZd
qU0+WcU3ob6tZWIlEqsIdhAYhsHgumytjwhVxGCwkNcjw8DLTKd4hl1ts19CvXhAdig9qS4xzrLa
BduTPlhXllKgPPVImUyy0nAzqALYgtt7c4cL11WVXF8EUzCCIWsAEls7ULuBYOdGhcmCwegglAEs
RJ+sVX90yjvyYp5WqmXkMnEVY6DtHnlhKvq0I1Jy+R4WWEzBj7bc2FMF6NEW1MlDz5HoNq4EUiN5
P0rlB9rB3Noj7Y9frz6avGucqsNA/QyBL57rX+8CZM60K2BLFcAlX9G9y2mTj5ALQGi5pXujDk3t
xY/u+s00hvvjpLi2ByT8KE0oKzrOhUYOT7miUJ0MKV0N12XulfmtcUuktRCOl9eXpsOOFaItxdLr
z04SOeqeL6JrkyhnboJRc2j8peAsj+3ycfdqw7Rmi3nkVZhEABqpc28T+Kn73Bbj4G7Dh1ULXq+D
4JKtDwB/HqD0Q/JLZE3LpMt8mAaSUkE/5z7114ebE6ghAWYUufqWuMA3WNyhWQDGoOdEYCDLKnCb
XO6nIezLUxBim5m0PbmuoaFJoeTZn9mrg+xvWeKJ9ntpdlZq4tjsGRJu0HXYXUg6nmmOzoggoG3r
5Q57eLSl61Th2K1MBOGU3VgLUDNhgoi8qovGe6tMi/wfJUl8aKa2Z9cYkSaDBg+1OLaWs9uMZVRh
XDiWPtYJgTvrVxwQBkujhUnSulTZf2p2VOF3G1Cos3VLAspVq9b6MX5Mw4NMRsUisHO6cH0jPa6C
DARR2E+tXLtKNj8v+t0QlGnzKwOCT/D2suwBt0+YNP93Wf2lAHUSdB+DU27QGPD3nqnIjRiqeLTz
bbAU75qRvBTGmBH12RixzgR/+yM3uP6A97X3PlbTq62A9SfILBLjBkGRXX3RyFyJTePKIm/ukXn/
4obWZBd2bTL2odO73kHDWE4SJKp09pPzZvYGJDxhlqEFxAAYXgaGCZpRYKd+C31Mh1uHuosW+scs
J5NlifijOR9sBPqWegnjJnn3vlShgqyXJHHja8BjYRO6qIFOwn7aELemdpvz0PWUahQDFAMyIntS
Pp5ZljVw4Zwu/EbH18VgFQg3stkbFnAAJuwEZabNLrICQBdlwh+fyUTAGkeld9x+J4I/Xa9Q3Ufh
mtfVEkqt3y7r47/45vQwoWeBH65ojEmvhu2k7B85RJYpiYhDJC6IMLPW7yU6I71JPdCZBKrz8ePH
mlFR+2Ft5TR1rg0ns7MQC7WCtucc1cnUKXvttr8NJSw4gYzCOGkGGAz1RArXeqOZPbsonzI2o3px
rNLQoeYRl7cB+OYJdfoakXS5EHbxmcaXppG3zmnzKsm7zlDS1w8ns0BInUDqSEqERZKY2xzfZAoB
J1NceGMnwliiFtJvhcOS0MsQmh1DPwB7qo21TnRS++F4n3QwoHGPCu+GMqNclVtkyViL+3pOROF+
cVd4dSuDaO8mF8PtA0fRkj7kFRjnVS58whosHZwilKfrGK25zggGy1TayZbKCbdYJ2yJKOjB2AV5
kN8ShvWQan7TK5MZp7aYo4CkhGoT4RP8J7cSJ3f8aGhORV+Ytf4ZKXF5t00dCg8ZIsG0kCA6NWIF
ZTeDiqGDy9WNjvX5ChrHY/1I9vUAgpRG291sCS//DLzAdl1RlnVi3xaI3+aVA3II2COiit7MT/9h
WitEK8z2fgV6KKN0QxK8Lt84r72SE8odiu8TJI5xuEgZ2U9VFPW6Hhw0vvzVTbvVfIzL+OLBzlyU
lvD3QgMPmlXZLgXu+CKxw41DC8GGecV9KlzFd5wFQIrb9vy8eUn8sj/Go76pn4jqzioFzo04HBNK
cuEtutrMy6P17KlGKZWzGfd+FQBGsWY+PpFVZ9zzSlMNiWbkjPLrrkv50fNuAqzTaRmU/2bWWE02
uPUKlXcT1tvJh9VNShhKs/mxRPNrLToEUqUIJwlCZ0gzX/+NXgs/vPPpovdTvIAh7m4BjU6vvgNy
E+bf8ldgVZIlaQMJVuJ9Sq6jMOT6a0ywyse3r+r8ppE3O6yuk/e9FZRirfPHYaddXylgTedmvahN
NHGHjwWJM+Z6dv/9E2nnhQgWgfKtd+jEc9LoyQosTO8jrOKqco4iQYPL2rUnX3LrHrmPi3qM7+Wq
KtFDfNHWT5ksyDohzn6lTBREMMrnBwxJflx7YJI6zkwJVNql9SON07SKxjM9eZr9c9D8+JwBxRkl
0brpkBWYjdEnZK+s9buUXX/Dfbx+GN+/Nes+lAP5OY1w8cnVWBXv5KktbJhX/HGekoIqqFui54fn
g696SOPXXKsU9jQH7fYFLzb9XWmp9n2l4wyz571/Amfhug6DEp2GuBMRBUvM2Mxlzj7Fzu/5jUKr
Lu7xJ5Ix9CtTBMUrfr0UdgZp9bZtax8DtK6FTLCNpqtyax8SGf/XRV6kTIH7nLPq2idkfnDQQB7a
kMppMCDm9K8PT8DhgRnhE40Mi1tQ82oibz2DqPeNBCNctB4TJS4HV/KAmNJVmGrVbvo2/ktpcRCf
hKeEeipcqbvvJ9F7u5g3GGh0KQrFamLtJF3vpym1yph5cGPttccX2t3e5mCT789flbXAboW/esyC
RnXsElaUz/X+8iW7rX2O5ELeOc2IlkPWoCfo+yymNmflhLDt5seFraQ1YRVpp3R2dP5W/KJ+ZliV
tuAlcRI6XLk9x4lC2P3Bmun0FIbnwWRwZcpMQlT8iVzB+mHyqpWwkuPawjjUTVhkthSdPyqLfOCD
2F9HrL6b2+YEM2wOOtyUpxDQMj4PTfn+qAuCKRKIYD3BlEDtyQgKNaTHIrYikpV+TtysHunOQkEd
sam35+r6H5XJGvd1vgdpOD19rMlojIEMHcmfx/+xpKP/o8IUtzJ4YeClJwsJQzK7V+QwjOHvWlMk
sVSn4Uox8MbmCS+kvXcdbnvoqzE+/2F2PR0XvpLyNfG+fs/HlGuqrcXVDHcazx4e3osg52DibOqM
1cdr9nPlXFEB4rj7rQnEk0qyIil/0G9kR+PlVdAD7LY9dr2MU7yK5H52KS+ArOQcItDYrPi3cwO8
4cfi4Hkm51xq1+266G/i8yKLWwYwFkVUF+1QZZIl1jF4cyKlv7GsoUGDpWF1niHjmrRhP7lcNWjt
AYMs/fb6zWXuGoidC5oUbp6nJte2DmqiMb1KwKx14R4XhpzP1hSBOK0dOeTs9Ml6ffuHnZvcuoQu
2L9vHgQtdntx28ru5jd5QYtjnKMxLVQDpEeVMX8Bq//s+tnvDmiDblQdTlQquXFvjUKZJTNYSLVO
V0bLuRK5EwSpbEJtALH49sT7rlbXM1qyqTe0xx0UrGaqotO6ZWyi6tFyuQXDp63WcJFlIYp8srbl
Xbvxh/01IUI4QRBRhT4Dn1wtfWh4/e2HDogvIxOdzNuyIxE6EBS+Q2pgxOWLVD2Qm4xQ+Gwcv/fG
6PfbNuXp1BINJ8vhQzJXPjCBgyjepVGgdz4q6MRKSSEIvRJWFlU51CpqbAUDshX0i1CT+d7zMeBc
Ga4Oj9PP1VQboH2g51aTR589zXPy5Q4itZDFAJxgc9PNHl8yrMpRHycV73nlBIm37ggktc5qmZhH
5RO7TZQ8n/GJuC+nXaT/nfYdQee+6zshNqFgOHqrqIyV7eQ98J7N2LtiPeiH0xnICEKP7H4pWYi6
3vTMXPS1uMWw4hFsrwsVCocEsmfMVAsDDQA17aQIIaCgdtFC8H0qmKZ+6IPPbdP2fPSoWiX+FuEC
7L+LFvnRDt8nlE9ZMuMl+vwndE+S5apXpV9txc0NK06FrrycfXjCEi4LN4mylt9V+uaETfulOL3P
66fE0ovjVrVOK2sHAHdkn4uoQ+6u6Ak/cwXg6M9v/ZbawpBU5/exYSJeKxT9fFYkKvZIn1NgSp0e
nYgqAb3wSqm0Sk8a/6O/3UdmwAs5vBLzfgWTdp8w0VH/bKzAFSNI70KahCcTYAM1HiHrPPKDdyVy
RXVh4DNG7zegowUWgWSPXaxChGs6iXbsIlQp8dRr0ormUmYGYU24MWKcFq61CTf36X2NTkH31a45
DHK7k3y1EXePGnmXEKw/ux5KjvC1zO4WTgkMpYXTTXSABBAkx6NJbKltM1MCPLgcIyXj9DivnVGJ
1hNCa+hgUXmYaddJFGaWm5R1zs/iYThmaUahaXve+snca/hSY1ZBRDk9u9POL6dbSlhU88L280+S
lfk64eLbzsFrACErOjQevUj7gFRXfOpixbIg921OYuVGtP+2Fd+dDx5YDa5ceKIs66gskG6D3FIT
vHZiPqOHd+p2YBkl/WjnBrElG6ngzITOiNUAYI933jmVtjexdNO5g1l1o9UgZtQmnAPhHlyoFdkl
fXRUtubeCxOSmnhTNv2Qywrt1SvBv1sCmEe8ED2cZuAR2adF6wVO2aQsfFRWBlTwWZZtFa+AXkr2
7NuDzg8ZK/N6elrW1BoL4Ny2xqrNx/iM6spVKvOYOT0pJLsTWC/mKhzs2cbUI3AVqiuzAlIYNJ5I
38TCCHvUvLFEU55i7QpJZuqsLT2EQERjexur9YnXOzPuLOeumpyRhPlF1mbUsvMw+sdqNaUvSzHv
t/34BmAEaZB2pmS+QzEJBwVnEH+2rQsNnOouxWN/OxniRJSBvt6q4AwksirCXKFboQGF7nnOBJmN
DRQuvFMvxn/PCnx0P0M1djNDNfISxnGM7/v/WnQQwrSsXpm3GEfVHfjBLZBfSqqCMFeug6EIRk0T
sdaNEvtVDSb+eC80/VQXWZzxjQDCXxkTKbz5VNOLcinu+DXkSNXBB0Vy8I2zmrdxeDgb6znNxTnb
0uBbeOiBVq9x44iwwgEJAqT+DQoPZT/SRKLS24TeaTDvjr3EDcMnPYqB/YN6bnC19Zfv/vbnUxeb
Kb6tsa+Bd/G662FY9IV7eUVcvIYBCnUqQokJ5oVSvUHyk6tzuJgvern7rtjM2LvhytD+n+bklSSS
IcW3zbxFNRidBycHx+AafAQ/S7bWcPhDws8Eij9CH1BbP6AGIuOV7GkgqgkYx34XIHZPvtCNuhBo
u/gr0/gKe6A3AEBb51tfPwcN+5tr0LLG9iupahExKsvBZr3hUMwJTppVsfo2SW8NO9sbcYu+LJho
00rqfe/nD1YHJqkEnyORTmkWl25UjzJeAOty0fvcRvwfGDgonv3sh1i5uHFvGeahkJS4ayEo8gbI
yQNHsUpcd7040tRys9z4jbRWoz8zaxhrbz6itmob8mMKXueR1Bykitc3cdpRo37GTYDuDgLhiIpA
Q947ywk3aX3+TfwiOohX3zvNgR/z4Iyp1LY736k102qtYLDmNhPw5dfGttV6pCPwGd1+sJjqstZV
omztCUTcEEjHh/eOeTsJj9WKPTRL8nbJOOb6u84KmEL8KPu2ZgDe3/V8Rcpv+/Nly6hlXAVPUigb
O72QbCo8mrPifpjwmlJ0/HG+Yc8rgQJUD2A7Vnab/NjDwAkJZL4g5q+EHSGwTgOGNbmBuPHjS+mz
UMPcStpACJRZA5+WwQa84smicL5YDIE5bLGTSULq/dG2KfHdt6jKiJUHfDUndLSOJ3C5f0uWCCby
h0I9Op838/on+duUvZHgVF1cq/FOjupFbiSBlYCZjZlqt97777wVehmyxbON7iM0SI0SVi1tD331
S1ZKm7LADpSMeD2LCDoneNUHzTffB9f79Pzq0SdNRgraNdTA5umtd6H3nSe6jSPj3h+F2wMIBrnV
XWBmXkVj9y4wlbGDLQRJAn17DOEJoE737294IOdJ7ZQ6heFwp4TudZXXbQTjwM6fYOw1CA0aVncd
Q/2RN4TkkLWPd+rTMyHiWvVbzXIJN7DkxF7YRZZ9+2pMT7bRiwqlr+VfItfU3pZ5BZ2DGRITWwxT
9QL8GfokKtL7BDzc/58FnYKtx9CaDKeGXBnqjhEIsmk4i67q975ehNANygF4KEQefP+iX3yAchsp
KWnm0TIj3ISURdjQXrw/eqY4JRXDicmsHTmfiXewwcmkW/wwzdjm9yMD1qakpYYFTJ9CvZJeJ4GR
7U6M4gD5QJCj2cehlYm0S7mI/rJoa3WMKnP34NCrze5Gf0v8Xlw8i3imJM1jdp8Qtx6xWtVg9cLK
apZ3yqMpa9P3RBLkYk/C811rH8PuM8nZ61NipFz7AL0Xn/ZoQIhFBb54IvVcbA0xSsU5ep+6HJ0v
Yyt/a3Y0A82CYJCXBPF7u7L9nuq1RuJFQFIed434g39Mceyduywtgtqnt5fweLkjL77fgm/NzhwT
G0MLz2AZxZNWAaI/Ap6fOrvRhFvZWAWDkbgLHEOb3WWS4XZGXKUkYlNSSMH7n5GmG9sqJLi1mj/+
ohHbmRHBN+0wKQiG2wnfySn/sITBE023YCOwi2QQV1/fkPEMFXiwtar6wBRSA8WMaQkhb412ORdT
P6J9oAs1FqoZPlEPXMvLdp+9fS/y0t/iUKZwD6epMlhguLgbXvov5xrej86l9MKLosYH8XE5yRhC
Pr1A7LaQam9KpfBdmo3+tRmQikGWnoEiL4F45WNeNZn9F71LlULHWQkLUag2D8q74Dkuwc6X+XKz
LfDErbLcyz05bXbTJG2WS9mufQHgFjV8X7dUZJ7t01ufw25DNgJ61/xaMM7sdqWhx803EeOHJiuo
HtOuQ1x8nIrQmZDAhKQRm6rdlLLCk7vRwryRAGYQkc8WvIgE1Bx7G1mtc6PQOdX9gbbgTyhpu/E2
x3Z60afxwfc8VLYwo+U8MNwMMKkFazlA4KKfqteu3q/xCZiiA/X5x2+yEE6HBvwUIdwlljaPvgf6
inlxGmL7AB/B6Q/2FziPkzqReHRTTjGAV1n7mRMQ43nlW8f9bRTMi5OJThHx4cSwUTaZX2tiD07B
XphzTH5QK7KTirpCCW4V9WD3rNvpi2BWEC8bjZCV764cDOO7qw6kNpmeOIaH8cXueg5lTQPISjDN
9DvOuJ45a0trx3snoB+zy4lNXZT9ut4Y0rtrj93t4/bI5eDFov+uFiXzfPCrxKanUWmvcqx3IEgf
Rrhts8WmGzHYma3s2kkfCgH0mbee0UsnBSzsKBaNJkpbfu2MtR8ZUwqKSLYFMA3FKI0xls3bt5gi
nrYPMaXpF0HS4CGS6zo2i92KMXBqw+nkRFKN29pPVW1kTaJ1GZR+66YuDh/uTWm3VTrm4NGo5MWP
ZPD0NqUjvoJHy/lbFtuk/nNu1sDckuw05aSyMTJJpVixRFotvy79Jz9P4IXnxhrNPHnK1QEKVDsJ
KeUAR0lKaFYy7s68TJfeHwzboncK6udBx2R91nybgQp7MIqts3o1BJ9EMFpAmO/AhA8H5jbWIWkc
Fdtr48SqWFxNMSXeuOaLW2sog/k62HA1S40XvYgH9QCSB8+T3HciEIY1xBhSFqL7Z/VuhpfFqGt/
Q7cw5z3xte1NUeqksqpsX/RBRzBcCDe33BjMRzeoFnP4onT6P4pumzHMxuhINw2o/d5niccmUGw8
VJ9+SoOLmBPS9Y0YqbotS+0I9hkFHO5Gq9nQB2EVKkVg0yAmOl7IrEgi6rnzfiqeBKYTgiqq/mzy
Yyw0DA1MuF5kmVehqQpRDDAOrXYnbEjFqRy62ZmIiakBOvd21U6n0uCPWvUTXyaI0Je/UsW1U0Ss
hQd48whNMxVegOrG0n+DAOe/EBokBN7dyFcjxM/wYpcexesyYWfNgtZP1cxNjtfVjGf+IoCez7t3
qDEPnlN1EtOfBtaXwxTCZyTrqh7bRLVhcOyw+frbhnIoe45S/I0oCYT4Sz/5kocl0QDKRdXaEBs8
9JFOcLsAUMxFlIaMCQy/j9BzFODNH2DxkVXO2/Jv9E402DpgNruLMnxsgrEu0FRZF47oTfI5bStl
Ibc0UpHe7epjbf6Id14eINDpLb94KipK0H+b8e3IgR9FnDIre5yeXWmYF9PIzSu8ibOK++iBX8fX
MqSEKx4CDeZ9RQpua/tykzK/339NkNzm8JPn8Zw6jbpEZlXPzGlNAGD9S1T6SbF01ZWRqs3KDF1i
rI+xVWCqBN4mLlCzkzxu540nQfYtvxbTFKBJNhsbRd/K4gXQcoHG1BF6TK8VD+pNeGWtifa/U9uj
osDCiOYmB1wk8bJRku8aHyh0GJFimf/58WKTdgJAjvcmc+xTkJNZNr/zHAOx5ptxAiqFo15kX20A
ISgKcrbGXoZJssGbS9L+i1Yk2242DqNYcTMgcRz6fvWGcr2iBwGGp3BblvQvZCUxy7ZYa83yoo4g
7eURpdJEfs8A94il17gq4oyDl0GfGa+vEYfov+4Bfyd2IES1EkcaRpMo9jlPzQPXC0MYyb6NbBlq
zx2ScUioV7ZkenId6slWbNvWZ5A4xEUNl/HY6QA91Lyf7SzLvoNblulJygegI/g69RXvSgOogd9o
GvZD7t3A2Y58v1Bb72gTaiYTTPff6LISqrbY7hzMmHZBrzxeLBRz8S+oyj5MSZ7vMS3fheQRJBOV
pavIM6b/Nq6/WodDNRiZwLzHJI21ZwnH2ZQoEMParnCvr/WmYCVXIkAhQCrPGBxDTC+Pfh1/oCMC
uMOf8pjAV0Zm+PMrFjG9VxXQOfN89XvpCBgnKrBS/owxGAzWP2BH93F3EZ4uGtEKSsqbZuomVC/f
Xsi7BRC+Q+NOGCUry2ihTg0ktEa8+CKgb8pcr4XFrk+2JU8pfcpWsMxtWpPjikpwR1tEx7IOdTe6
yNKac/XGe6g+8W7fkBntZk8iv5xhV03AW4Kozdg1uwXaOuLVwFhylRBUp5ArbD2Pe3Z9obcwhTMe
oLoXz4sJmvFLohQoN5EwqHIyifk+ZsY116xhaBeZ6IKv+hbdnz2tfZX149jIzMqBYXdCG7sJVWZW
P9aVaXxruA9BFIEehs0z8AMx9xL85bi/FPR+9FZDkCrWozhUsWNzRLdb7HHiB3kBAG45nKTv/FVz
+iVlWtw39UXokO32I5agLoHJQeyIjr4PNQ1g+5GLlmsSvP1wa4YHUqP+EiMxdZpSJOJR8EGRYdrR
TUcH95RYYb4OklOLUUxbvdZ99klYBg+fv9pPfR+KjT6iOKBDAWhDYLTNob+MSfQ7nQ7nGc7//VkN
F0gqFcAVKoNB0LSuSXJPkZ9Ilvfuwg+WcBhG7WKQ9Kbm02z4gWlreA6NKOmZYXHanDqp5XcEZO92
1DVRwxd/W1Lt2sPDq/57LcHIfO7JjshpOmKtzVc3LfhEbQUU16+dUr0Ee1cCZ5vL0cpi+WoIvDze
qCcNFkEIHn3TOtMtRsvKA7s4RIojDwoOSjx//O9uXfz6Oddrx/skjco1UmHgtpzmR7U44TFu6X0O
SyPLzYZuVomou3hDiUmsKojRd3gu9Du+OSU/K6yJrV32mh+VIUcitTKjeJAuzsVeAegSHD1/VQCm
ak7elMjVzDb+dVCYfXT4+KjFqKOWRhyxzDZAP9FtBshQ1NxUINI+fsWHe2lb0jhzmKwqTHwl0fvS
ZukBvX1wQfNApRFTJwOy8yEoA2rkXS0ZcFc4gRI95WCS6a5c/2PqQDk/5RszB+yrNvHRQXrSygeJ
WsUoZ0bxX0o488IewqGiA7p0TjOZnLVfUCa0Q/9kQlfJ/+1Qz14Fs3N5d9rXOHw0gxoLs1eGnPMB
5F3ajwM3/xo/kVqnmWZyClizj3RWxbLCf7OP8w3zMG5CSw1XnQQgIFz/Xigz5G7ENpGjhB6nYwXg
wsrKxx84M0YZdxNftyuHOWchQb9aEG2D5KVZpL6nROleJ7oNknGOBwGYuc2jPwp2uf/UOQzPpSTE
MRu89eoB35t7a5Wiv281zHW/nW4L9yF+SdPO8TIunMOGi4DkNnuadbqMYl7BX+UXsrkNnYZmkZ8F
k7a/Y65fDQUSeeNYGUsa2dPmPlf5gP/eaK3WzZ1l9l89tRkK96nReaSfpGcpxA52e/9+uuhcWEhK
AVu9L/adWAGZhgUGqYGjgeIQ2rdBKQ/NTMb5q2d3S7fwe/OKyW24B7DUw7VIiLX5bOW86oRg77b5
1HAim/gNto/xBzpgH1RICCGuECX54qqpIbmyooYWKYa23jJmDSJYH4a8PWEeOir2B/f/E1dOiGMl
RCG6YUFsDohRz4SwkkutsuL6gyBa/HKeUGw/k2SEcGKPSdWFdU0LCwIpxGqoVpODWKDvSMRtXoeq
JD1/W4LibiVYnr434GV0bwuU6nsAPNLZmuflu3yWPFDtYy27w6P+Opn+3v31ZGnZq9sMQEPI2e/b
E91KFClILvtUN1tenu/mkoi48LriFlt4V0knm9Rn2ZhGtSIXMz/7pBFXHpLF38LuIsX+oTvGcjV9
c4Ix0OYzhAgY1SC2WS0dZqzsT3+aXzl4X1WG3LT0xyfAAtHtQySASXN9v1pJ+J2pd0RX0p7f1L/v
W9/zZrsMcxFaisIxg8eyZ6/pawYE3tXqT3CxvZX3tRHwkG92kZ+/UBTAFIqJeFd8acn8WrAnZtMv
gE4D8Bv0e7mKk6M7lNB+QSp+FZSVJd9f3JUpb+9O6u93qd7Pdzva/nthJm6MEP9I1vsJqD3dFuon
16aF6IuKcP0TnigYtFpuhNBW1HkUrJqZ8wYozOg2Nmx3QxYs/V4kZmtS3e2/AYnrH4RAFS7dT0PH
vsrXH/KxxZQlBV7vqE7061hkayqtGTyvff9hi5h2NnNgA2OP30iVbAq1OxzJHNze0GXC2Z8553X4
ESDvhdd+JCZlfl5Js7+pLeiff3dalEdXfkrT+RnEEHWJKpPgitLexeCHU5+75XK1C6dJ21lCMUCk
xViaPi7AcUhClp6xpMaOlATRrmwDA0MIcRFWQ+4ySIrocCEwuElZSoHMXbnp4GkZdz8TtbOlp32l
qNwhRQ1fiErHgrklPtpwazYyVa3CHea66rW5fgyYiulTTIKWQS9uShvNfCTaM6dmX1P7BzEa5j1S
o7TzdHKX4BhtoPbxL3VCVva5DnI742zh7/6y9aRUudZ94VPAH92aa79UEkbtrsdYzYfjS3mutzQt
iqFxOGf9vkByNcWiBxDcJmdv6Z1dhnh28YlYCCIp7vzo6+fGXnVzSyQpSIP+/8FlzJ2se9CoPRe9
zHk9nkf4LMPHaW+S247UrK7nqKE5O4eOGvoX0CPg4ZVUreYVgFtPR8BNRqOLPc29CG+FK6VCQ8iv
x5BulJ6se49cUjwZhGrrTOiJFtqSWEQ+FQQ7IgLwOldECenEMJZcsoLau+gd7Gan2aGCmGLoVV9U
BoDn8U7jMdbOSeZUHquAsaMgjP03NE/x1DQMoNGSI8BJd5dJvRwtayrnQ4I7boHc7j7cd4mC1/Ag
gQ4BQ4PMwmurOCJtqAMBS96O/sQgijzf/UDBDgOhayL4N+yIwCj9Oz0d6RegIOJNjnkpJJ4LJhEr
Llv6DHhoeH2DSduzB5lqDQIBgY/91DlqMXzGumEtywDiw9PWTY3SSIlEPvGz4+hB2zyD5Ea+vCVu
2HzjZgz8mkLvz2SG15tr483SzVfXz8rQlGChuUjnqiGV9PCo32CY0YuhXK06a/77u/tiwPx236bP
s0RWAgnRS3HwYKhxwKPX4yjyCcoEDmUlxrmn9dBkyPvIGAMxR4bxA5nP3A5vW1vpLOMwahhz+CcQ
q1Mlg82pGiazyq8aZ2XvOzfNqj+tORf1O0lWMbEyjM5GBWLw1QVsO0OCppP+LWkbxU8SkuXfxs/g
DWyHce2vswBRRhP327zEYLMoTbOuS51SlDX/xtldRxk1EilYEZIPgYl75eUEN2lwoNALWdDTBa9g
jg/bpS0JY46lhjnqxl6ahY9eX2xHR3ZVA3xhFjz8sNtg+OKZP1qZKy5+tih77OCgoBcy2vanQWAU
t7K/oeWnMolgJBJlcBfL5SH7I21LfzxZ/FzbX9p9d9aStiJ6vLfPNrVxZjSwUN9qYEIZW8md2rnX
upNZb0uiZ4ACA3PyY0znhqgCd3ZtExUfDDUTuEmg9Nw4QfEVP0bsKuFUBfQxMn9Ohw02wSjsCo9h
fJZ82dR87GVk2UWFonYa//CpaTaBSOAvA1tpIg1jubmgypCzFRL1r6stZ0H0qneyAm1kluld9FC8
2VFsndH6FMmcPrbFSMpDykitGUCizAOoQae1lEgzqtosVZMI6QC0NJaRG2FjunOfOq3N/3M5DMoy
26cxpKoMlu5aBVjkJhq1GcD0kM/tAM9n4L8jaJsGSmaIM/YRcWfNP4tQpMZVUXt/AEx1YMC7pFbI
dkL+xolY5BFxCXYmjWixMpb5P9Kv0MacrU3IpMKdzghNIcaVZ+aH5tq6TlEQQ0Pf97QYiKqr30n7
yQL2E3L7wQVpl0EjpJPpjuT7qOle/1OhlUdfBzipS+zqslENUmu5MiRO+4ZTj7nvVTG8VMs6NGVU
4OL1jdgXsgEMA7pZnCgBWXPOllf+ECH9Ddp7JMDZV5uzXtL6E1gvleKZxIBWo7HafZFXY8CkYoqO
IB1BHER4PIDPX/eQkUduO3h++CFf//8LFZul1xpkSY3AZCKaue06cQdORoANgd1fucuFyuOKMK4s
gJizV+DIX2dRVRjdQ72ISsqygxpBP9SfOEYS4gYuM8Khc9b31PosfmNL8s8nvhaizqJXPwprG8Bk
Eo9fb73J4f0X427KUrCE+hQW1vggH5c4GpgUP116g+Of/UD03Udz8kWNgfAETBjIyRHi/cDvZpn8
N58IvigM1aAQGTX17nLdyzVf2+X6ksC51/K4z5LH/yvk2Vqg/wmPPCRQ9KxIkd5/vM3dB9Row0GS
oESgYdtVgbB8apre9m43wOgOZWxSbADcdijJqLlEAY1sDdXCPmtPYTLgZfFM1jnX3aiuyemfoyxq
Skt6lArYEFnawPaaMBzCRN4VcLywvFJWf67TgEfr/67stDRK2XCsxdXmwfaI7jk2+YTfqQcQh+xT
cvSBdNcNPnHCbBXKvRrvrFMP9DLXkyVtWXZXqPqrIvRkQjP2KHbAuwXyzY3suuH3LZQl+PxZvvja
IL4VmPunFdYDQ4AXHheyYNVr6rGqGym23rRTvYUnGKmu4TJgjpnTU3ZZj++FIpFsl+Lqn4d2wL+H
doigIBC5EeYk1JacVZKVrVjSBdgU3JcUYr6Q7pMvnOsNKUAVZyUq9rWP6br+f0WjirzicwIWhTga
oRN89zhQBBEGau9ZhZfuo955W3ZDJqHQ6UgRQdJIEiwGDvTHWgIyeC2Tp0Ii6JcfIp7lrV73uUfl
ShjnbNRp80ZiQRJwO7KjLVkATdsSXUuUnSWNIe9ZWAo9mW2sEkUkWppgzJvjCVF4zHKDSIUMNMe3
ZFlMttXW6xffnyngrh03SkRErzhiD/+X+We1bS3YRRTQaHANQRbO1nhv9joZktSgxKjIzC8PdVFD
cs1HIzPV/ccZpFtsU38h+eIZs5a7HSsZsilVtHy9PBu/1hSwvlWfx4CzQayJv3RHpLVKMvvaDdZJ
GtLlzUTEJED/bIiZvBX9lnm+Jj3EAX/oIl3AQz6FWHwbRjY1hb+eLx9Nq7jvsLgAPyBlAP+WyiSl
+jQUPkiojZZVE63xRuqXstYlOCUaX6yEreRlGZFUiEO52MZQaugxuaTMPhHh7ybN15Hd4NDxk3Hb
1mBKaXNg6GRYKu5mi9wYNFVYLb53UnQ32XxMqbV+OXpmvzjgmYbEOjpL3wPuY4rucD2w+f6AZYGP
AW88lBi7CkyZApVVexoNeqUA+vhIemToiv87YW4+dAd2PHxNGGd71eDqajmkCaObThXTHK+A4Muh
LqA+Fh4CMCcUwxPhE+bbP7uIZhoX6S4TbOMRJaVZD8NkOT8z7kDI7Ajz+FfZYZV63PUixMVrGAJv
UPdBxZGKq2oZwHsZGN7TN8a4FvjQVvNfH2Hz2l5Jnj1jMhIGH6AStLXVOqcdFcIdKtkMY0QaY67G
9kbwTr0Dh5D61o8ueKLACSHEfohA5GNra+allo1UlpEDKUoEjzyc7jrtnG+mObToOTaqyeV6zH5m
czSj2K24/62QVky6y4SnSa5yOk9cDKu24+gDL3d6ZwH+pclO5rUJ6dQSHJ9oNlfPtgpS7lEWMe4Z
5uj8PHjBY28ZhCG6ih0cU0KNBeNhawb+H3qJaPTv8tfwDf9RQJ1emS7kdDVCmYylVIWqo7JnrCdi
8VH6Faa4Ys/uvfTRmqxZjc+ch+SiGMihBs6+bm8X9kwzQYvsZri2K6WwCCqcjbKe0gC5647SSxjj
1OTGIP6Zr2OKlS+PiZO1bbX7rsDwvnb1wczoj6k0KEmcewrShAJDwXThp3pLDD1mqjSDFwUssc8B
0p3K8PINZq7kgvr/vBVP/Tg7LPCF+z60LufeheVy580tDpTGv7+9OLtmEr8kBKAhhfYVsJnGh7uz
DqcXxYjPVclq6wPpHX/fgPFOVgRDW5lfu0V/JhTXKCVjddbkyL2m6R9+o1N93sFmg8CyFcx8qiVn
D/7HIp4bDOnbZp/Z/0DPzuhEZM9DAS05Lntku5Z6mhsA30a2mWfNeBmZO38ob3xVeld/zc12UuHP
qxVJ/dcJJ5rcZGrSowoHu22mSTaqCcGXvq4f9lbLSl5zgInLuyxzuQkwIqoA8IMZ5rywIOhX8/oh
Inz240xgguK7Gx/i+KxleTp/jp4Kk/rffIaJPC/vz+IjNmIklR/1/BtSvfqW6M9eqULyLut5THZt
gZE66iy/PTzWAtPDrownd029r6Zv9X5kJZyEoG3RBRyB2tu9tt1MgDOYIa6zOrUWsx3z0iZtACM/
oXIT76F7hyAkiahZwYrPxMrMl3ISFKo7hcq3fJRfcXwjEnDXNmN9FDPpdl+wFgES9YrmtKlKAkAc
YrmZWrp4O9fGBjCMLzjm5uYhnw8Ox0gc2+nJKoGlvfLEVXeIxpyGxSUnaUci8icTRHmgNfLXh9jT
+whrm297ucOYOjbgu2+wpK8ZD8HZzF+23oKPlyvhibfTdZKeQ/mR4hzfS0CHjGWZsfTl8S5PuMJ9
esKpaSKt6YD3FBAzuKmbI9lFq7NvjOXems8i67u+fEBi/BEz25bMoieqJP4xm/qzWps5n2vm/7qE
acICqVvACHe+xxpgisG+Vk1pcjwyH8v5SNh0b/zLzkARKLQK/5PVecbMWY4OBL2Dh1qnF8AIWlJq
lsSTEmi7kcY0rhQjIBSc/lxUpYq4cCQXfLV1DttF2Rsy+NGPYdrqteulneU0TNVYg7o7QYNxuBHH
aWnFaz3TLbb6OyoLYgXmWKZWcrgPa4smMbf++GWSHu1VLLRhhH8nULc7KRPAVaYR3aUIGIH0991F
Ibw5xzxUvsjsg1XRcBsCiMaOCQg5VCb3RG6Ar/BQFn4oKv5Csf2LieIYvjZ7tULXG6cG+7gms1Ah
ue3TZ3rRMTQ0ZRh4ptn6l/Tu+xSAQ/UI+QcMc5cFSea2SNGDpIR9wwdTB7LY776mbNHik97YqrNc
teiDtmdmpoHd8pYznY7CPyo0d1h3+sdtfvhSs2jVQ2Tl/dr/5fRN/HepEixMHV5+swpUu/XpQvwX
9rkCjyu/wFQzwDJAka5YmfvEu6x6C6e4z4tb/1FK2PSuJZ2RWVaqI7AvQrQvlI2abHH+hMZ1/PUc
XkFA7ZDNay3mh4Po8QCgcRC36zI+so8hDG2QyzlFo6q0uMyJRXQeJfDXysTtYna+cvKhg700vp96
TkeOZ6EV5f45o9e/BMq/N0pXPTh8CsugBEXw4sPjC+1L2z1N6nwzxGdB4VMT7KPsxf9tO0Lf8WXi
pLx5IlYsMI8SMjhXEyFdDSDL5jWixO0Nn9H7kaA2KaE0e9lDQuXyllOiHQi6aDEAesOCpDMi/7Jx
Xk2r2QBHQhClTUdGJs/MTiRREcvnP3llBGsMvlg1bPCDdS27LX4zQKwCsxCWsbjBTBe5d+GvD2r/
5o3A9S3eulE0/EGFrHKOJu3fvwaSjz19XYLZiN3/l3qJgzsSKMxqLqL/AGn6Dg8cOboWjQfKeWt5
5S8uJHkYaZfDuFTL+R7p5IvQNOrMNtx9hmW9IiPvq84VdYfWER7YE9UC0/EV7o0l2ognxSEpCtr/
kMPSW6t/RVvbOKjDMDO7T24csm7k8NsfBV4q/oFDGYYwPB57eD7JXXoF0n2OyaiybjIkpMSCuDbv
cg0or0rvlWfYgZ+6FtD4PtYX4ON8mQVbh5TpXQ357r6WUZAceWN0oR6d7anOHNJoJgflszXUoRH4
HNWy13g/7xcq4uHqHKk373/5bqFAtT3p3NNfkQFndBQSHZe9w5ads4vsoy8ySjRVMtAwVFM2o/G7
nUm3wb99fME+IQm5Mle+lTdKC/4XMaEPIQjxgkQK7n85mMGgcRqG7TBvk0V6IhMw89eOHM8wKOQT
m48OHSYtz5X/GzjQiFOcpVJlcMmjG0s+Af25WQ2xEQyhr3lilycP0KsX77wOxTQ5/M+bcF0AujF3
RN3iqRjQbhtrAf8DNHmoFXGENvQuKMrA2NSUnnoym5pNRUosD0uR6UvQiK+OWbkrnHzxSEkIOYvc
TsIGZzd/Cld2ylsb6Nb7Fjf5fsn/7IFKOrOKBhXJ6OwDhHbfPCy8UOx1ur+Fhaa7aOM53ZUqyoXZ
2v7V/cILhG6yUlECuu0awxpt2HUAM1eM44X2jZOSZs8zL18trhsn89lK6jvXTTpVTdlxBiPylPFg
u3r/X5TCPZnuyfBciMOIADNhzqHvrxm8M3uDjo+GAzRiu4ECvfnwo0xXRF7Vh8yh0/IOHsjbKiVy
6gjICM+gFGqmWzNpmTlyaPvJCdqmIzHsKd9tdz43lIi6IMmVnyXeiM6AwBvEbwC276E96yDhrRNg
j+W5r1p2HGfsOjeJFtpHPYP37V/EM9RBoRh6pWVAmj7cQmYpYn/FhRHeTxqGeBZsZJkuzGUNLMkb
PyL5g3lMcVomRVkunAFctn+64sCNd0EL5vjTO+PTi8vcxygtoYXQzQzrxPRcXwzFcXaL/ad9E++Z
8S5sVptYFxcPhiiKp4Ef0lFQGaMpnDpTKdLz5rq1UGXAqtz331xTXid7ukHBtgXvkHYsDBe/Q4qQ
9pGyU19nTO1TGCrzx19I/7goDd41d3AmaJjMcZoft0JjUgDhIKfj0eMQVXIMywqh7jMjBjk+bmNN
AcA7zDqVN+rMxRhOqh+Gnw+1JwWSHhW4NLSUGZ4glBntyyz7T4lZ8rcqk6FfyBae+XHOE97mWbqn
YnYbI4yiPc1IOClKK7MYH0GYDftsXrY4vu0UcFCP6qC9sFFHRty5rIJ2tIDadjNaFecELMFp2bbq
KhNjQQZvQRt2itnB3AUJeiTeIT3kAlkvOgNY2KGg2NBCOUbvOklykL7kw4jxA92qrk/J0La9mIWL
gGoalU9xyejklkcFp+qfAy6NJj6nhRPgkIHpUnXcldPf2c/SdDrlmanjLyfB/JLLECZX9w1qrJjZ
firaBKoC0okw2EhpH3XotAc9u2xRDaT9M93C1QwcJoC0TWdzLJBYN4/UA69Lgmf7LMyO3ajUFZIh
eVTO5ZIn+JiCcGpWWFPaM/E7etOwO4io3MSkxmfda11sPGSqAKrnc9fVUDPLYEDDM6JFB0YZMzmI
rZThLtPJGHQ34eWCUNvuHk/Mnmdk4J2KXOnJejLj3uQkdzTXWUyDOIpdorAFTH0XP9e750U51zK/
ZTsp17SG0cyexyzzmz4/n6RdU+1dd4wEaiVnWUawymZYZOlUrz5rt2Uz5PTI9CDynD9orSm49iEx
s9G3NVEaBO6Q2uUUH2UA2awBI9Ymz2EVw+ytD4kDsnjfAgZLU4cJHaetLxo9oB8pMrdaEahjc9Ag
E5eZZPexttv2cdm3haLiKcNoiCTqtqXDqDWtGaWK00fnbSRmIyUvjJcrC62qRWuNLEjQ56bqHV3h
QVYV6MQoRjsBD2guJYaMyyrKHdTpaeuR9sFHfc4mimG9/Lwy0wSJqLPwEQi4x34I9CZLqKTijlYM
aRe9U5wGEUXThEfplBlNWEKA4upVIRwiAITbUjO6hE0CabEVezoRxLL9K7DnaP0qE0oKJ00FlogJ
9r2fVdlOfHqQDSi3xF/1OoNAxdQ0GSduzoZSmUS3S0s58z1DYdWbORXj8KoQ8gnPjxUKtcIkO5Y5
XpP73OI09pMafj7CEy3lLikmSQsfvDOVdmdB8sfS7LE2Y1+5zG4PbGTO3lSO8fcSKgmMYHE9Mjdi
3Px6Axw3jrLqzME2Z6dTdt8ptb8Rzn+23FOdCHiStKVvDZt3IboxyxykKRHtpP1apopmbE7wDmnD
rnYDxBjCqvYNPGiyWOIlaEJIaV+r4Ru62z8i9ja4mWkIWJQRMiLbPAUWsKyb0auY5kG5z4KIki0s
3NGzeGo/ySskNdUjBsJ0opgHQcW7UKrkKfnUDoL/gMv41bOOIyjkySWgFnvlwmurcF73YekNciUF
EzpdLsTBb5qMECCVa9h18v3r7KsuFEinRIuW7+wAKOhevXp2nJ2E8njlidkYucGSqNBZIl/qbCCY
m9KUdMYK5CGDl6X2LIMkQiLHq3YGH7XqWHsmeqSN+bSaRVKxVTLMolEcDqaxjsCK7Pttm4jKFmyz
ijmNaVJTECYd/a7RBFK17b2sLHWkvF473N1Owga6sQgdF36U2BzQvzmHZOGp0oas/oU/SUpS8DLx
hDzA7rww69pHFShP0F4Nkm7ZeQn2NeXbqZ24j0fzIMsxFYkynhhBVDa/M5XKQjnXlIREFcGjcyyo
c4VzXz+1V0EmdyLFE3IMYsyf700W81cXWBuIL4LB/5DWIjKERfKn/dvuuBSu6WOR74FUYkoBM6IS
lnSgyYGIHW73bePoO0K/1UI91Ts3L7q+OTgddGRS9HF1oUxw1rfXhhMK9dNJZ3j/VgST7YAwJsy8
kHou+2pVR7nwOMn8xUfwacQdy9HYxPNIV/Wnena1TMNyQE+9+4pnE9qGizSTYya3S11MvXJa97Pa
U4n/skPNzQM2sinvscAbvnj4HJumPXoAxGNmpmN4e4X5g8/xDuvktCv4LG+br/UI9zHMgR4IpnVh
Tl7rgzftF5oc2BXpIQ6YXe351wEG5U611jMUD6W2Be5iMg6WDRnJ5cC9T4kZMqmhix9GZk8pef2u
Ox4sQhTr0oWc5c3J9vJ3sU4UHwdlzefkkkeCfEml1CDsUKx43Ppa85nKvbcyLAxeOF+T7wxeXfgN
bfqaK10ms0Uj15QmcgsaA/rPyfct52nBKCO03rQhvCmPP10ovTbWBdAnc0llgS6s7eFKgbUySeAk
bHq9BG1oAyTkLNraIK5rHG7qKeZrjH2GfQ533p3UvEtKdJDD5KwPkb7TF3FViqC8NjDSEw1ZZadu
4n1vaJaErgM6irKX8L6zbWHCxZPHj6udM5fe3zPx9E5IejQTbVgHJN7XNOtsZttwmcJ76xDiTuPf
FXT+MUtoyqH1B65NnPT89ASTdkMPx6yJNT/6HxBy8WslqfyJw2UEU2CiD6OFUUbCf+SBvgGzo85o
fjxTlBZZ3TFIZR1uCmpXTUrvB0irsCLrlJ1aNHodRmxDG1pSD/WvpB0EqZCt7VixELxU42+ZmRiW
RfbBgGEXq1WtOh2r0WajtV4lC0uqsVqD8/377a6ypy6C6iUYY0rlp3PhOizNpwym0etfIpLzr5UI
tEXJkPZH76M0jXaCfbb6wKn3F04ZyUzl4t2102w61IAFW8LIUoxd+J3OGs/YgVrbk/QwG5AS0lvE
E6mtWI0DTeqLJS27237PXQTCm7DC2XbxY4owf93iz8SNrloKQuBis8KgoRCMlhpkNpuyfSqKEcFV
MuUbT1/XMSgRcVmK6RTv4R12mrWFlRdHxrUnsTahN44jnXVX3QYhBI7qhxd/+5MA4nat+/yvyvFU
XkwkJfY1Scm1wQFoYeu5KzkHwf/NfGYwO5W/Pc96+1UIBTt6UgdWXVIprSfDBr6dCSCWurc66HUg
JL3meoh3LQUvl2avkfNeSJ6hoWFBySq9+3o9zgD4ocfJYSKBEXBLLsPORp8FiSpIOjuxrQtRv5cm
3dT7MaqpEywfh3k4pKZRmzW9F8WwxNVzUoYezTN3tzAn2XTC/NqmbBqt+kfCwcxpGhpbgWC+gljd
Jnv9qidGWDkh+Q7C6xXUmioAvoUWATOYApyzvApyW5UYtzEBNsPYIWjspB5a3n5Uf3XpzS5wwn/C
3/J5dUPDsX9NLVaTquWdaKzHjOf8ml16ro3lkvd2XSCQzaBiXkMTgCLfzPc4t3+G4Yocr3NNyrKr
K5AnxgK79fUDW+5Hv617HI8p62Q3HeErnPM1/cvIAkULXRl6x+25YA13NmuOr2uReZD+y7cBgehn
Ypza/4ABh7Yk8wfzvZbTzjQ22zlj60g3C/kjCf5qdRRvTeGoRw3b93UyYvrQevsXr2lg1faW6P5T
GAI5xTcO+x6NrEKlNWqRtuNh1ub91T0/PYvAy4CJOws5EgRGRm9aIYBtdPhNmguge9Alq6lVuQim
A8SKZRrr81LdwpSjVptKeja0fj3hryZNVuA8RxdJx7w7muc7M9N0NKhSPg+56O30PP5OOxznKza4
NDlWWve24QytCJNkUTVH548Gk8jPaFgqPlOmK/ra3zxs6Y7Ns0NzFRb1QUEk4STZkLKGW28xyHkM
HVSSk42f8X6Q/amHc1kpEsxm5wm03Vo0bZRBSQjhXkTfCgrhDodnaSzRuz4xknErbVL3NXI6xeHR
t/+Xe4uRd24moBAZS6szsGybBiIys4clEPddTIdSfGq2P9KGulJ5l9XPhpmWBdiWFu21xPIcSZdS
kaTau+d1vRE/MFlgzbIwmMCta8/dv6Pfk8JbmfIz72nRUFDuA1VIGYOK1S1BLMKLYYUKk5o/04n2
n+9fx6mhxAsnHBqdRs81QgzhCyOr4G9ni9a5p7zRe/9yeTRdXFmlYwPjE3XH2Rd8XgASbWiTRdy4
kCQaS9oA/csdBIXWDmvQ93ktZaXtx8LaA4GEEYeoeM9vD06UkZgv9foocClSELumSQv8LVA0Ccs2
sQlM7vGx/ZLplJpZMe2bLh5lGmv37y4y7YtVJkH04xEmluxgcPP1kCFeDUfuqIQmlE19NPKdYY+h
AcQCCkN5T3WMdhSA7kPbkdezJvnzPDUFOZ2aZsBRLBfgggI4BNf59rjtkpEp6D+KXiHkbyu8w5cW
ZcIYYeLN62scSloo9L0atLLgfebs8MYNxp6v4fmXray+4qX5zA7yIahPIL7VOFmDyLs3JtUyDDz0
ahI2DgUFtAp/QJuJsdofeOiVBGuqh6NK5xHZAhMyA+79gZD4IZJywAwcsaoX/Wui1RjM+EiQud7v
Zqw1ySNnj7msVAE8nBp63TwyJ6ji1q4mK0EynO7m1NlLCSfRh9XbLnHrMXvJcJmlSv1x2Naj/+lw
pmWxcBwvjgY3RKmFrPLgbpbesPNPIVxhpmZcxdNBXWj+YTHr/YtQNN6HYEwS04ub7dfNaTfRVxOe
CSlqcoFCT81pbKaYAVpSoRApDFfW1Pf7QxVNm8TCOwBFM8sN6YF+bJ9lkQnPR3RjS6QtVmSAwQ+a
5FITjorwv9BmwNi0SDnRPDhDLCZDBKuyzoY3Yns916KGIX5/nViXE9Oz4pQRjKd2gLfasJcdZgZW
HpuxvyyLKdEApTUq9Tvl2HJxvsBiEieWYg7C34dvR7T6O7JieWLSQxW4I1JL8M+s63NxSpIonaVI
wMmDCYI3tzpdqUNYjX3ITdK2l9s6cf1BdQAxPTtEg2umKDuXUCT4BkFvOfkoomU8kVv4KD/VREGp
yP4N4w641SSWAAnQcsb+GNGbT9uiUUpRh72+fA01dVhs33r2NxnnpN3N3X4ruvEU7pQWOXZsPen5
CpLD8U8/nnrmICU8vGlpC1EmbktCDUyfvvbMkaeB/oarmY+48lSt9JmsfrJFchcyLwQRiY9nWpMs
53UYjLc6nR1lhs8Ku+0WnLlOKw9KPv8ncvxaTs1hz/QmAtrOOtIQUPnsxIRH1zH9NKACxISL/QpP
QJJl7lwC35EyL9yIPIgzQ6JDW9bx/tgRln/k9uRLhOy2jpZ++g4DjEqKgtljrE1i+K0lg/B6BARV
9VITps8Yu4cJD9R//ayyxbnmuvZFiIeX9dv6rdcaLPEW9Pu/7NwZDpQJ8ygApru7PU+zW/i1D8w1
lysmJ4ZLPaOtTtRJyimnYf427s4JJGqvtzhgnjteKf7LqzkPIG7wVBHPRzNj9olPrIGYQJ5ORQwr
S2flqIg6cAlyIigbRY4oWy+SKMEK4w4e4BBN9jsi/NeQOM6zIp9Ohj4c5q5RzZDZ6ajHtpJ6l068
cvF3ACH7Sm7cd4jXXg9ZCy0sGIMsA+Hk9plZRxN0ZkPdzurizcMb9BKBz9YgllUJN8B4EhC9vMkK
1GiXpwYp+X+qJypsDaJCxnx8kxgQF2v3wTrHEElIj+M4HoblWA107XGhiqbGcVcVnPI9hYX/9LJa
Hn5umIYaD/zWW8LSZVNn+c4WsScYO0ENStusGBF9JFR4SJ/DBRZCVsnVDsWmfrsd59vShWawmToS
AIZ6GLgCo9ilmJDhOq5XzIQh5LjZGInhWBdy1SPLNDsKPQz0DaMN0NoqY22c/m2iCq/W0KCQ/r2L
2DFjiigYjDiYXbkHmjsk3lrqG4waD/80oXZ4J7Iwr0I/HUtE1kEyP71ECtqZ5llZLwQo/2iIvQEE
iP3BX0b3sCoXMULnRDTuQLB/TLqH2Q+/5xe2OaKrxX42HGd5blHdAD/K2Y0ZyLpJ1UVH3xR2eSK7
jTaZQ5cXYcnc+MLvp0VjzUMcyHDw2meyYrTIe9Ko8jxiPmle5kxvOec1aZ4cMUCW4JH9Vg8NRrB+
07t+I5y/12FQq9W2UC2f6LCUQtKFcO50104VtCePzc+Zeogq7TIOdGx7/1t/p3+ld4SC5C+TEHww
SyXWWAXvp3FcRFZUR0S7jx1n3BoE3yA0TJIo6iE6eSDb4ixoWuaracWqB5hssq7nFmyDejJkpz8S
cfjSkDhYd5QtsHIfjbw9aO2UVlzohQk9bMWb04UyS+mPYhkFZPiGKCRBy1E2AxWHtHRZjR9YO022
jnXMF8tVFPRmOLJcIXOLkWF48rjOKed5PNZu15Jw21fVTfzmHLX+7vXH13K1pvYZo2Vo5mHvggmV
RuCZEnw0Dc05YRggo6ffOmpVcwLujuHwiuqjkiWajQ8GA+DJs4smg89zJzQs2xuuClhuGQ9aXQYM
dCh947Ja7IMR1sD9EbLoudxbsuOmvtnvmQz+s+v8BdzA2hG/oVMYmSbHUb/ek54Jnwo8RS5RZ5Mp
xe+pddhTeZNIer077cuVPc041CBGD2zEQBOJdzD3AhPOb5+T6iIHB/X/l08zvick4honHqsQERq5
FZiqBiFkUsJB+zhuSl9DoXBp2K16V5cW86/jeJIf7cKzJH+3g/MuBkKfKwaMUaAgEx/7hxPsYhWX
+q5aktP+vpwj80GB7FXeWZtil5dfv8oqurfXhHd0HMHXpuyIKV+AYVC06qE8w4LZXSYHnLzuM4m4
22a3ttGELF86pkobQ0vwZt++FRYpKo6mmHtIDi4fUUV7BUb4h4dZxvmbVrHb6Lbt3niGSBDvOio3
udPL+UJoP3FLqLXCBIA9WcXoonCo7fUW3ALS30pnExnItWUG3AcVsM7EqPKO+BEqS51LOvF/UmBL
nHD2JHHSOpoybA1YppMEbb8jTvZLGCMy7ErUIVnz7kkz+kUcRlNica61769Csuq1jTFo7O+OXBtg
bZ1cyY8jzpwxHzMbS3/uqRj9+370lPSM9+jNzhYZg9ZqFJOXefpzTHy8bHPitZgOsIeIIyQIZIr9
fOlmHNv0E24cTSBOhqzCwRkDmf9UKsjn6b8G1kXxH3pKKnCzlLH0lmWkLVvv6CTF5zaYytJN/Kjq
wTmOjp5i12vOfsuzRAZHEqSjFliskLnIgY++zMVgDPgPklsjqDwuMH8WypnSLF019OaQSKOb2lVC
jXWKPuUwlTtEnVrbJVeOPbopFMFHl3Lg9qiiAWDN+CRAlkTT8RCxxV5yKPw3s4Q03PpVKpcxqhLz
ZQ5SZSYe+p7cEZa3DsCFGssqsAVUJpODwBD0rihgIvLJy0LJYburTcQ9O/lGW1WUcaeAkXlG/LCH
3NozY6FNv4kR4UEScIy5rSGGm8yGfdq4EiVjE2RuosVrfT72eLvauBe79gQga+4dDrT3waFQ7TP2
fd6vY1YoPRBd6Y7vtGFVMuqViw213IPf6yhK+Gu83SivBJSxtVRWYYZRBYO7v9EDYorjOkGveTnw
lR5A1gtveTrq6f01jzSdWVFaxC+a3K7s2ZSueg0G5bUtv+WzZfHN3tC9QxbzM2kVmFmLAUEwRpxU
gDZaXgp7XjAC4YMwg6O8xkqMTj6qwYp1gwX9gC8QTcJCe5GPwhHWcWe/3xMl/B1WgvXYauPggmFC
QX1nIcVjp6A9JjsmbvBkJHZJupN28TMhfiA7fA/rNTAaLFwnMKXK2+1LhFXA+Fa254FI8g+oYPS/
qQLhyc5ZuxHn1mKEAl0C4TFNURdTp4Fv5bSr1n81ffJ1NJlQ8BcPxtfKDBB4O02a168QVybOaJhE
blolpNjeAL437PCGSemDgjMR9rjPbGzQjjeLRGh1JpLT8DYz8C407F6QKY6yRrj8V+L2BFC00Xmk
WwzEWRt57kP7weQ5gDtr7MDL5ZExeH/OhQZ39hUD4UCs2NIQ+EOTVciqXb/Auhz2eLdv1T04OX4A
3zPQCnnGbdDVK3aE3QwQoGryf32+mY/zs3h7+NhuOjtrq/yj55+ndro0bqRTBZgBr1ByJTgwGaVd
JP9pPNMqO0yIhV84plHnI1/ADlRdZfaT1ExyP0Q0Nfet0+UOitnIAsii6zLTy1k15D/HvLE1kjip
6Ro7JRLHkIQoY0xVGOxbVWO9gejGBhj6b6S9Re/UGi7av1hXGhC6j5KK++m2MGHINHG+A3Xq/l2l
B40EZ7csT867GPy2KNTdjmI7lH8Fm54ONIKIb5yr9C3Qlv9DKSAdTD79oonsIcpra4olDZtbfoik
RHTGjrOi6YFaA2RWUGHRP1PfISPMn90luMmg8ygOTRSJnUZVY3pO6q+WDMtBHRYj7oDlGJ4C4sQi
eOKLTd9qxGoDZaTOWreK6rH5EfbLL35jEkiu/PjP2xGeLc8TjF8n+v+jYb6bo006Paio0PymNa3Y
dAx2DlgnNt7lNlAM68VcMmISDgdaD8QRyEPovN33+YpizVBgoWn709G0XE/QkPa5PsP8O3A/1GS8
57lHqw0h8v+su+hfxqAKAndlfUD8GOQSoJ6oDiQAzzUIQRx9yF2G4y68Vz6BOHjGDvaNP5StgYZ/
Zn4gHCn1S1eDxvzgNHMwmghQwi4fTUwzCo8e2dDfPcrQW0u0PhllSLxYztgZEgrjAasvnxroLx9e
N5+f07hsmAirJSIyje1NVYMyaPzpjYAusF3yK2KYi7m/zGd5lrDrAF3+6XsgczPCM9CLWCfY6xBj
bROb7ZFdbYZBrRIWC9ELf3RAa6EeU4UnJB8smYmG3pGHJpOh+fS8wNJ3g3L+4mRev6poPO9eGZj/
mT79Nks0UghVq2PLGqYZyd9AUxMRa07qoJLyEoyI406W24662Ih7SAUcw9YXSn/abo07ou7QSw0l
gTQrJE5GDVxCWztjMdg693HXpcXNh8qxPiHk4qkQdRD+Gr/J3OKTHTCZaRZppZ25wufJcAUnrtTW
9gDeMC6H0Ts0fsX6Srfaa+jVghyQlPZ8i6MX4WHh1iEjQ/06hbLaTyfyixhl8p/yoGimn7vGWrS0
2YtFZhyubwzVVEA3K9mNC1V+t3CTvr+3CNxsQiHzNlOwjBslo5JhPoNuXhYFkINCWkBMy6gKmEpu
J8exS0POjPQSTPebF18lD46PpmZr4F4BQiBmtGc2+pLYk7syvvCMb5nB+wkwhsiEmGUbvb8F28ob
vqYEhr2+IAXTISkPugiceIDGaEi2aANbP5asU+xC8Dt2b1D/Lz92viqQHVkyFWHSNuVM7gGH57BR
XNix4tSh0dFiH1HV6PmXuZ69UQuKM9WThRROrj9NNK2qPav1ZQzO/J+72zwS24Kliu8EMUt9nwGv
6S/PHq5yKI11gUk2XPVZlAExMWjV9J4ZRZbXo99joMesNYVhh0jFHvzbheLSpDlBR9nnonamoG51
MdE7xSkf/LQuOLQfWRPCvbHFjqtR0WIubsMeIqkPFnHhu/QV3cLuhjWOYNbefD/lMadNiTpNmIDF
lUPEhfeDaIPNup/D8MfhgiH9SmWPqr6VsdOqa1ZAWtrvi+oFdJm6hQ6IZ1VtMkxg8F9t9EbFmh4P
SgfMZtmpE5P5A+asYEoU2JhAsYzEEiqeOwMHRQa4l7mVOdBi/P+Wq21fHoAoS1UtxaegI/Dzoa+T
IZkXPOa+/btON2SLBm1Aar+4/w7NuVTAOk1ZjMu940KNopQvCTFVJpP5FcWemn5ghUKv8pUZFSDy
w8hAgrjakDlmFjkyP3xUpStB/RFLmUTH7URYDXDZWQfYE0ShEHnxVxcxiZL/GRTKUQ/tYv3CRZKb
baFDaRYKtl/lIzybDYUKru4WKEYkUxwn2TpTiimrDnP60IE+BwDTnPhrHUM5f71nEYnNJ8iJLcta
uT6l3KB1LQB3quMOXt146Ol7yZQo+v4bsfN63GDntN3/iDsxVWMsaLpfrmSU9HN22YRvobhm+z29
b8mp76+6N7V6812wsgi9E6mfzA2G2lDIZOJPKiZkQBrDC84ZYD4g9ZXOONT4nXxFHoyXO4MJWSTh
pcm+CZ5B0j0/qG5BvsAzGUo+seHnF8cn34lv/tjv/TxRR9FAOQ9Xp6cwC5I30IWH3H/6zMt/Oem1
47PWqHki2EcMI21PkRoCfGFda3WzVHMDy/pI3lkzhyUy+G3Vo9FNdtIuPRMas78udJ6Cx1ekhdwo
s59JJr0F4uct9PbesXFX1R073wkj77HZuudo1McTPliRNnAffnD8LsUc6JTg9ep4HGUmZKInDTOy
MZaZgwUKYTAAM++TdwBE0twKpiyyFCchKBLsKuUMHjKOlOZMPspdHs6/xv57xTpBu+03M9tvaRVd
8XstgPp+G3LzF4rwqrEeIXWhf/2XqU6EB7OOWGOqs1NExLP3antogueAfB5lNAqNU4EGpSjcyNtT
LZyah9hnMwK1BAUlNIPV9884ja1+p/yUZ25dVoje3qrQ1WCNM2b4VwIZs8sfEltlvLtlTPU3IDHd
3Qp9PyfWXW04M0d70YQ6d/CGDFdTE9mLUfnFc1iM/blVLp7iF4/lLEXoVTloiWfJz2ebGI60OpmV
XFWZLOTh/SScpdZmq5VNqjdxM6oHhwqjxsyqVDcJHOd4PyQ/n9cj++MKxUEZvkOPT0kT5ZW8512n
wq2JNwRO1EMPTvuu5dNmCk0yGn3BPDYcRf3jMjaF6sfPqI1oqM4H3D1vLVEbzoZkw1GvDflKu+cA
uXI3mvnngK30SEmV1BhnXEseXd4yahDdM7LtB5CBWWV0Y5ZUBz6fiPTCfEbgfQNWRGOteU8e5kt5
Nj6/I62Zr7judvQEhzuf7ORA/8v9Pekwb+BvxL9ZZ4huGbpn5DhM1O5WDdqpd5KLpFxRPkBV5+yM
O1lBcg294DAk1Ab7YKBFsKhbU8vfnPYVs8+ghFOorgRrLNpM9c3Y5bqKO5XknAOtCuOKM/OFDYNm
/BXrZ03v+yDHApvxdH3EqygSeRvJq7pMkQaJT4QUpRplGqcD6HRu2AAB4DJZBrDAfJG4yp/3MKRr
9X7IfDMoQezrzgFt4kQUaLkwmXDcHzwNYjdg33gkHRpl9kBO+btLYefnmBMtZYX7+uC3srS5iF2l
uLT7QW4jGqFH4gjPZw3QVxNGqxQ1gh3ZoePdVl9uWgEdRBEcmbp/ZKpS2UpEYporWPbKgtMo4yP+
hcJ3D/z48h66NRtO3QG+o1JuVC5vueL25XrPW1yba/81PJB4dxVbg/Fmnaf8T+Jf+Cdvn7KWwihu
hOosD4nrWEGY0HQfp6T+x1InGShvYIwUxGqKE6nvET398ig+lDWZfV6UVypVvCLvtDwgCwVZN77J
0myTfUa7SnactxEuvLwdoJQXTP9SNNs2ffU40XqZE2Y8Ko2rZ/Ow2Dc22w4Mc9glOLs6qS/yWdaS
7qgDkuvlbygS7sKJ9vzp1vvTJaFEpzEJuVlRH5dD0dS7fXOVqaRpTbDjm744JWNz1tFSLeH3fQgN
67cnelkcE8ej+65zqtvFC3WfsLR0LEtUAUKUZ0dnbLIihN47WBXm49pmL2kfrNPmYfVh06n+FIHs
TyPu0LL0QJB6LQQrWEUhoPFcpSPIVwdnXAXdtf+YZVGWxI4OIOXy5yfhOzAFDWvMXEv9FhKL9P86
UjLUTDsQmBnFvmp+YbvbTUN/tcMDqDD724euMPoyImTlV5D8mk8mjosVrGaiTwxVLqfilb3m8ur/
Jx1qDZSzGSdvSEhumdHkMEMUpsvsdHgwSzAlRgoJatKImB9Y2HZUL8b+8FKDI/sU2x1xTcIoXsFa
HR6x6XgEtAa+i1FulWgu2N9ud0FVPnI0EjgfU7SgbO0IePxCrLmXvKakWV5910lHDPIiM4xRYJRV
XdhyAjXriwqYffWlXHlvyAibiRMvjJk+isNbkcOjLnt9+BGLunU2GxIYqICDQIK9d2Hifoi+3RiL
X4J2DL62BnG6xO2TVFKnZFscj6azQtWXzm2IrPDssUPIByeM8b/P4+7Hsun3VCFASigrv7kvHP7b
dqWxZOEMUvmi22lL3cHa6scTbYpomV526sUtpzzUb8yoSEeLLmdwFREqsy1VRdzulNNC0IcoDjlN
sThI5qOXwvODb5y9bgEyGGtpdV13W5HPdHHgOoP3sO4EjG3RHXypPB+CQJyjXfnwC0BvSzryeNE+
Bf2EmDbtLHoSMg/2Ie+B/q+aPwvQ6ZjzGCZjXqu9CpwMnNaCkTM5xHzHsn+fcaHbhNFYAi25RlgY
lOGF7nyX7zxgIxFWS04oRQy6XBaWvNW4HHx3yqaFR3qPsWlMggy+qd95OtXz0r59axWp2/WDWo7J
1aiLp4d+jH7ffI58QjMFVhypHjti+5fAXhPMcLWnj2ntstspXovjULojvemALnxOSaruRoXxHD5o
qdnziZWdFcPORj0lUbhV5foB3E7H4B0hTj6JcodgfJRL+ScxCZfcWA2zJEy9JVbC1KRhZoz+qBX0
CTB+eO9+Uf+NLGs0WUmJRl0tNmyd9d0sj7iBXkx1Yc9VnommlSL3YA80ObhxUpeDscTQ/OWpAfnQ
NaVJMBHCUe6ws/s4PVi8JO7k4HCFVF1WQULAKYAN3FW4n5SnERCu+80YoIl+5HlKD3LUMv+Q3o8H
menw9fSDUIIvyKW4e/P2e2phDnmekrYae0dmkRbJkKVF/oPb1LQVW5xo9K7K8wv6XcDdIIS4/BXZ
q/NlKrzKjlFu1deraRhpGJKMN9qjhXpXxXyW85epdmEjpq5JktgSltTJJUJ6GwOUyUlCevDdAR8V
F7ylCYmt+AZwFc4dTV7z05et8zXz+tfJxylYLQv+w7XFlJRejjcsSuLAYdj5O8J5cLFlnDk47BYN
LJQnbN/r/IxqQm3f8Y8Jo14LL0L9K4nr7Id4yjwCr6QgLjn9vgQAAE0Q1+41TYXZ4GO6C6YlZdv/
Z1YTshdzQL6Nf4YboJnWvdRlAtXa0cJ13dvAbT7ezdPCNvesG+bs+rv430ZNj5u8sCAzVm0uL80k
c50da2cxxj2kRxVR8SUhR2xzjReyIjHUB5th4ZOgHE7r8+ROQO0XVLKHg46zFXHCeWeal6P7RUL3
rItu6hDMX6GeyBG9c4zOyH/n73fVPb5LOKugoT77JhMS10il0iEeERAgSuUA1bTX8lc7nulJy39L
dnZTAbTgrxpkPfyPpVJF74Gx/Y1DDmP5WOl6yaH+tspjIxr0mk/3X8JYg4//dMU3Ex65q34yHDUk
gXo49wX5CO0ypi7PZWRCSDjft1aHwwvN6tWngbd8KXMOQcA6VtZTq5TNb9BXau4iq4LAEd5XoS5q
00unp+371gMgJauP/7pfmSGE9GEzGV+pDuaad1C3hQe+R0xFIo+RmrZT45ycIjgyi+mqTP38uz6J
+rAI4vwJVgdLPHmCVXPpORKe7JseRk3IykQ2b0clKdCFirNFGvto17vtfNQ15/eipS0mY79lMs+8
EDEKBTjGzaU8BCJjVzAnHmDIkC/TPpJ2YJ6mHcL1BAHMcZV0CgJKQt7Qz9KlHtNO8cnu4fg5zRgx
vrR6hfCUTG1Lp4wjt6s879js7Dxql1mSgbwU2P6Z5DwtwHde1yRjdpuhY/PAycpASegH6btnm1zP
Im2oFjICKaVEAD8x0FME+CjU9XrDwNB06VdfBSzZp3zds0MBmpBaXODcf2dZe/W7r9c346XVyBZ3
SQ28YlQFIOQwdHgYq4IWQwr5MztaOiAJS+GEctColsR8bAy+FTVv4YPJ2/YzZOD8fxwQ+y4bYb9q
Y6QtWNrXkbknKRahRYJp4IpTpgv1KkLRR7GU8FmxJcfRZUH7Qte32BhCmMJD2gVAIa4D5ZIkeWev
9ubMWTzGvPiIhbm1x8uwyaP41mi9c0dBu4QR7TgpHHltw5GOsZopFhbAiP92vuuF79owEfoVQTmz
3p2zPJthRrePZQCbhTvUcX6Ons5l4NWlEv0YMfBeRrpQgPwB5GVsab+vqd1vR7dT2FnJ57HLG4mv
w9ygujuq1hCmujW+3yGF9Qp0fA2ll39XMaVH28pO5VTL8LxuhJkjOkuPiUDKV/K8OV8UzkzQvqXU
Z3zP9rftJuiRud1cgUabXdNLEpiAbDdW0ALD3q2rYJH1BLbi8JEAJng6hLVwD8LHoPMWo++w50kg
4xdzM9o7C1+MA9Fbo3c27hZ9JZs61p7i6estdTZVlmPkYsu7EoASx8m32/ydzFX8dMec/B+xskcG
YQl9Q9T6uk2R6DoYTDN4k+kRHzBgFMt/Q1zMLnpJkKgAC6fdpV4KXcymXFTLPC3njrc9PPcT1G7Y
eMNiwn8uiLMXJu+LOml+kqaiRH8ZYbZ5UEyadPWQBXcNpI2HZUPPyt0/u2uVONVAJIc8wL041iep
GKpq/mCZqE0Pb9ErDQTxiAozAnK+d6X+gklJxfsPvkX5edlgyG72aLEeMcWDcGeUH4GXC3aMWVyy
bOIqfaRN2PF1Fu+tGFLZBOEf871p5qxP6k2aGhDLBgI2+gF+NpRJ1454N/haWh2kE+qJilks2Ca3
/wFAKULDTCilA1mk3SAtxsJ89+MtmGNrnkJIZXmHm81xqWPLhT9Bz8CdhEqKjxPXJelPmJWiVs4h
WTPSBAiouZnkbv+HGAR+sA4zAxBZ/QjqaU1ErVbc8HGghhdpssOl7pN2mKWzQy1b+YPh2V0zTAkB
+kqgfctNhBhIUnyj874r3sAh4jlsvEaDT9p7zJtYy8L8LGplHPCbGKY3kF6R+RWqyHJwnJi8FuB7
NeYj2739rE7fE+red2hKLv/EVSTwTkI1GYV8zau6o6/5mWjyHzqPkawlGD6QQDeI02D/TBwKd+9i
DC7siNbUJIsgpSm/TLGmcOD9KzdQXM8VkPQVuCfkjcU4VbILkOjIQrKKy3UcbBsnDAUl36fYtMez
dzX3WFQ/U1nXCT51OafXHJVeqhtNFGJduwizlkbiMlugcNmhTJzmxGHaRVF5f9rky/px2lXPYpGP
QCCzmlFPhB3FdogGUr1hHX5yg2gmujHPxk+SJJ16aMs00wo+iFBH7jFEMn5lX+6LbQZWyzIgCF1U
9SD9npbs9N3LPT3Fpo71VLySntHnhWaVVFr5VY5YRxI9X8BnG3Em6S5cdL3+dO3t/vfqySjKOxtx
gOkzndwNu8aHfDJMiH4WeTqKw+U58CzpbR5qMkDonnZOPi4NqHH/hUq4VQwpw+NdrsfNq89+XNMP
CcyPPoVwiVB5u82YKxAYiwS1p3TiDTbe7Z3Gk7D4l7iTyLVot0/3nIURshQ0lcqZWMyC6Sebaze6
BZuByAuGAyDahvACWsq51n49NuiPn7FBtPEy2dDunD4mPrwPomxD+ReRTl72yayAtQJxve7BABWj
HWlk8zf+n+30SjBACiPS28caMrwxJp4vjVuGGbymVlR7rbruXgvEzBjW2i2joclWOh84+3xyx0ro
KP4skgYR+BUtDckCCosa62TLlC548/vBYlj/46jYP7dFN25fHI2bs/rrkksBQjqNvtJv0UFbutBC
V+i6hpkXUCn/6fL+pW8ODXysc77N2pcX2FInbw65M3wNSlOgF+exgRWK2U3T8Hqpn9aUBni+vSii
PdqPNiH9z7ifxOVe2G2VLVuP2RuKwGyRmN0+xARpyI0xdmR+5OtTDT6oPqceMh11fHBIrHnKOnig
eWdY2Txy1pfi847KYgLI/Fjbx8PBk5lW64BEEMNsSNZY/0hfwep7fDlYtfKFqXCRUvHu/SRf3Ic5
R5EO7K5wTZXe6t1BdzYN/ucthTa+nZyhso8+W7dLVCMUYtYUp+T49qTq+acRUWHPrEiawNoK5mU6
lPCasLk0OakmAjzsEud/s3oB0x/rw8Q/Ewy2YpJh8mYNxGAg0x2DkTEjCw6SqLRQnirb3SgNJgjO
xAiwigar4SBi4H4jfmz+TiFr4MhvU0znKpPLjJi1nGoVL3uxlaDp3MyuN+xWciPr1QDbB/UhGg2X
iaMIuANzZt3zziD8tfvnsj4HGBrJ6T8mrxwY9CvAa3Ea/XlFkbyHajd8EJ1Sg1DQWlPX6aXCnqBd
RcUwiF3cSvj1nyqwtK3ZhqPS70gDoC9BZ73+aQiWCOPdR36d5vAhwkgmIwpsnqoER39T5CMWHiut
bPXzas8joPoycOtHSBhAGty8yl5UJaxqDfAjLBRHNCjyVnWBd+A7w4IXNxRcrMJvMIIy07Gzitc3
QY2I2brv6a9rAptBQds1jdnIEguZT8AC9v7QsGcthbj9PDcPkfUqxNYYYK3iAXCKEkzAr4DU0PmE
XV9oMD9+YgDcUOR2U/rQjMSBVaXKD1Sk3C2jDPWVme/GyDnSNpC+0NRPwXZE7eS3hTZKn/elTI3U
1JlGquWPZG1h48VqEOTf6FKPHj+oPQ4YvVyC6t3O3yLqV7fFsDGpwfUBDnTA+DGoYSsGOuZ6c1K7
5iwKlJ89P3sdkIl9UIQsHsFjcMSU1NiYq31qOLhwTbm4GUH0cuCbxkMxfrha3LioehjXVpVC0Ypt
ll5yxB3LVn3h21Qg4iuHV9dfObhKWIMDR/NSwiptdamzznUn25PVjr0N2L8w0S2ltqL4x2I2kRHz
0Jew3QXlwccWEuL9Ybf0IDcOwdZyGLG8GrpifGQv3ZrJdMkH5STBoTcatT/z54x9DozFrTmiBHXv
0EyRDFvS2SyHDMvkLlziXNAysqNNh2Leo+n+MsrxIltc4SvNgXVOQ0/CDML3/sWA7kfZgZ7yMJg0
EldLyZGnYwnQJ/Ta4RwuW2RLRU/rTKiibX3LqPxdBtxFfUNJlxcVIMYQXwq+Xx3T4IaZrpe6+icj
fA6L1v45cKHi0suzt6teymQf6vn8qO5Kp1E45ELEim2fq+yU71NOOG1k0Y8PxCCnaOtEubAUIYXd
5OLwYQu8tzSfsR0y3easxMmFB6evO6Ag5FntmYq/OjHmVVvcnEg0Ak9YoJ/pNyoWCPIDiKUZ1jQv
XA2soIeCs/Bd5QeLpvICnK1cpMCpyHyKCAIHHWR57+IwwmZI+t+lnLI2jMH1Wv7aPR25z2v2cXY0
svgYhiQ7zqQYiVrhq3pDfTj4QltCI/kCzaY/iR6LhmBPNYEn8ekDmoqvJwz61QmPTUu/FRdPYL1S
9oqjnjpGoRRfvOY1fEH+yfamCh/yfvlREA0jJplFZeMcmiOfVfSKRVzc/HOmf3QovWtyI0ho/jrD
wSyV7BcvFOvCIl1eOBflkPKkgxq4/X9k1BjS3bqefUzcqLEwpU2k8//AV93J+HN+y8tXFieAsF1U
By0rAxN1vCJx5wlav+xODKNUA536y3ejZoTxoQLc+V7lfsPK29Knjb2sgJjXwPvlnDgDTBXZNDO8
AHIUYnm8Go8yZStNI0gUs3TkWI1vYEt3B7Fg2t1bc1zlkbFfFgR/FV+4Z2P9YxinH0aN7z8/QS1h
r4Q9aZ83TwbH0cg8tRHGkRbYtbttxsWfX1Y6zfTRGnn8VViaAzJnhFLVy04wek6FTnvZgHvLFtQf
C1D1Xv1+nl8tE9lTUc4jt1zH14R2gCcTXYKiPo17LrfN3/Cfe+vp1xPXn6TLNs182q9iVdLKTvhU
DRM2ZRc9IiU3E42RBv6dYeMjl/9MZW+a3ymyq9jcpVcwcfVh3yuJJIwMumc3UIzz+eC6Go2s4UI8
3BvFloSpqfZFvzipQOVkQ7dB9EO1Z8/Q+yR91l53cRAk96wazAEXt+ciPougnbqP0bfJ70AX/LPU
cnSPAei8ChD52+7A4gts+2509IfcsjnUy5+AggWorcrqxWNdjOodO7uqdPW8F+o2oTKKjs2FApmM
XlhobQOSogklCf0z7tizzRfeO85vwMjBbbCY8gueErwh3wX938UDWgaAO+Dgdm0dndWSziZz/sBw
bUDKYMyUg2mLLG7JbAXo8Xi1OyQCkVLTW2949NR0PRAjmAzKcnOMzCWcuw+Kkqr3s5HDhbN3w60B
LAFhKETuJt4UhkCrtDSnxdt/dqCl1H1UycPPi6j5k14TyKv8tPysp1CuUOWnKpxtzYwy/Y7PdMeb
cQFwUT3+vJA2hwsfF1vAFkduqZSBsr8IIV7Wm2r1UgNJoA2NVVTbV4uydMqiwzYr/qWa7Ibi83Pz
fsLBeoLbPiW0czbqjGLYO8y6rv/OkygcKy6cA5u5+EjURiZJgitpX/dKqhh72w68OpaOZo/OlKCI
38+TtGklQvC7kmrOlle7srzCL3yFL6rXbS02t4hECoZY9YPu70hJOurjbkJ/v09GpC3p+OfVaF1Z
+kcrOWoIXvgvV0HLU456MXMX3ekDLarGquM8e78/sUy6s/cWH91oHmRia7K8/jIjkvqKA7YyH4v3
5gNfWSQg56LWy2b99RCkRcXjcI6CG7506Q9QSfeIEZhE+Q4ysQfSYHB6g+ONfOm4x+/5xnSSQT/Z
WlRP0qxEk6ZFlw382O3sO2DT8ewLy6SirUvHFyemW/421E8OiJcWeeE36DsmuYz7tPLs2DLqEv0f
ZfgY3erCalVyi2b1hlbHm49ubFY1YlqlHVxknI6E1rG4UNnfAb/RuJgx+1PZSaxbmuEzFxR35RyZ
WjPwtR0w7agJ61IPgWUDk/FbqfS+kQdVNC4UXvGJLb0I/tqslgjRZupB+zh+ZeCXBqqMwrMsOKVd
Z5+3/VZ+B/UZrhk+TSAbQbLNc5JxZcb1+xAOxVeU71wTIgQypeYdo3xhYX4YeQfbKlEjQNLBOhdJ
zNyhT4nsCnPLsEficyuDpADMhpV/jBB2iWh58ANh/+TJMoYz0nSVui3OODVH4yU6JnwnxABLo+j8
pTOiq1pmvOx4q0HcKv/xFZXxlLSQQCWETc7Rbrd7RmFvfdWxBC6gGJL2eUB7CgqWcXW8VLyMEjIT
c8X/9t0Qxe6yDFfWtC6kw8jLBMZbeuz0v7SbPZ9hK4iNi3RDvx6a9ukqyV6EjwVuTb6BrzwxaT0S
Ycx/HkLLPycDsSA9TF1mUM58hp1snXAAzs2ahDWkj8rcJEHeoZh0vUBoiJcbQ3AmwDS1DEhmT68N
O0xNuHBkCOy4aJomAhZ/sLUl9WdvzlDHYI8g8alwBwxACqhqBpCJX4G/nt14CdJj00rulpAvlegJ
qyoYOFM+6jwCkdiDXENKZNYSdcxtHjUkVJkWgj5eD/Oyi9VFzUmXszX/OJzZdMUeX6nqWbx2LdMc
14A8OvjQmmyhTwM1YR8f7kyoQAYx9YitjC/xog7FdF/YpiVO8nyNUb7ncmgx+qpkTikX9h7VxIcl
9eSFxm24SWlwQp2wSyaGDMikKsAd/QLzHf9kvEPPfjd5un6N7PrPnHaw26pJgqQOQ73IHTmbcjj6
m0blSFH3k+gebZxkm+ugrL8mnnNP+Raw5bWWJ/2p+b6l2bbloxiMUzkrNjbuzhOQczZtcxqxc4Pq
4iltjnddfyvF81AjOlxLtIfi5Pb1jNPOrxJLC4SZpnoPVvM+i6q23Qig23Ia9k7qdaQwPWb6hZF2
mDX3Ricbv91Bj2RwkuyaKdMdpZv44MD0yEXCKoLKTNfMV4VVFMa7hU4T24F3Th+L5TkW/3Zz0e7T
YNQiJZJtAJXrFsL5i0w92eEIyMsxAsQ3Ub9bih0+OpiR1eoD+w7Nabt2E8qn/U/PG6+j4ofmFSxO
ogF8j4W2WK9j6n3IkN1ZBH3GTL2wFRr8jpvk31DbE4dWnaEYTAHuRC0RJgtSg0i0e1hF24ayyWFk
hL8htaggZc7KxJ7yui5mcHVAde9G6xOJDlUCg1DFSk+7D/zWQYStTua3URT7ptOh5asmlcvr0mHv
cbj0+U/oFC2Zhxh8Piq4qB5ZGEBhvBJZEwczDE0erF31f3Z/ZKg5DWnl0EsN0cOG1Ijl6954Wx/k
B9eQJ3k+Qc9vrQG+mRCkRAvkFW0SLK09mXDOVfzWe1HptQFRKFfn56H1VVJDPRTma1kfQNpYd9oh
P5ms7QLkz5xsI0yqmqvdTZo+e4qz5OhRnbP6QI5EKvIw8RiCGK5pMexZKHHASBMaQ5Z3JnVy4N77
FLechZdGubnDqc9Moav99iOB/cwcwgTMtR9UzXPASGFqzwBGzZ9EOndU/87Gw2XQbXlZqQMZIxcJ
8cJ3UmFVDRhmbanA4SSZX128acy2l9vM5KZJnZx4Dwf8Wqx0+f5xw68PwvcQ8v9yj1glXfQzWzQt
6nnKBpoCmV27Itlny6S2ByIHDG5cK8GZOqOuhlqKQh1Y52QgHHYAPlTgVZ/V2MpP/x//Yy6ClQ0k
BGKwicqiaonAEcqDk5nBr0GG+cTIgRjhqMLyttzn/exCu/qZzTnk+HNAbiG0Kg/KPmp9E5EALoyP
0pHevNcWx/bPRTwn512XaIIVHRL0K7Xen13l3+V8TBBwG8lkfw/BiMgVbrxc8RUAfJdJ4jzprqyD
UEHR3m98wgjYpsO1jn0s9s1z6KebDv9fzjRNPfC5w0C/d72azjIbqe51JVhbewQOL3FF1O90PaGD
L4auiA5vreJ7oNGO/OWPvC4grqxX0OL90V9mx76kshY2IyfvLmh36iHweKNov9va+hU5v0eUtMTS
28TzoZnXznqJLsBYrymorBJFRQTCPA735KjtAcELnQHB9vkj7RiWnxjDurCG+H0xAsNH3zfF/5iO
9PHaJtoRkIQNHKLd5i8ps6446gRyRfgvlT1JL8IMjXxcyL9kfJqcK67+ngZqLW3RyBBBBxRQ9W6M
zZchWc80saheiaX3yDi5JHyoh/tMK25sT+tznytLHg2LdXsGwvW4051/uifLgupzLy6HDaYA7Vk5
eun+4PSG9EJGUE8tvgGy4tFMLMwWIjaHx7k/9M1OaqI6v5ibN2ZcYvp4PA6xn/w/IOwjSAyGle/Z
GjxIR/I32/RjSMjnhVAMIfcu+8m9ovTvA0W7dQuLux2mowYUHujV/9+bFE6N6a9KwNb2jP/R1e2r
JxQrKyKaUIfeNiK2WhgfqUMx5Nhp4MfRlsYmUP5fyEELIMx4uriUxE5A573itOXO+wZ58naqfgf8
fVmDrBvIdNYLlWj0vFzJactUCJbPQd2T1jwQxNtr1xpPea/XANT05+TbzKwEGQsI2UVn1v7jGVm1
Nd3Is7in+MhSlrNVQSTYhpcrr3p3Le5ocDUFZ5plpnr8+UDQp2ZYFoarQV1IqzqXXXKScCBsPAjR
dAse1ur5XdUubCZa6ie6iJAh9FLNtCQ813Jn54zSSzOW29032ZF0Tg94F6o8jMC+UcfBS8j10RII
RqsD3tr91iIe1jlLaXpw3UicE+0CJ+7Ww+fzzMLb4untQg4MwEGSLfIyLE9xzca9ACxC6lO5SzIh
Ab4d064fPXdvnMKBZ2gwYkQIOnGr39JziGC0l2lMlpSzgQnX78yblhcdurUotXX060mqkOwRQ65k
h7ZdR9YcJKtkh68wpcDX5FPU7HkQuhBCPGTHZvsAjiX2Dnv8vnSC5dzZxunJ5aVsz7CNEFN4qb4Z
EBRLDcqqeqNv4h8saeqCbulyfsJGoxUQ1RIXhv7l55ingACVCksP9QjwOoiRpOD2tqsuvSp9D+Y0
kY2Cd34KDa7+eiQoATslU+PvwoeGG4xoDERGtthgTUWJe6QpvTSiJk4nToVKs0HBjrWr7r7St0iF
CJDbtYCH5on0mMUSEiZsOUREgFBPybkZDJY9mZ51rdLuIiH237krzsIRPAycTuPt0LTCqfuf3RRG
XHw5cpOnPl3kUMWwSS9WsKnP1qwAwJWWDcsIIKsHEgDO4LnsvbqHQ6A/Y+Ox1wzzjxjK4H4rMAZx
utGo0Gj0CzY+LWKiEn7rWnmLRdk0iZ6+9YxqK6IEAL4f67adsbvdql4N0tDsfbaNEhoumA9nmVN2
2bUjgsaWyGsy2kgV9/a+N3M1UK9i8Dnp3qltBPOTFv1dkPrRNDjzXvRY3MDFb/mSvm/sycVV9ViI
A9ErrhgWgkjbnc4bUlVgUmN8o/qYgB/csry8LDn9wBBbE//grtR/v4Yj+OPKqQnJ9x9GRor+4H8k
37d/8jDCxmiANlEnXs4x30Vkj/hQD3uevvdwsXOnPNyaG8mQXPptETnImulGwOwplUQeAqRRnfpK
zwC1Eww+TN1wP9MbdV+egLR7hoTjC0r0k1OwDHs5TzbZwdkMTdUDw1K9iFQFNYWELZVlNn9C81v5
N3NaVSMt3JpyjxFDSB/ywaKfjCQKKZmQdEsFTdm47Hff17gth+5RpjGbrbFGHZ9t1QyZ/dVkJGX0
cwJ8VWzSCkX8G122PTlCew93zc8m1CvveORLPuwabj8vE/ORS7X6rmNLbv3xGSw+U8BD0EkX+246
BY7nPeza9fsv7doNZBlOJX5Qfp3GF/P3mA7Str9/hZgrX3UIlzjnPWPrHpPkJLIC4yq5VsJmIVgJ
hH94spnPA93G5RN6RcI1KIqQCP7VeXECCoD9P6Pn1Rdrf1PIoX7cSNccSEaeKqsv4iTXCm5ZGcS7
ThUT3ZXS/OhhTX4wsuz6ahMtSgdAln2PdHSs9EK8xgjekNw7KJAp9wVdULtgCqO52ajXNlxWYJbt
F5XNOIbIZ+NMYrVkF70iJKQ498IpuBwMOmiT/9P89qy9xyJ4rH72SOta6yktD89j+1sWoiyeuKXM
GZ+Iq+IceyMv6jkNqSVmksnvAjVaYvqoMZkeX6daRF8iNaagmnjA86iaU0XhtBcYXja/ePD4NqWY
lx5i++75Lp5a9dtor+27YNtxWo3lnD6MvjeM3Q806t7K9Ldlblw9U+32JKSBHfarIDJVQHxtE1DQ
Z5EB0XCQRd4PuSpYotA9YP9Y9magDpaswykcKdkdOJaQCe8PlFEEm+CJPL5vMLvU0fiaiWVLp/HU
6BCVFsCK6NNM1Uzw3ZmVlXZshV65cVmWnRWjPaLUJ8DHJ8PUPa59DXWNQ9FSSxWPQuRzOyiSpRFT
tSIQHVty6SBsWLK07yfra+DDmMGUc4+7dJ1LuHMZlYBk3+C3ZxDyI9Z/Ur6QkHIYBMt4MjWYIVf5
KUmiPoNhvedYW7LUpJfSn/fDEnRKhAkoTHHgghFIDtYBgu2KH6CC3qZlt/kGmC3nWnBOH0BWxW4J
O0g686WQIyVhZbUtSCYvdgkIJ64lTQV9IpcA4FDEL6tWAYejEu+bYIb0TnKvZjMAjHVqk+afVIhI
j3gOELLcVTWXRYKI2EgS05eB3GF3LuT8jM1Jj/zDLLVRs/0M5oagRf3BN1vviagfLAiugxiExOIg
si/h76hv8d2+GK7lU1afp9L8L/eUO/7SrbglcEbIEyX4d2kMHM48umRRVJiyiSNVmK2Xd27UUIDl
86f+l2clKHKuXZJ+yrUxtEFQenRKJrRZSqdsIPnLLX5LyXcLjQW7QBtNazMOqDEd/2v2CC+ZmOq/
xZOVhFnYkiF3wGxDEdmf7juMMe3B6e8afo7mvojncvH9pRRFiAZ8qxZWdl1f9EHCO5Hn9JXyFi96
E8xE9xGW3jeiD271xwFxCdn3UY3E4mvyxxwdnq94CvH7HyAWgctyCd12/uO/38wVNawdQlcbbTTT
zOgvHyxW4B2RunOdCFZ/uy1SguVh+jVewscbTkadAUhzBO7smOegjQsOp1TyNn93czSFmD1mzZXQ
nqb4OynxHK7Wi8aqYWpjGyI05x7/7gyItbf5CpYBcp6kWqJpXaA/zapDL4C4Z9q2WTiv3+XBoBOk
+43alxv3JYzLmDi+c4XmH4Jr06MeD8gJVxI++xOKJygNDaHMMy22KVsIL3hGKW2y+Fp9Zf1sY2VW
M/8pwM0cGnFlGAiGpp7osrfV7H1+CgfX3gNCmQPCrGbY+qd+vdsbPM6xI93ktT1NGQvW7ZmtiWOR
J7vKsuR51wEk2C8bhU5AevsZ7WO/E/qY/co8HIBqPy+RdlkxSK0F+rIqNGpEhidV6NAfPIH5193w
WJm1M9Nvy88vn4BEMwbTgz5fHOr0SZRBCYLWD7o9z/bIq1eUsrY2DHFzJz8EkOUxx6Sq1+zUsCvG
mP3XM0ItcyAiuCOsaiu93nDRxYUUBdCBtvbv5IbZw9IYaB7W/MccQRwXrg//hsaELUe+payjINjm
MNLBfZIoOn7VZuckGLRYQ2H8eV57GtRY5obUsaefTEoJKAWTM8griRRuT5BimBSgvYEmWT9oRY9T
iMV5lOobPmzHCMi7DUuEdeeIdaPTeNcRAs8LK33/8FQMZQkHL5qf7Mn4O/ZiDn0cR9yolYru15GB
DIxuZKLgBWA7eUlCirz9UwGqda1ozVkg5FnSVMUbfbZ5uCMhApWW8YcD4E/eKX99LLC36JRJoY1n
tAYBTIAGFU4zxwWxSaqyKW9QYmuJtlTXNrVgzjs/bLDpBWqSnSg13z4szZ2joYv6EEXXbuv4c3eJ
uIw3ZsVos8s7i63A0P/xPsYaCU+VyhQx57EYFECJ6TUPhkMAIJfa5LdeUHl+fAnTGgzGy420H3Dm
0Joot+7r6pYFzOQNhgM09rzxMJWx3FYpntki2Y6pf3FvQ7UcWCJ8CF4cbP1wVSW4lR319lwogYT+
UQi8s7SlwvYNnTadXxAHnetjoQKQSq2eatNKXNbzHQfXU0B7HWHek1h5clQr6cJdTGXRZFYTNg46
JU8cO6AAERWj5axZWqhFwGyeNVl4u2aQE7fmZskmz+LDI4P4KSSouWfbE54abFGgSVIsmirDMdvE
wcfd8ydTbyCmt3kralpsruLG9v+beXzzqE1kECN7ggejExbnnWQITY0coZNm68X2py+YRy8XWo0m
qp6Xd3EEMVma6zouL7//pDHuVK6ll656Xyzestkp59PxdhMzI0ZIhu/nWQYIEzNap24TZemX4Oz9
MzY2diHJ6acRr+hSbDCCKlobNHSI9ahXYdqfW/sr+KKank6mhz98em1FRNNtapVgkS3Y9OGDFoCy
hw1WIdY1DYC6rj4Xo5P53/Wepp7PfIWRoF4KcreCp/w/xE8etp01Bu25IgUtej5kfZxIoMR3p642
/mVSYV1cfxubmJwkS9VrYYLSuPVZnTHVaKiA4W3aF0y5nXfW38ygaTLIcUBNOiYvQOZsheIbB7cf
5v/0IOAX/eKe6TYBCAbWRtnuyP9S0ThP5egfKO7pkRkN/7sseKcSiE7kTFJnWE+ttpGTkcODZ1qB
Mky08ag3qB1APYt22KS386PF+A3npRMr83HXx3N1RwdiAP31Bc0zyleu+K07ZDA1wIWrftBqbqvq
L4z3F5DDy2MGhDXw22cRe5B+cJiwSskneWJKVYfXglNJr56jL3xhfUz34xIQoKg4vpO7DjJVGWwW
hdEBpQXFE79NYDYxTQXLhwUGX+DrO7W5Xz9BfcW6uFkr3GoUK9YRyAD7GN0OypTsteCwaOQXuqy2
ViBtq2XfT9AFNecfvUzj61UANJU97y+NEy2i91B3xWTG66d3WAjjK0lL1aQaQHTfaD6zEAGU/SDa
SPT9p/JsLeCBUO1z7228zu4XluhHFAAnfkNFYq+a3NqwTBKi3DFxnMbodT5+FFqf7DTkQ8xFiVqh
SDMF4ZlitMzVH9jIZfnVCn7atz6W9ykGTvM9FHJV4rAHGaEvCnil1LYVZdYTx5NevvvD8cZoHjOn
cHofQQDddxCO77jlUXc4MeaaPBREGEBt+UqP6qzt9JXjpm4k+mGXASH/UixEvMgAMwTttveaSrFo
oGZZjH3duiXMZNngMxACuGQgw6fvxakI19rlHU0w64mbCUcSIil7DKNzFzt82Jww/MgNn9LCZYoc
vULRPFJglk2OmTW+s2isNuIscKkNJ3tKT8vtycF0itneBirlJqb3C0hbdCvhArJdBrJmYpVdaHe/
HQvSdC7Rnr0F6zDar2Ws9g2p92pM1QuXcKY+CYUdVE4w0Pu85hx7oi1p6SBSwKzY0dqOSM+iyYe6
qLokbY6+TGJd6/2ip77sj/FyRlUBjcPAtXR2ap+hMQt7GxekQuF0uwClQ1xKv+LhyHKErWW0AUzM
bvFnGyOlZpqq3N7iY3ADCP9PnujoAKlrl1qCA1xk0yfQJ+3Oom3uBwC9zvO4tgIM6GSBEW7b7MMx
76hZxmKgG0XASR4i35CAoyv524w7ypKx9oEhqEq+rs07z4p/h6iuP1QlTJYeGaqc1XLpTdjj5vRR
gX41IW6Ik5qvJJAbjqsnaSra1obc5wfnt2byG2xh4nIZ7fruWeTMAJ06DAs0t619CDFrLSKllFgi
X/rk4JqgTvCKrtA7UFwDsISpfbYG5bCH6DkyWCBx1nUHC6Pn6vpAQHlSynEeXXqElfnSKLTRJ3kN
KRguDkDfylyRixmTZrrR3fg1x3ZI4R5rt/tQoBXtqpH7OM25S44AbPAibhHJNRCLcnAIsvCBGGtb
hbnGxMEz6YKm1ipbdQYH3cy9se163aFxrj7kI+Wb2XPXYI8Ju3xnbpH5iOlqXie50na19U7l3z28
X2B57z5RYj5DBg3M6UdrvIXZTqUCZ/MgWzVMzvbeWsRiz050hG3q792A62ymLJ8NVm6l5cxUz3X6
6cuT/ZteJ/02pPsi2Ita7Q67VIaQcZETm8hQOEhUHbS++tDYrIwOyBDqIUOf0RyRpExuazVZqPX3
vVXCNppFhIRv9uti+pJz/3djWYpUSmnfx7D4qUFZOMl5MUF2Jd23c+csCNYgT2k2JSwTwE+B4yAm
e8wFYmhFaWgkxMGHu/NdW5Q7Kv3NQTYUSACYUrV03ScBsIA1Hg36ukYFbBD187W3t16uR+pQL63O
rXNrhuwzeLRuzKad825OoO8OBW/rYJqvrXvf9LRnk2lsPsiCs/Qudf88zEpwtddS/r1mqxJXe6O9
hdyMdSxf7UkG7SMJgfEHuqpR2eQu8AseEI3p8CLpp546oQS1V4V64knUd2kDYRGeBTNTZTESjODo
8bhV/jXdPuuSW4wyibVirtjlwRTDNfKcPADAV/HGNTt+2D+y9dhXWmzItbyl3fNXsqTNbO2hb3xi
ieamQE98NuebEmlvBQqr3qdqiJmW1OpWsjUWzQpycG0ZsALI7RqEyOh/wc6/7xFqul+Ga45or/Es
FqvHDrTqKz7X2j9n9jmecTywJFMuoSD52V/rRGd2q/6ICxMmrhKYEOdMuGT5LvB3jljxIvX2Pcyp
iX0ffwaW5tDzfQMZIP6/2KAMsobx/+fQ47yBKpRHUKsDgoXriZmptpsvQrLwlCSv88umYGFYK7Yz
vymFtwfk/Xxj4vHLh93QqdpPBreFu/cDgqGlyIWUMukc2/A/0SBdhCB9rTVwbsgoNXIUl/s8Llw5
t7Fq6tzt+o462eFC73iGg8W+Mq8i1ZaI0UfpooVxeOxE8RNMXzTs4K2u1HW1Q92EFBCj0eaEvAYc
XQMTKnPe1UFRogTV5iTxC3ihtrefEPjReBWrNpx0nf3MheytbWieTwVPC7l5lO01FFSJXvT8EvXc
55SJ74YIMDyEP7FdOfLGssu7eb6tvPNF0e0J63rd/7uNQJWmYHiDg0P5PcMhhXeVE1piZfb8sOdg
btj4ElRNELWvp2gh/IGYXlRTpEgMRlbmdWwocDuXaK3yHL4vYwogmGdmEkXshvNTU+yxlqwsTCkT
SvPtA/4xMP6vWAds/zHBpUvcL1mfkKn8mBVbuGEwS3Bsxo6Nt4Yw3DMo1Pct+qS42hF2DtaoXZAX
9Z+kzjPQcfrGEqeTUw33oiteswDZP8AC6ECwtlnlN3mCwwDAQANJvqPPhT0RpfpA9PxVrcUcYCcX
7oh0IR4Eh2nH03T2GV76F/kspD2WC+oYIFfL+Pr9oAPZtW7eOm42nS+MENIQeRAVxmlRfsrocg7e
SJSpVggti6DNiirCaviyME277HOAgpQ7zB9xo+Evb11c56HVZSY1EZggnUpw2u4mu2gWU2CvoyAS
lQaeajA5MOqiG192GBna78Z3dy744p2WNtwWoH6HSQwXXtcl9240q2wlZVdAps+cVtKkhF60DqEb
YSq07NGazNRsmjnZuAAywYp1R/NMAYzjY6Ma4GwddEYSd0hZ680BJ1Du7uFbEUeEVhpJ/OsNUhIW
dvnGFNygDAELMJjroZyi9OiJ+wg2ofwJvyUNzvPlypQc8zOagSoaCpRo4va5pBQfXBXFZdYmhmgS
NwlSzJqkVAuuBS2N9sajvY1SAhZS6LHF1FnpHXfidXzPnpTF6tarH0jtYpX9zv3mTIld7hkwF/tj
hqvfPM0gKKTaH7lCixXWEunIGiEKfUTHGtrvLJKaIuQFNgUgErQKCLz3KzxhWLmQ5PQSlY7GzTfe
D7wy2sOO3EuaHHpy6g4y0swZntFan4bhy7pugoPyBnwg9jy3MgPrIKtCFHjiDfCls0oFSs+ZoCgO
KRGw9sfXc1s39L312CEU5eKkgFf7iU3z+IctRtH1vIIym+gwYX24t6XBdhqjFSrn+rsHCfjs2FUG
kRTpKcmYGzWGDDEofdfrJwqf22KRAuqNH/tMaqFoaQO0mTijqoTmV5Z6V9kaDc1WY6vmQ+l2oBzw
JpRKx8f4PSaYrFWRiXdtlnpP/YyYiOJUt8tbGA9A2TCp2TyMClW3BPU1zYU+OBSVyTJ2xdOpVJWO
PVAKd1quhB9ODxds+UNMGiF+buUJvt1Jea40y5EVAz85Vqo72tmmmYX9OkL/aB4Tr14BGvJxOPFv
9pWNQsWGBwMIhxtqq6tW9zHufXA8ThDtaY3ODtfXW+pJbPSTAeiUe5vvlhPYpCAUz1uYEHXKvGkn
55ylXa1Nc3M0tce1lAFPuIt+MEfGx2Xs2Hsg1nsG86D+CvKkkWBdWgQX6aOF4NegdplHAmAzCpMc
aCP3C2hA9AnaZjF6Vgqs94IKTvMBUoAEFQvIfaAssVrQb+75o/6KF1wzI9HWdPFqhCr0Fnr1tMMV
HUxpyvSFNQGB9cswlu2DBaBh8e+aMMyN4150kZFNIOwXlIGf01QnSbsEsNXMXwG6ROJ6sGMjvPMi
zMpy/tJuJo2Z91mailbchP4m7kBTKHRvMwNlcW/ZWJLUwvmxP5rIqb4hQWvstQgoUsUGjpUEEQ9z
wPvLlGMhObyO4zgtiunD89Ankr4iQkVpeHFRAxRop34DNX7ijTXFyqdwyJ73x88bawiO8u8JmWJt
5eFWtT1+w77vjnm29/UQuGkos/1PWxCBdF5fAFZxAHYuw1oPHhFnE1lIhTHR3npLdTQA3HI3a8Di
JqCsEjbQ4Wy/NQ6dmWNggZbXWSagLfkGa/GMkXFUMMbVhM/stxM0Bc/sYOM+39E9CUwGXwOO8a4f
Q0CJsFMQVU3IU3Md5+EccVi+Nk05E39y8QMt5X2uoIgKNAG2oQAnmvhmVKxIBxIyzofoioLEtisS
Hnhk/OJ1z1rGjawuTeduxU+XOYQLZNXjJB3eI01jOnc5pWmI94w4ibDlvm7Fb33fwsKOCYpksGYi
qjc2hctV5MBsu3u6wI9I5GQWFnxVAk15JQNf1ezdkxWzbTS1unCj5EtF3Q3hm6MDGR7v4DQw/bRS
vqHx8MoTnIIRX+TUtTf/+fBMubzgON6jTEtLzUqk4Ty/EKPEYrDqUoxccBrGWax0lCq1oLf34ehu
KVX5NGWgvqT9I/rvN0fHlAHsTEXmhdOsagKEN8bpCbtEaPWlNRrTBD1ZkWnPt/SviEZcbF+lyFis
gUHSgJguYp1x+4ixcbUnkBKo1Xup3ln3ddNV/fkCZY4p4uq/ytSDCBH4YierVlHCldyB/V5dtVzX
+gOgcN+XzE+po0rRWjlduJ3phIIjcdWBmJcGsnT416K06BQsVQnW433ejhDYAmfLr5HTwMV43GQp
SO4G3Jq5hR0OISGwjMGQGTRS7vlkBbbjZZ7AG9nxqxyXKOYaMjZ1GzbXT2xtr5ZuMC16ABA6+OX7
ZE1yzqV3qy0wEQxkgeGA8zNqGhzy2qNSSI0eGvMiY+NlQcqPmYPrw5MaexPo4ScRR2+m1GAmXzTi
ptCT38VIGyJ+n8eA1d0TJ307i8wj96aoopbe9jmhX2gH5b92SxU39n8jIAaG2hiwAJkV1tBtnBXs
UEYCu9eS8feZEFjI+DxLtY1zoD+QHi4PJpRweoTUpo+M3Ff9mfFspUhvHtBO+LOva7UzXHeOaaa0
YIf5PI4HYplte9cziliJVGehasdrZASgKNkbR7C7DapDOrAP93HC2u7O+lSXdyYIqkWEttJZ6DTF
ORm4mpsAkMirpz5BPZe7Z2msej39NFO+FybRSXf9rR4oB0EqLVaoWgnk+O8cCCiUD6ZvZTWqAA8R
v1k8ssK3vks2mOedMCzsas3/g9McgOoJ6XCLtFNKzttCOGTEXnaYmi2qWT3MPTH9ORyOb/PD4sDD
tBE83VP0Tm/LAEC5fOgutv9s4BRQOs11MNKfqxjw37uI4u+ecCKxo0Lny00Hnu9YJrNupfSZiLqU
ZUHgSZiVjm/NIWhVSbzwFfIw6al46vf/q/BaauUDjGS2d2NT1b06P2p8yPwnzmUrb05hGgxCReKs
1g4RA+9y0NHRn7t/qjfT8I8ZT34rB3zN0f94Y6uadzBH5KVAU8c6zQhjZVdrP356LJxtQsxTf7TK
A4d4sQC/Qy6Rs5JRk61Y1FBxE+OztoJoUhJHFM6e19fnjCuByZ1vsP8r9hG0OqiVsKJ5Lpn4EJob
YQSKH1EeZ0K1Clu+F02J4MSle++nRyFlqLzafm4wiKyAdJ1I3Yj51l+fuUw39NLp1YsJ5NtKdrfg
CexEf9pUxhFZfZSqI0WmAqKL5ZIo1hPXdx7jthEtMGiNyUNZagO9FALFQySej0GdQiFQRn+0Qf/Q
8AtTxAa3WpgfM8JRY5NNi9FECLxP37k/XlM025kMXd7MT8U3n8T9w6W8DdIA/CMeFyOyVIeCwo4U
p2ZhFRByiR4dnLggadvqwUepTqbNaXd3nM8uce0BbGaQdXPcgvl0vXbQ2gPYUkeLMpiZqjilScM9
RyaKwWGqNu2pc26+YO+lVGMxsCjF11etAW5pf5vYxTAs/6brH2Rew6bcJTv5oC5qEp/EoIt7H265
O5u2aoMOLpfZRHT5tKW5moJNNSr7gIWGk+CPNV7LiGSt0XBPXdvgms3o896rJa966YkOZDFzFWfr
/sCiBLnz2VQ+jRrsgsBW2UsnD6z6yuIr7/4VpfvJK9y0dfopaRDW02ZBzgepeVhQ1jQGqPmUgTGh
Er3sEcLh1iM9PyxSUuns0vkwinnKqEB4U/JfAPULiWQI4aosyrnefrKXmXlFbtWOjnSYi8F/Jc4s
imyaeGSUOwHQthGLIuf0K6lt3ORupMBFhMIBrc1+MBX+EMyIBS5FvC43MD8CUIYokw6BqELyq9q8
4CMp8VfukeVuurBPrRIAFpnMv47G+misqflCHVc3blqFfEAMpW01vv19QDj87oPiHJXE3MQMIJcl
1h2aO7YrrdRrdyYzhclghsRQe96xwUz6KgfiXh/1lpiEU+lX83KKGJX7HOnIfl2TNKX1TObbMd4/
MbdS1uJxMZxIun8S8SkLCGPUz30fJNV9Mp6pJqjzu6xFXhDW6ihbjtIGrVajP9PFLfYebPy2lokB
EnrfRY+UIZUso4kDI1sLXhHP3yu4J/DQG629bLhTCGbEFU7LB4TCIwDTfrBKx0nDTZ+Unnd4FOhF
gp/3L2ayAHpIuUU+n/spLnuH5rDunfgEtOFDhJXkVz+8HEKKu5KRdGRy1KcCHhBN+9ILThMaGTNB
pNFEbE1Fk7IWI85Xa9mGXhMuYwJSwNE8iqFNWJnML65VA52z8X0RF+vOZyJcuLcgYungm+RY9lu5
QOmMRQ5JpBYLjfafoIhn4115gYeKDVcOCnG/dQPOhWpgkUlxoSepMxicmQmGVTQsEsECvEvgKj13
7a6ZHdxhDHqsuwlJiwmoHm/Yk1huxZevkcWlciEV1MEOA4wU6g8qdvs6jgVX3yKiII3id0N0xQf+
YvlzQlxT2cvgoXM4sKnQebgW7xTewMlVemtu8vqT0NIvlRCKGE3cGEhzmV3rw8emlwFfTmmUMj79
/G6Vf+w0GZFMqCuPiPeJBlY4NrqyeA9Jq7t0q39qSOK3lmemqGB7GekKoJUNA1GLNoRRLlLeaq9A
NSIkcN3raUZ3B1mv4AiO8LNzObj3MPGxH4DL0PGao6rO7ciDwLVLjgO4RxTc/XuWWXQCJx+h0Zpg
HIEb7LEbu6mYsT5JupiEk3kybxzuB+t9X47VngEmKFeyLFCT1LiDc9eZzPNWh/rbnheYqZZKXH+8
3delmIY9b/UKgYqAlAVgqWA76+Z8gmLh1CyCSPOs/dduSoUekI5YstbSSVu1GMrA8lqG/L7tyOkB
RhYcxb/yBX9G2FL1vczsj+BFgSZy5A2cupI9JtRXwcN4UFwhzMicHDKFDAddcs7PMg44XTKhYQmt
RaNIeQdiodu9gr5O1FiPL7ySOzXsjsH15Aq/pGXyUW/WL8ccieASWLzXDPH6ucFL1ykC0MjYxldY
ZNQFtM94i5P5PFc/rglyAmzPGohRmQtVSiN4G5n3YwQ3vDmu/MfwcXYKmquwObPsBoXBHtcPwmH2
cuV4TCN+U7YmyKtqHiPOd0Xs+ksJE8gdRB4v7g2t6v6f+b6X/YZumdfazz3xrx4jFeD6DDlGjvaI
OQ10pb58rj3JGW/UHtIOl9QnhtREVykmTOv/58m3OB+m5Fk/RQf3zTHd+Ix+k0y/XuMAY/n9RRrb
uSfmneYqjAPMEPtShw6Ixx2DD9Jt1U4Zg291j6OW57vtvF2h1Z2UJxGeZ9jIZtQylCRQ2V7Ealzv
y9Rq827iWQed5kjXny62DzYc0S3bBHWr5GRLxk0vc5zs+Jnk2/rRRoGQlhwYTlgVPrGc5RHzsNqY
rxbGIH9Y+LLAmrmh/bAK2Ohe956VfCZNyyKYZ+AwcH0tDAhVGlBgjSY8L837qX2uiI5+M/hizSc1
3pTQyVyMXH/8eCQYaa/0O9fQzXFp0OuDukucgZr9p1f030DK84kAM2DNLrEgNW032lvps1MlY+2w
DUV/AToYJU2bQ9YZUnVGOt66CRLq8EXo/6G7cWdDA+GR77RN52+1Jb0a86lszWEjbkxKBTsO5bv3
bm6+uZmfA0UAESme81XtViDvz9Vp2qoUhbA9XWsGx77sjfZZ+15h43PBTkhhmqF03HVxls3yvSdy
zLl6RkmRMsq0R1mlLWGgDBmLbVsq5HK+OuD1jjtI16arhyv+bSQfRrbC2EqGRtndSMuzrcZ18bmY
JL0y7MMT2x5lzv3IwguSenhbcT28CACVwN6yKGYhnhCuAsF1V7GlzS3b/k80WEVfXc1u5xkvPL6B
Fl9GBLoebCt0bR6SB9fgfoJjEzCLDYCwtlqZxnXUdhb1iTBjOvKwCd14NLB5F3t0OPbqbjOWG+NM
6DibimQ5nDecOFJn4l6PfL6o0PZtpiJJasmt7frpfr9UpNMg+M9nJb1dqSYKk0BnIbavO5eTdibi
fxf22sDbvPMR64jY3l3MoLKdINDEHileawEQpyzAG2DzGKFL8/p2AMoK1Jfl3l9Sq5/eT4xLvBBc
PjAiT0kuA2EjzR/7aummYEIIFTgVIC/mEN15Hj+zyMwloewcRkaUMY10zfEi+gP4S0aGJ8B9QNcP
aiKa45rFOLFVCKb+EtCSr6KTDGvWFSHWPP53ZGiwVyBnLvm69Uo1n1jVFa1oqkU34bawUsS5JN2I
9i88W4U2kphC0azidZI4paPuIFyQJuJNr/QNm+sifvGPMFttZxeLas4Oiay07647xrxuMyA5k92k
bFy6gJM4SRwq4GMmzDiMV3BTxlJ56eT00xxEp5v9VNWkVHxSwz60FrfsCY/l6jwZt+N1Baskz6Zi
UrBBtvx9o8qpMPvazEJ++2x4aeDNL25+JYs4DJsJGSa7bj3v33e+IpY6jt6/Y59tQREjo8y4db6h
LRm4QOixMpzke2+ZtM9ZbK03t9th5M2+ze9efIq1hWFm+aL+ou8MDfUSn6/DU2y/YIkAiUSPCfEf
42Cpia8fK6nHuIUFp3l+cdgP57tMV0y5yKCXQBZrQm8fWPhpaMBBRdFrdMTwZDDezfIAAIFyRse8
T3IREdGpoR+oXm4vA1VzJXd1zTyT3MG0Kktf1hAxS3bLBmDbqcvl3ipKKrLX5cS0zM6qih6mn/UB
UGnankytEAMSlfy/E1G79xSKdRCKBlXrk1RwjNKyB4QbasoelNHdxXdinO4d4MwsSgVdAPBXvU6/
9tjNt1gj427bWVxnut0aSS6d28Nu8vHHgO1QgkKTDI2S3DGmZsVCHNpuPbD5UpwF62ZHV2Mirn80
J9w2h2H+SRlq0RoCYQfBdVApH64cWyMqDWolIJEvjRi9M0kqFQUrTp2Q7v/W8lO/VOpvr3OOWxOB
RydxfWC7dyeRIqQC/yK2pn7NfhWDN8xZmrwjbj7sHFNahn6aukf6/IAysC+N9czU/xZAc5JIy5An
RO6DZCEpVUPlcEJOEj7V3CI2ZxIeV29Ve+1wy+Djd6AcsrGL4Jd9ecyRwh9rqEah3pNlnYDBJLQu
c8W8xzAJEkHv7kLLtkKLblv28ol3nqxFMbepVQW4wpU0SXk6OMbKy0358tYBzivcuMpnswRA462L
WHEQW8uFWMQ5wYbFUjWCbM860rDMkOxsVHhWI4EXcVU3Jlb5X8QzorBv4ZgsMESB7SspM8BvQjfo
RdfVe0dszh7MvMxQN3BJdNiKeiDTl3pGReRC2i9uPhTxSLUhS64YXW9EWKR5fIf/YfBwxycsJe6I
61m1O2UfkWU1XuQUtc7q+8BlSLCdCK0VPzkqUUO1fAWtu2yJtQRmGDzHv+T+r5ISoNJiJnv3DkIm
z2XLRxQITb2u10XZObDfbXeUxaI0CjP79zJ6EOqFPj8IgZIQ3drb2EVKSKm5UAF9xdWJdqfJZL88
METKjjS22C8KF/bnc123uAmTO0H90UPvN45lUJaKtxTtPBUyNAWdYb6/dVkrRtylqSCDTgwJel6f
W9wG+9LxhWKcX5+2C45FNJsVQuDRnwFhtyNlpSXaCBitio6D1nJU2BPj2yOWlqZiohkSPVEsdE1j
jCDmvTDiv4H5pgu5RK2HVgv7zbppeFrJGbYR5X3KM4/I8rOpxiD9YEpBJl1nOMctNl9rNieP3N2T
J4ii07EL4T6XJyg84G8pTU2x7cNUtPUQlzTVyidFkV9i2s9UOdeNR8ckN+3oZUzZtR84Hq57QzQ8
HR41R8/KZPFYz5Gb4AkToK9oovj2Q7i8wQM0rTvdU2FRm8cX7C/gQW7LTIW4M/a8Xr1ZBQyEAlyD
SBJ8yONm0V188/0odEqNfYyP18FNopJ4u9nmWFZYU4Y+bSESbmj7ZG5FPmQMl7nh/8qfzurfprGm
jpqlvpXeQFKX8ZC9wQq9uuA6+q7kxnnw2D6VRBKM7VYgtHhFrR7GHPJ3jYYQVzTmNKuvchp4l4U0
fBXHfooNqvr+bMGtDckOwUmlXtRqYw6NU2qFjZGL1IaZRUgKTELxZC3HYUScanYopBOLN9GPkufK
n9Ss0/YQrJq9AhKc3RfxaYwKuZo0otfFSM7Oh4yb+FA1JXjsQvLJkNVRSOZYaN2rTn6PMwjyaRCu
vMbR1Et/zQAaarsuWxZNLr5lgsOtB7QfGWK6xPYoQmCNJcrOoSlCI0oS6iPjCoMCnRYT6noGdf1N
Z4J7voXREfaWfCsxnLPpfRUhJA94iienxIlG3n8k9N0QxWeGjPOh6S3RPfxf6BgfTUTb39dprTyW
9UXz02dJg6qXXozUlbikLdE6QcbmKjitjRoslbuWWzFLayzdlDtZ7+eDDK5wVcq3tVmHqz4vQj4a
8ttltdwCEa4tID2wqrVpjmbZBxkzFyyUKvXAglli1/jr0omeJYSWHVSwEzfZuS9ZD1ERvvpmW/gO
C0RlaTT10T33c01qywwZ06YGI2coV2Ay4UalVmNvdO0wJQ2cL6UIMow0Fx+tTYWBQKizn4s90foi
NPV7cM62wZj98NSKsbhEHDZTmvVovxaoCTaHyBB7Hh1nPKyCjNSIH1I7gLCltfzw4BX+UBhjO2Wt
1R/BJEtSE+mMLEMJ2eoqVIuH+G6jCv5hlnnm1OqWqlm+1KdV19QmOG6GvkcWRL85tFlbfvwf+YJ5
pHnb+7GkHA3xcGHYdbMAoFIQAwhv+KNgIUrAxOXVOrPhNjDWJHTpnFXXExnVKG4K8S31y6kvCYGY
s9LXXwVzWisDGt7NJj+oyZxSwr58A9on9MEckWO/aK+Xgi4vyOGEiqOME1TOwu3Hn/Ay35xa8Kag
lpc+wADvn34OLGgFSnxvsdz7Q/BMdlYTkAvqPZeYPzRpH6CW3bEpmCB32piCy+TmuPWoOyi0NkrB
bl7zmC/Qe6xOhXmJig1ZcG4n+vQou3rJBKT86FzOC/AK4KeQ+Hdhu2b5XqprEuSWI2fz4GXZbO9c
vbLZ6dicNPpzaHwmNpKYvtLhBz5zpTd5FZxuQiHUdrxddUXKhehfxiKtHNi4BWrtYGM+kxuwSjiq
8aYFQ46TuAPrWYcUlS6Ly4hmZxCZZqSkK9ShUvu/DH6TPFYVZus3SU1Io3VnsHTBZU9a99sF6gcI
sYLz1E9HIt0Y2mWSU4QDkI9QfDVgQy2XBb0+YyWmDZ/uvb4Ba4Bv1CS2r6uBK45jq6INK1OGI2YL
sFAYcArnxi7r4MsjVQPcoRIMLkIKmttHJw3ou0DBsX1E2sz4t3JbyqTxmGpZmDPukACkNoN12Ziq
Um9KhrCQNFyUJjvp5DBllm7vfceKR2KJuRPL5GIKh44nD9Aq3TcyZgbkW6iJdWyV4jbE7HvC5Plm
UZ0ma+6oZ/TvmaVG2HBAFD0HbnZ88YdxdMa0EgwV0cPj3zMOREgBVxeulkaI1155audg73umCmzF
NxNX2Kfr35ZAODDoX9LPO85Jt8wzZE+oJ8oi1iScTCOuvREqLcUGdwbUVeu+nmDbJs8gK39bLx6D
8rTK/CjS1ZGTleXufj5q7kbY5v8pcgZyaspgVvNeeMrGOgwb8ONHi3rr81RQAFvoS/M7ociDPdEu
CxEq1gnsUev09z0ZUAvf573kFK4hBcn5/opIWws26iVXCJh3iTUgBC1PZ8ckaqnbYtnA3fCfRYMR
NtefAIgmEy/0WXSMCF5RHr7ZdaZvNEbyH2ihnMU+8NlRvjmmOIbrsF6sVodrlYGwTf7couQ7NBAQ
Zplhl0S4KXH4+W5LV1uTWHTtQDOVH0NNHBpufo/JKV73PkJn8aBjAIUglCSS489LMar1grLO+aeH
69ITA5HhfZuEB8TRW7lhhwVAmvVrebvxTuRbahFLTKRwwzTgxBa5SqQj5T+l/nIifLSmD9UTyHoi
YGY46e8r5/VYP3LcYOdVCRTED8mjDiJ9ckmNT9XFEaR15+ES/X/fBz8SLMU57LgdiOhj5Wp7tQ93
3IM3l5sg3S83aVI6XHZlRc1ug5yN1dVjRcVaTgIeTjiD07Yl8LSHgYOutqMDw+b9lvbZchMnzb1B
krzBrS+KYIPX+szKXS9C6qkkPeCvc6YUB7VQSUAkoGfg/iYPX1EcHjoKrYkmU/LwpEHuhOtImgdM
iZ6b6cv0OJP3QcLQphNV0RZ0rr3ZQRdNpBZgRmrB4iFAGBR8uxHLhU71Pk/Qp1iFbM5jRrgGSIkJ
o+6KkXr0Ynw1b9/DwKydbNw8Evnk1KYRXak97PGWRy5xXXbdD3H1xEc6lxTXAkRsA8uV78H/lS6W
OQyvsT4aUSdYQLHfbcqXKYv90MNz/HconvnZ1PnFv4H3s3mBsyJp9rHqFVvGFDtAeFvB66S4V8/F
XFDEWvgW+exZqzhbPAqiKgwcacmgBWr4c0BG3hDY9Sx32pNCTJxy626hUIXfC9PkqUOJOK87sZ9j
ffOybcj1O4BbclB1nStdVfV4xy+dhMJDf4vO53ve727bE7UKmF1aqQPuSgAvB2uuOpkCM2a4cCjO
tSqBDzIq54KcjMGYxf1W8Z6jQ2DGS9jdLwMJXJZE/LOcOhZrX9m/jS+1wcwAEPKamHb+p6GdxQQ1
D2ZzMLz2311irntbL1hXO4HaJjqw4hbJPV4REW3LAWu3KslWh0344BK/824bk94j8Ipe45pE1aUk
rJYzjc9ZOG3GUOYSrp0i9mhoLEIbIy5NHiXmUg2IJycRmscrw+cwJEvzGxtOWdzSAxA0SRpSzKv8
zOtsCr3tVlWxSpZxEwKAnjq5F1MJ6k0chF1OCTpLu0b9t7M4HbemK5OGi8WMGqZpMgiZ5loLA8PY
FxmuQ+3k2lseqbtZTaVrOonAYBCUp0Kvju2IK+b813qHuVBjQwfX8yidko8VjFkkAlpk54v7q4LT
TEdaSELDZR6UDrmnJS9Bmxs2OpO7zmTIah9TN/HiY0HTHBf5e6vdUG08zYdL4qbwuSP4DKvGD2HR
CNfZDMDsXaMPYY7IabnRYZcfT+GW8xA49G3d2PtOoYlRE/c6eWWVFwN2z+iZxfOMhSvB/vk4yXKt
e5cfuacMuKlSXtd9pm6INZt8HGCecD8WQwVPJZ6gFqZ4XZaDLXj2EbJcDagn9c/GCZOvpxb3AEvO
kPhCoshvMa214hqSJLSuC/geTy7M22TikRD1nv647T2mkG8QrJ8WugBASluK46iRXbVcNpyHZJqw
vr9gT0K9QaImxMGQWPCS76fyRLAeWxs1S0c4qIGUlwhHco8u01o8dtoH40KhUmeq2tN+philtx3f
WuVxnyldn8MeERmoWIZBTIy6b6KQYZNp0Nw1Dj4+88G3rJmgNlhsZQfJvlqMUVQlazAB1Kcoh+hw
YVnV4B31k+MgTfiUw8oVmGjysg5+IT2P6hFQfKksBoVR+3MZ/KBsJ+8+RBdQ0eSutJH76yBb/76C
4s0itk+g9jUCJzjoIL4ypHiI4d5/5JcpjhmmaJ/34p4H/HJdriLDI0GK4mfDTgJzuRa00u54Iz5o
flRII4F0HZPSGdWP5hikstrQ5zA+iDkk4wEpgVxU+Qu4rheb8+CjgrLLfGVeRxz36F6HXGM0CV9+
VmEqsUATfyYqwozP2UgExOKVPwNOaudXA/Y6Yc+sI1atkOgfBfxHuSOghQaAh7iMOXs0C+n5xj7/
PJ8cNO2NkKJT8dDxd+UCKGIE9uyzzXboaQdGjr6DcUfJyJ7ONsfjv1bYilWGgP1/0SCFa/1V7g0d
7+0zpFZsHO0YyjASk6bsKjNkK+CxpG92A2FgWsuZAX3W0kwL9+f0nrjCV1MaL3B6pPKk6+REkwBJ
IK1D1NkpVxhmTT7SF7PmyGyQfcOxC1y+qO4ex9Y6/5KWat0vkKMhFxgm6zZnz4Iuz2pXjFL3E63s
pdTgEtEJQZeDEeHmUndUDDvf8LVG+1laUId60jMvDXbm/gNBOza+l1k81Kwg7FOi39tli7l9Caca
miORJrJpyLCihXmnQJdXYe2Ra3qG6ZcX0L+5xN+xlj/B6aYqgZJA2Em2dhrTzy8DTkIOQXqQr08N
zN8WuUfJUg0BjlXbvZcnT/VSvv8Czafmqo6A+Ygx/BFlb45axFlbSAlsLdalNL0oy1AE0v05QyK3
T5/tYG0t5uFqmr5XSOTYPXAX2MQFEHj9Te+/zDCxtiJPLgUpamhEm63oeDHsJ65We4NCdW4zHs0H
yi9rnSX0Z4Y2SC7xt5m6KWiCNt6P9+krFiDR5+lXADIrzHKJOOF4386yuM0IKWAOdU2pWEyrLiQE
FX8HlUota7LoYsu8AV5qp+1MF4iYWXX8cVS1huwDd7FmHaq2TjsuA7xZtFCABYfMChUjIYnn5vOf
7Xqvgzzc3fen3ixYvFlyV4pkQTo0IQswsYsH38Q+PrHcGZbLStqO2c+3F/YlaQkBoCOQUI085kJA
115H1/zUhoIsi042DRI7JUU1WS89eWuyEdAUcUh772X4eFoH7bz8sW+bHu7EUHHWpuCphfG6ki2o
o97RziH+mv2WDkYKBdDZKtgwE4TZRUvIMPVSHhddFPgve86U8GD0limVkrf0pFG4Wa37tJuCzMk/
qQoh9WQIkjcBSAk42ZE9RgE/G9G7yoG3Xnwpo75zw+pg4M8DkOFm36Jnlx33nLusqTsK0a/q5OwU
X64Wb5EUVakoYbH0H2cp3xoBpPJ9SH4kR8+JaiigK4RDrZlOInzS7VpkZ/4tSlTyX+DdrnswbGK0
G5cm+fAEZsGBEuuVy3UVtLrbTsOt83PUgc0za/b6O4pM0WQqr/3qrzWkOKqljJlw2234CHZ45AA7
XKtyFlLUGEfgK3nvCYq1Ir9FXQAHGGMK/ipd+RnjRcJqjmd8JAo8xDMzHR/03PMTjIxc87mH1u6H
EiAAxoHUlVEMUFT6qKZhmR4uPbwPgqBwyVlwhVH4ZrMg03l0XZDfK3DU6iAFeH2QaovywVP0ZJr4
w6EPTpa8ix1TBOU4mLgILTcUCp+aOrmbDFlLwee3fNgh4kjgo5CKqCRv7ooN1gxMjuMYdoom9KSn
ZWvlhkL96LpfuS9U4pWaftGJY6q9Y3Gxup0aaNdlkMKgTlZJ3eqk/1c1iyTa3qszB4eH2fHyTxLH
XGgnbEr0n6AIRzK+LHYiCDtIYHMceOvLj8AqiCS/X4i5WK/PuY+4zft4PSPDzOVnK283h4I7qG2O
ZCv3t5sLhShV4EHs28A67ZDI3UZrtUHfPpIOnFzV4fJQrCFBqT9QZqAkrFP1trdjceRWWvFUYWEz
GW2qUAmARwwBr+9hHkEtoDQj1W7h9GGiG4UFOcc4UFRZGUZYGKKe0POACAjIWyUxaBfo0OciwFLP
ws1nC9AJBBFqRr7gkR4KtYGB1HMVOLDV0uaT32rd3B4/GEMp0Z6WNnre+TMZSUxffJh7r3vkYU0L
+Lr9kc78UnLWHdTo+G8L1freh7ZamKZghRyA4gS5AMOqnnagHYtCZTCgJ2BF4/+0GzHo4CmhzV+v
w2sAgZkeXXj7uLgmrShrsHdn0kLoEBFD8MmYqfKsbErmuwm18mijSWhxBXqFdjIvOvcqdOOLT/SG
LsaPDjGL9Qrkxq35qKlvv/k68FvTHBnrY+qUo3ML61JREJe+vVfvEUDE+sZqXysVIsnHbJjwLWd1
azpX0B/1IQ0ZHF9O3pQMHbtY4YhUYoeqbzgpNT24Rlp6xzcZ4Umay54fWbxGW2Y3bLHchdi80fU/
Oq7T+fUyS3jgacsRbH0tuwHe/vkFVTPaqiH8BUQYrQT8wembCsewIOBXtFNVgJdFgR+5flR41PDO
X5xcPTkVO1Jo/g8e6JZdcEHK0y0n0GDRvciB5zYnfYyJGfgPYj/pCt3rcrTez5boucNIUNz6lUmy
pHfKXX7SxVM/PBihNfxq59l325s4Z9BU9+F2e85RhPYPsNN8jb99/kzhl7Z9ACvcx2iIlQI7hXD4
BitEZEubutxKru9rTr03YLTs/HImEau3If2r1wMYN/UkVGHVVOx/mmTQmg6oKjTHZBpPa3lriOzN
L1pBlxXa4X+192eBMytNwftTxt80bWusWOKUQvXrxh6JsCzeV7l1Im5MYyUOUsh5EbMShFf2jmg1
9qol/VdlE4P5ik4cy36UPhlVwjjf5CWvC+H+qOMwW1NaqDAeCGWy2YAzd1G++uVbUhgM4XHnl2Th
mqUGjJT4i2PZbj/pwImNeP4XVLDtMbGKK7otua+7xTAX5bdfZFk4NZcWQNjvAoR6yMIH96B+I2ag
wOVVbn3HqnXV7smk5AdxC/mnNX4MgKb6lhw+1y//Vsc3uryuGiVue0fw5Iz3NQZd2Ka/ZSp1xj6Z
tqCIHhghlx7fqBMd2D0xCNr6YG5RFUxO9Ho7kQ0AtvXK721AI/XfO4ehQNVymbEsoJorlFEvqWC/
IJ1zG86gGBi89o7PYxo1kB7ztEXdjYjyjOfQGhzGfAqIvzpuVim9hbRsDsTMEmYtG7rtjXKsUL2n
/Zats8cVGnHKAVG7wS7n/17bYiQ9P24GkJOii/d2dygcdhDN6R5lYFxNAtVNZqbLN8S/II60ra6K
qxkXj2StwNfqHLGC2abKEdku7SbxZmIH7KrkqWtSoD2dLQ+0aWnU6WMdBEYbUGpPVmFFsRYcH3hw
DzyiFMV3raN5CAbNdptJK35DDK6B/D3D6YaqTM8dWgTIUVrhoq9V7ts6rjw4Q7iRre8Ew3qVrc6A
Wmr3dlr2h7V+oz1NfU8oUoqyjxEpWqf9VH1OZLOqqtKMtAAXDoCAR9EJBMfHuUyAfdhlWSVRefBe
uN72VH6dNF4taAw3EE+igt7CpV81HiuAboixVlllkl96Q6Dwc7t23a5eWekYzpOomW5H0+JcGXnf
A0mLvwHN+mzui1VhkMyevbJFuO4PLieK3hvzPwDe3iDwPLJvOgEh4eWl1gKt4+U31oT0JZc42Whf
8/uLag8HMIpN+c4GssVPV62fact1ZEhBzNJWMkAt8OWOeRdWgXqGK5ESiabohmGUgM1SQv/Xk8Ey
8bEe+UpHseij8GUZdBS6F+/+2XLQCGeMqKGuKbtIFIrqK3aHhgFti9j7qKzdknsNhpP0mSjnmfko
oOnMbwtiZojVFvmFkLrFU44qqokwZLelvtbJuGVGeo2Awqz99uSEzteLuKaxmBzGMp+Ta2B1Xx50
TkeWVBzkzRCJp2pPiHSV9E048Wa8zgTc1zAmQrMNuNDbrEsVPYIRxceZvLMTrBrs9zVtDHe9aGEk
rKD1vxLsWjKxTGu0xbOgc7bwkyd0b7NMCHTkvCgRTxdflsWZwxCoCChBXXCzDY9HvmQgc6GfRxar
sGodppPLSL9y1JRDHsawSMdJuwzZAbg3hpoHdC1tEXFyAR3JRq01x+vEOvfsD8poYC3PM5oPJ+pg
exy1w9J/l82aUVdH6d8MHJcBrQ2ED08fS3FlSitb/lac3Twl6kMfCex79VgDvrMQiVQwJYMkh7DX
uib2+OrShQ3u+s9/0tAR+G40T9U/zG4v0Bm91CtKoAifKmq6i6F+0PqKKPm7GAJb/xiFlX49A2ob
i6WfUCxSeTE2+SOrs44LZS+eTMOjC97+CnbOHc9xYtgh2daBnu6sITdIMkawQh4Bz0CsGOn22FCi
kEnchtacy8gWOXCL2O2ipexw105D6LA2SvoE2nbaaekGpJM6nWSYF+Gm/hOGKou4FLgOmxE+utfj
otCm5Otut8FMdBD3IKMng56OcWFIENIOGTytRdCummWyffOOOOpn4S+edjUb+BLhdfK7xWc6+e2d
1IXGM4yyuUF+2dNcsRj2lZ524fm7dOpia4jbdoqaNa3CxmyA5BduEEm3SuWiuZKmy+6cSVCqpiGX
mvdNgg5Khxc7OSzvKmMmz1zxFUZCIK4Ejeh3rRAI5nVF5+AHSn7UOytSfdTilVcG2S3a4n25it0d
3NeSnQxqUe6xN7/faxX5rqOVD0alWeZlAIxX8RJ/kIppMOtEJKNXPW3uvbMDLCYi9Q59QdKGpTyz
Qe19tbujF5RpHzjJf0J9oTtQnVw2n1Le82dcnvdsMAhIfgjIo5VJc/cGGtXg9gJ4sLyRGM62pM2/
LR1gptYtPKP9znbGph7o78+rPRA4k4WYwWchHuCMBHuUNcOmVYXFyaA/gKdS8BaDt6QPgCt8ItMd
FaOv6LjlXSHkjLl0Bg8JMd9wtOQLgLD2Yv6FTjshojC1ldQxl/rFOo2vVaxWGvzm3Q2uJ8y4xNQm
3cY1rzMeu+RkIVojISlPY5B862QwFXNLC6ugmIYCS8/Am1CSjyb//5j4icWaJVTb5JmrhcGiJYt8
236NaCPAAQYAeuE9JZvySpnt+H7pKFhc8L3lkFeLRx3kOsunNAoqTMpTA0DBJePQKV5/XWNImNx1
4D9zekKd+g8mbnR9FWK3yObERpQaCyAnTjVWJ7GE/UK7CxsF85YG8akmz58ja+Dab3zL6JrX2gG0
wFpmefZLiICL0nQCqmx9ItH25J0L/2fI1em5eyRRHxz/Ga3gwUozcTFvJqoR6JFkTzzKkswM69Vb
8DmHbeJvaJEPvEMmfKY9UPmiP78kcDCl+ydmEOMYjZbjOPJekDug7RQk9hdD1V465bZYzWV3ogis
MbIs3SI+a3K8HmAOrpw4l8XrrlKN7hRBdHo4E634S+Ca6uYEErb8UAOBCob52mlR/p8GHut3i9aL
i41ly0LBwmVVEutifEJq9l/m0ev1MRyRC0nUr8UgK+0S46Hz6b/+TG7gZut8/IifupVMwarKg4hm
i9FO7z8OyqdMdMrD3YPsqFwwN3cufC1lErUlGyWFP8JtS1sjoZMiDbdEsAtEIjr9hs/joN3+Hwjy
QAVyxlQXHP9ZgHf+nc+sF/O2L6pBFZgV09/QW5iN2cHNWRFf8Ze1zh02bGNxOynowEldtwxjLize
lu0BIK+xkX0mY03VWXxZrNQ0o0XNtfodr7fvYYQonkHsM2HUJEjE1tB7LT6vsxcXiz2pl624ICJU
LN9RCN7bFq8f0tULhudunSLfEqyGCdWG04lzwS8wu3XcT+pm4SwgxCkXf6mX9xlNNZ26n6MWxwPf
JgxRNCl1HmMwabMpcE9sAgsnPzh4YlQ0XcMSbkWy9qcF8NBlIW47UosmCRgPfT2P/VW+IntjX84Y
lDThckpxzMwVoCcCvN+e/qTcUJM5oNhBsiaeTfYlglHQaHq2XYsYmb4tDCEF6ORrfkhHSzz+g4it
JvgjijSETTloVQz9JLcmtARxvpTEuyW1hrZ8DCF09xUacWGhQ9SmFsZ03rZDqwDEiWLwKrdXCHka
daFd8JZtZlLxR5mjopAQvL+XjQ7w0uq/49eUNZ7Hvd1iR+8ZZhRhyBI5wAbPr5HPXkA4Zxg+v8kl
cWb4s9lI3w7fQlmGUpSw9ubN962H3lK5uUAdSXJ1kjArnkW35dIERH+x+VGMk9xhDbDPqR5mLmXY
Bu0ZCompOVpXzMlg6KbSjxJPJHUDbZbDMQ/qbzI78/xLI9EJrjODD9ZpZ8RCxeEzEDz/L73M1Ldu
MPj5Sj+ACFB/3HVXYjMuoohr55/4u+0IEdMyqjr7iUdnGwT95fJkIWle3pF5TEFYU6AleLNsTo3x
Ly4bTlJMNXC3vi+7ne2N0b6EAX4xeNkKcrnGpiurX4E7KuOC4dOpKec0bQXgo2dj4zRxXRGg5a3n
EPokJhcFOqeXpb2YS0H26sesbt8yHUr4uwSSvNe3tEoGKdd81Jo/pMgg+0tY5S6cTdrn5jadg8lZ
E2Hgk0Eak8zGfKC3lmNv9abh8pPLnvb7fsTcke1WbLFP/eMk/7Kf25bf9kPzAgAnD2pa4aJXmC4C
Czs/9RgwHSiExW/FqHrz6ETmJHLoqskLSeENSdRS5/MDPDZ0ljyJDea+c0lhQnYzkrocaTNv8P6u
a8a0xegFOnOCyhahTAr6wHGkNbZeFNF5dssjrjHFF47kJwLhtkZtFmSwbtZnd0BC+01IveQzLo5x
Rsst0xkDfEiYVVxrU0/xOQg55kkkAtPUQdQf+lEkdU4hqZCyJZT46UzTYQWszTWSrl26gLCvp+Op
PW0XQL6sUnPxvqYJzi+wAnJ+4y3l6oSqIBXa2pG5gm1zUy79VViWuj04Ja2amaoZTPa6NKaPNyTM
wJnJc44MFE3pshyYA92YyXZbvysHhmfgpdvSMyJrOuxoMWfnpZgNtWATuvMoEk/wyFTeZbybJ9E4
Ly//gtgxhTjWXSkCWdamQeplBAWXoUGsYJC6Y4nS3RsDC1mHqLrEZNa/woZDLCjzq7QuXbAB1Yt7
7ds4g5bgg8rMAE36ZgTLtDt/G+63wnQS+TGKC0VNJsbCmZ9jX4Zyi5SiBgwwJiZdOu0lv0Q3MHth
4Wg9IysNL4O6CwCYxmqOUGLIqYALLy1NWMiZPu41VVMQYeIJTX84qfJaTvC2d2zdW7SEkja5vN+i
4fZ0XvSqOKWKace0XBAWJTwj3bHQ0nR6vsLF8lhrKNFVzeMtBizshLP0JoAcP4o6Mev8/mX2aVWU
qKueYv3hZl9HQNb2vNxTVNPACCyH6VTDAknJ9ZJl9vKyjrwRQjtW87jcFHBr/RbGiVvGOmSZ+Wkw
lvOQyvmA/XRl4LesgW/ZwvasdtvLCS2JS6toeadoazNcNvb1L3LYjgrSqiaC5T6l44XwHwv1b/Tk
krzl3DDz5vEMXeS3E6U0e9S4Uz5m34z92LnXKaN+KFtslLKDFniaV0/Yy5O9DMn5kLJKhDcB3r+I
WZ07tS+BtZFitRRM6efSIOFbatBDT019uG3NuW9I9eQw19Q1ChZmOoKjweS+3S/RgLBfIQZCreWc
ShDGF7i1CTJEFvPZUB69lG4BjK5pX3ZH5uQXPC0spYwbJHQfeMswMPNQaX34R58iuWcV52UcNV+u
QgPBpMgZqTlMUaXmiJEkA0MHRYFsRn1Ts8ALV1IEGZCaMG09SQv0ElGn02PlpeLrEmW00BERuwjJ
O/obtYLu9wSiuB4z8dgSP1LnwnMn10M+JDUWvB5HKReVsL0XuM37w5PvJK/sshFkIPTKViwIp0Pu
L+dgAnY5qh8kIa8ZOdpVV6bJv5OcGjjqvV/VrrRzM+8dxn6KAh0PozlTXhquZIavJvaJ3n0uC/sG
xuDbj5xeR30lUvZhx4myv7GYrPP7c2xX9OVcErVTme+aCcaLzodNpYc5CsE4WWwHD9h8gjKPJHWq
aOZLgmelwhpDLFhzKmmxyWqMw6EytCiqim8pbcwHvSOzpUx6BB8MbNS+HDWK2EoJ9QBdsdbWbDAs
qPLfPELnRiBkcZwVLkQRXYKSvddsf6LNh+RLJ3XoxtUA9++IclOQjwIUmT6gxe2vR16ljeOqc4wq
rbniR8bkKAFHGsq1tC9uan0TRXciyYoJfv5SVfGQJDbx+AacFEMRLD6aHu7Mp5QpTm1WhINPsERT
U+TbkILjYG1iYkyZI8PuplVe1IBi7k259whUAB2NbE5XRylD3Gtv+qFqttXxI60RlNlSsJTKsUYq
rhS0WE+Z99MaQ9Y2G+eUuvUgdLNR1vidjdyfaudTqFEOPUJG2uH+e1MdMf7rEB5mm0wPHEdZU+Zc
faEv4UMXmT+lUxMqBhv7kQZxXq2/4/j+fGYM2Xya9mXJXR3W713UMK0daprVqUJcw6DtYMc8obGV
4vd+e+BA6SV6gW/tCApESjhwzgA6Sli+gRGIB6cd5CLf+q85d8jSsyJ/IcGQGvGZbpbx6SfoSJiq
M58qEirEjphKqFcY5qif3MxGL3UfatG80rtt6oNPJas/og04RorSUbGvQjy51DuBN0uMI6F/EYK8
RNi2SmCFm5jvGnMsK7Xt1hnW+RdbQZfxYo5Ynzs28vE2ULrVdKgrNgankq/RZ2wTdpV7mabY2Eiw
ioMw/HokMwHT3bKHl7ZKYHTnq+K6wxpnGjAiKVR90bSZV85t0uXcuM2DDxuezQExAmU+l13Rp8Sv
IEK4TPo7UpHVOxC9/3U+XLyWkCe65F9AKTaRZ4ZDQTYc1dcLuDeO2habrmbYpvu6n1iSh7iThs26
0pW1A/ftUH0pTRqYFHGtPW/iE4TrMvSSLvzZIpj2fkhvUjVoiQVYOm/LKc6bYd0KRNtKAbyiGEpa
uj80vlmCi/vXlaBK7vaRXMbFQlAPhm7H5FbNaDp+R1M+Y2SM5+MBOqeKxh0g5YRIC6zklNC7qxCF
hu28sFIvM77zeWggtDn6FOI8gnJNAGVNN7nDBSIU/t3WKQKCoHMijp6cFBomcpW94i981KqczV28
ylzpQyuKc2tv8O63/Oo3nTWbNdyv2OK5lAI9pPSZP+cZ/nGqxHW0dS2VHsUYD6GLo4gEwmZ7NfWt
dm6jMXJg/I31pB0emgGXcXUMlK6xx6e3ng7UA6aMnbLZVlmg8tmkYCxwTrW4hS6RHVQLeQB6aGV7
pE0W2RUzK2XLBPWT4+xrCsVrq1QCa8ZPwHOK/M4ZmG3uWCKADRPnHR7sD768OWyx1swvnp1w/OIV
QlG2rrMvd0Ns/tsp2UkLMbgqAYVKMQ4Gl3RQMZGUraCvVVcu/gSkQGeTNyEbhFAec95lnWT4NPYH
BvlpEy8SxlAcntmKjRifWPiIngBXy+jrS8D8vtuwHVbwiAsMww5RbH3w27YWy9jZ5VbhbKmcjbmj
9AD+4+cG1gQtposRnn1C9gKQM+3J7wc5Y+VHRFenEudEl7JM7UahWiZJ5I2OUc1+cSmwvyjKVYxO
GZ4HISjLZt7NdLn6+XoV2IDI1yQbrMtxC1K7aGCN4tILgrui0MavligvlCLDrekbLpjvw9YGetC2
faLyJp7ea1WcGZc+YNGcD5a28nBqFMZcPy+6/OOnELkyI0HiO/JZDP4zKN2Utbn3aj9/AtmEYFJ8
c5H6Bec7bvjN4PblNlgV3CKu8HPRgarMCtZIvEDiRAHL7UIacnr9w5UxZO0k2PXSl9HYZEePk5Zm
XTp16LQaY+ekGSdRxuDpn9tEOKAr+feQV6iHRByiWBmiUQA5qwyQq9nSdCn/xeSOpyPeQFxh7+VX
M9iBGF6vjffIHFrfzh5Gv+slVa53h5tAhcZA19AzhAzqX4XLdawaiYoExJ53GRMDkTJB24D0/EUF
hFf6tYO7Z3+AY5iK22D0/3VvNQ1x6wUQo4aD+Xi7r3DKU4CSgEY4sHNUxat5NgevildhZseyPGfJ
Neq6q0xY2eNlBRWoRSE/L1XO8iMxxXB4onQJOnXMKSKa7xYVgrvSlSyybpIPAQAkWiqhYSpWE5ri
tb/lSjyeng2Vj2tRuk6klSmzlIvfcmsF2fSVnZ5Nbl2GMMHz4zQYx1QNo15EQPYvQbVTni6MvQxv
AXyutFWlqy9FDWEkSse+1qifku2CvWTFAzVhrgsX2OuBALsGGLqwbWO4xiYioFy8hNCx7XOPxBTL
/uYGuO2btgbFsl79FXPBZiPexQFdZ4eiZx88ey0LUO8wbcEMStrhb6zX8Ewi6b1hH2HH0rGsDhsZ
AT/sTXQHe+RcBJyck5m8TdBTsxFK5CIQh4GBVP1Tqk9vRwkl7kdocoFtIWpa/YekQWiNuQd6BQzZ
tHT/xPY5i2cvbh3FAngMX0CIqTcjYBBPdtv2Za5f2CoT1wGGRv+POQrhMlGAVlgUw8lReVlSJiZa
N2Ho4ljLZyjRgK5Dyh60XJ70ctaOuSh3HPLRjgpJEwdNAZUrqPWVsDp96KZ28M5Cgnd82FCkCyCR
AT4Z4ZNBGwRLxRdM/Z9tn1ctInRjiKmrC00jEsSnjhkXo2NaeuosyI9LFBRbGb9Q9kygAn5u6Oqk
NttvNMwFeIhfvos+5rGH3rSOaJoZVDu7G92KgUTS6K9aoCoJ2vm0PFyS9ohhkmqWEAmHE3DRY3eR
aN5v6PPzh7RaDi3CnRXgaAwbDgDUeijyZhuaeyRw7RxOJD7SJHAgfhBqglL4FF5Ab4jFePz/6ZOZ
dIRhscs9/3Dw/biTD6eOgdTCwP9bJ/hljipUnsPSi+d9rbxLUfpYmRI/fq9xSWdMiLB29DIuDf8q
hgiD8CXBB5unAPw7UegCnaSZiSFmPRp4jDIL37vOE7+gGRg/6ZJpClr7MEQbeWFErJ6IBpOFhWSh
fFd2YWNIzomL+uOsXkNBNh4ujG6yty4Da9cNt9AEf5wST7qfa5vWzDtUMLeeL+pNpDgR4p73UP83
gPKPKLtr3c3rsH3/qXDjOuGbCrvpvP+VAOVezrdjDcEksMMQFp10U4frI64avA4MCqgouJn4WAui
pAyizXatvhQP1aoWTAL5ecfq0SiBq9RY78z6eZgvC3T5CPD+dTNzFyKoh6xipzqJQUZ5mkmTCsdx
5aESQVVv4/CnRUKzDXp1Pxj7eP1fFhUntrOh3GAF4cSpUpVdifQY0wBp26zU+IBEuMqNoJj0LoJo
Kf83neq4upizX0h3rqhU9M0LQR1m08E9XpEQUQuSAAZAeSaTM6DjcL1n2QTl0sbUGvz4jtRBIBd5
8JjH5xTM4R8OOr0F1FIC7psgqRhyxXC4Ugb64LLW5Xbf2tpkkr+p2ZaW5ccFYNJ3//d0f1fe5n1M
nn3OoRZI2UUITA2A3NfO5tdHCN/O84iNB+pqo0F7M2qEua4hVXOK1uBmTm+Y/SLCuV4CkcdIyAcw
uUGkzhE8mULR/tFgh/MD7l/CahOgs2r2awloWRiMr5p2duLwX0NVtVbVZMcX78Fng8AVLemB2+2+
NUyVrl4IecY5b5voNdedi2RSpx4TIvITpmYkFqUdasrEUnaQqsXCTaHQFHfshqS3Gy59pW8ShuVj
Ub6VijzGTlD/08RDLe2YhLF4Pzn83v994o4nJIMLFCs6D62db646z4O1CEOLMI8ysklALpPI2WTS
fprpFWh0TGQB11xoK3WNXuRZAC6HhiApFn2pf/+PTHn71rWPIpXJttziTJsL+YnIawoSRm2Y/f8E
Z/pWf3NAvVP68jGSqxfouMz5eXtkt4TsYXuxoKYB7KJPlKlY5GxYGdjsydDsFz+7urZ8PdAk3Gq0
rPgSaDTtmO+s9b0fjaUlaVEpwxP9PYmgRFqlTXW3gVlZ8IwbebA5DE8WCSS1vB9o3ixBZcmoYq4t
dtHci1JExc8OwOKPdKAmnDwRYbJBAWaTjmMv5YwGmTEru4z2h9S7ZPWQtufyl/wAMIgPNBQyDaJM
NomvAubChyzFG3wOVOLE/hG7aFe2LfJT9zwGQ2uaRXpThdxv3tJpwDBYsvx+XJN34ySAGFt1hW0V
/H8z5s90AJA/RRkHXULFpk5SoKh7hR+hB69Nr76gdPDAaaE9nfGdwI1ntUc10j8flPRGAu529RuW
ipuhYTj/kTlMBRn1DooiwKtOGOWaWJABht1t0SkWDfCvR50OuT+bQbiMs6DVYzhasyBpSXiRDfC6
3p4685Vada3moYgMUMWPc5EvGnppZ9yTfp6tL5jL4KDD/iJAE/jpOviy0sYBEwk36WqZnx/kuhow
LlZAJ4fJ25Ccw1QgcKp5DjPb3LV0hZJTqE4KcxsZOZHbRnx/AI7q6HMFSPW9MmH+Px43aGHOacCW
IE2/BI0VKzUb+UbZyl6eO0vfuNoE7WeYQElukXetuN1nNI3vj63/npxv58ovTH8PiFoeagowUq/k
qtNhb0PogKl6dRdUuLFs9MtXkFZdbuVhv/gn6uv59mSs1atl3/VGavxaKB4lyeOV2Dn70iJfjwxQ
ImZBC7B8pgY8S06JnTAq5XzUdq3krIeLxPTdWlF/xesjdVCQPJ1w7O0d5+hxKQbf8MuOa7oIUvQS
UeByKbbp+TbybgsNJdiox5y1X3WH4pTnOD8Q41LUgDmPlXtMN5bB4FkKyMBuUj5pN/O1lQmhWtiu
/tv/QUbOKQp98DV05ZrkGK9FnMxShKnApyj2/u7fPe18WcJHYmX6YCIqL6i/rHJcGV/SAvD5hRQB
H3fESXx5QUEvWEuKo2AT+uDChjBKac/Ut9AAb1aEoGxnbGvHyLW8bm2Qn2bhbZZHFtvj48QMDlQC
WA4fpQzChotdRuHbWL/KLDYMQWSh/Z2mXikvm737FfxrGx0JeA74gmkce0WQ3IrPx85Tvi40ozss
LqT5WB4HIc1KNx+BODwxVqdVptQTMEQ/nXfyUdod5sxyU8hwuun2htDtkK+XlTvyXu5ynQh4izER
+vAC2n3bsgDA18u4iy+kXLFqVH0Jjw9h8vliXXpDY224U+P0FEowhnPX2AD9AVNIEfslx8PeEhmk
MzzkbFOQ4YBOPiQgQtbD1F76TivVp7dIDR6Mmc9U5JbJ10nIharM4MzxhrXfa/orKGXLl8nFMkbX
E493FbBC7KzqhjGep8CxZAOUjhWOXez7gmgzsOhOqNu0rf+yIt3yfdvqu30PUHUVldxVlJSsjnYX
1HOdyvx0OKEyKmPWuIFumhAB6vQHYlLJLMNOlYq2mgOd0098kKzTIRogmKn6YHckEdGFqjOs516c
0QWpnThgEjQNHINoYJ/BaWkkTxVqj+d0jDaoqgnn1/zLXoqPFr7/dQyhKg5jRqsOcSuindlLl7nD
ox+cv9+cQATTm14Yaj0AcKXMthB8cRavTKWI9s7lFpxcZErhP1C5INQndh7BKLPdDUBf+hLEReF1
gHBXyNilGZ5Dyi8ZaNDcuwa58+QUs2zfWS0VmhtWpOCdh6dtgQdH8oZeDgJpWZumYftfcZprESRs
LHKn9owceUEsYiXR4C7eOhOFZaTzNWTd/+kzwK0vzI8BNxj56/72tDTgzJpsyBPpqbsAXHPtSTLf
q5QFW947VOLpBFs7ic5IAwfdXrCJShDFY4WE4vVDb6HEfO7lY+fond7SV5gUvN+ksIowOQg5S9h9
l/fF5E8Xe4OpikCRZqyGDmXyEwV6q7jmghJenVX1qeMbEyYCy3GJWS863wMv0Xld1KC54VZ3JMyV
pAOXUOrGNtXShZ+QyE9uCJT7J6o9qisTGjPqm8KqEBIXhrtHeQZW4phi+Vt6uHssu46bE0CfFz5z
33YcQXR/fYuBQrHKcPGINQIS2OJgNH+Xu3W04Ez4l8GVExiQVuPUPC0sHHOz5ielQZQEKN5ym/dq
c4JcbAbOt2gQwaTa5dej2B6fkWnfgdGRNCv9frb2ZPGmmC9812+ZHNutJ6NozTVO4nZicdjYsh2t
f58jLPGvOHPkz8Kgp4Ja01BnDlyfgGoHpW6VGtfY/taVWSy7QZ2QBoA8tOAEizRZTViVTBI/EP5/
h3Y+jqpWRgJAEbm183CCSvjcxmo9EiYgayyQE8b1QZmVKKcSGc+5WZQixSbrk1V0wU/TLAD82cny
usvl0iU53C2wgbW0DZuO1zpo9Ox0s/OZkfA3XyzSJqN10YIYj/G2dX9Te+0xcSBjX4eJ01rE4Lf8
f8v9Zf6tR9daOY+iCqVnSESCK3aiKF1/cSkyoka1zkFaFpq1YzbNjm6FNNOo/3NT5wkv8JnQ2/4G
YwTmXaEw8u26lDtXQln5j2EiMpD+lfa5ft/9mV8dQSafVhuwKZlB5SjL93hCxlXnB5hxvExaGd/P
EZLV8pp16yIIB7IgIqKZze1IDJChEBgJxglYT7HCiBYYs7zHXRGj6ijIMIX9Z+0SxyMiX/XpWeFV
gYGk9tNbQtXt7EVEnIGqgHo0efPFWf98n4Eqm2P3bKYBor5eVBYwpsZcJxCsBjWu0pjXsu+PVy+w
SH29X6HEmUKwOeGrek0n9wGa2DPR3pwYooiIoKcKT8N3iuorDQf8TOpxPaYNj5Wl7ymGxpkzAGSv
jNvj+mFHgDhvnwBK80ygoYSRht85eHY68W+UOv5iXpZapiqXFbEK8f7zPT/duO6aHMlvDAb7I5oP
oHgC1I/46q2zmesNYo8wH/VnL2mdrW1bHmFnp1VXNM38l1rs1r++VAgwsjz4GzlxdCnuUCW71J3X
1FsQzC4URfbgTnYSTJodPORl4eZq+MdRHQ/imYLTsVW2i6LbzLC5yEq8Z/xPFCcfKdhpaW2b1tdU
oE3Gz86l9BaoyBZ3VcgILNUHaPJ8Te7ZNYUyCT+vnKM83twvwyco1y4tlKOKIzacOr8Ql2gmWg0B
vpLOdr3wYWAaxF1LwBZ/yU7cUKg/yL8WtCTRYC8RrcLmhf+2lS75K5n/x4hs/L+ST3ESo4VAV70z
Mx6CgVFe1f13lR+1hEb//aWtZyQogm4kLnG5IwHyhkgbt6/CuX72eiPNgPiX34dQUUsgDecC8oOx
Ww26/tHLczSGSPB3DM+GhQONkX7KZKk6UiSD5403fb/N315ZFqVmr3/+fxVOvjE8eTNIWXzJGpgi
D16GTUohqEuwkOBGsXC6OFQlxIWMi9iC5pl+JScVJvV0ezN2q3kRhloYCDytvzDSoqDoMsqtk37/
wgXKs8WGpgYDXBfTLdzWl9VUKsXMUZ7SGP08j/1nhnCGtZDir5GbBC6vhojFTr0Q1Fn4yz77nmNU
NOzHAgilNyinHPzLsUNEv4uHCVWS2n2c5gxyDCOA/WHOX/AuKCssplyBVNUVuO6cLzfogeuj3M7C
2s4y/DrO5KVQntaDxPtV8QEgyBL42o0hi6PSmRtt0uZgrVfH2oJxF7Ehh2iymzwA46ElFk01EejX
zyOrntLTJ1pjZUDPYaztKbCwkt+1nfTaxP/k1XTVP3+OLdt07SM3h84XNnpoaIbTHtwq/9jL7Cir
UOdTIrlhNwkkLC0d4Ot7JyjFNhuxBg9+2J8sO6J5bHNQbzYKoCXQbKWaqJPCammBGDX8HSkmLjC2
YctIuGaMt2K3LXCfMDb10+WGkHpUD5LElGhxZH0dTUPCwat7ocCaptOfbhPYqpQcIGl6cglk69Ag
Rxlr3ylj/+30fUuW8cBzCE8JIlVa9e9xyyxGCMvhBIc2XtIN9s2/2xPp+79jRW3Mw5EeKpM42LcL
uq5YpBCT73au2YoAcYBvi+Bl2PTfW1QGFfZI/Qr+pyxCpqT613HzjtuSsvrJvHrFVha2WhhAmGqt
v/9Zwu/obaMf6oYl3tCi2vTWgm/fB0/N8J9Gm5lY0bQazsP0FrkmhKaKCeQma/bNVHA/mKDWJx2W
1MXhaOIbPVy+OofZB4znwPzPyleEDCsRkbroPM7XMaeQcDruSGQVXfW90taYwjEUJgrBx6LHcSLh
VCZVmMxNEI2hX1B8VRqM8ju8a5/MGr7vAvb+o/VXEYvSHzpmO1gRgJsFqHDLL0biIfJKoLjDePgc
1FPRw+u+PZcsnJrzGFCI5xYlps+MAwjJczt6gp9eSuElhmXp3W2iThAEIzo5Eck+l8vmK62oEt3n
uSp00HC/ZQh9Qx6R7BZkHmo3xXKDRDzoMMcijWlTyjup4/R6OkgENRQqwywRs9cr8UOPEIjwCAfx
qTtUnhbC3wrsMiSNrBV3aNPzLD8tkLYkDcLfZBOFyrta2nwrpTrNTTT3S0WuTlli4xpC6xTZRUIY
WVd0cUwPSdeJWDwwkh6CelR8M9ez3LrTqP3FCiiG5r3Ix4F4SMCkBOD0NjgyIt+gR41zoKj6P6su
28Yv4n9mFM587HUyYLflOwuz5p0HQRFzmT8m8nqy4yqQ0ohYjZm4wzlybCYgTEvCHehzZaz8W6Yi
citIzpnM05UxbFpKSt+Ly64PuJhHMiydJSkNMpHHzVmL4nTh80DSS5iYDbWZ3UbjO1o75/UXVM2Z
blbU32yJy0zB7rVF0KaNkkBkN7+ADayfC5Q1Ro1foC8A6GlscBYHV4krzB3rMkXxEsaEYJdcdg2j
9zURjBfYN8SajYQzI+r9/MQgxzf12EAsRvQJAJGd1z0vA3/14Ccfd6AaRImQqDMh64A2z3PF1Kx/
4pm3FR6rToDMqKpa+QtfviagNOd6DFKxa7nsbpvy+J8cOf4n3D6fDQ4lBaWpwafb4wqD6jiwROoW
L60ZKnJm/k2wW+XsKZBiUCSgqMgN5S4aKyC3bP2QC5n9dDIKsM3sNs3a4XIm9SwcchU4HfcLJecV
7vHpkXEn5eRhpVahLTxclzAGSG3Sr+X2XBye3p0LP+2vXYXHTsko221jdTpKHYMtb/wplfEQB+Aj
ZnW2OGhmYvcv7aAwSFZb5D7OgObezdXBtYK48oTXWmSq+Oi8UJ0fMlofinsmn1BDh6d8QnR39FWd
tqc1wtT0SoSDqRuh66slEbGFHjBjQTql/R1BQNMzQ9VPW7Te880EjshsqEi+GRA8hg1B+PWSY5Zs
A2QR1EFWF2uQRs0k4wSI1xFcqyoB6hmhoFPnfJDRdmV/HuPw8UbzqxEr3xixnukqRya3SrmEuV+n
GGJXZtFzIfVAtTFUdCEM1sgbHgAVOlVyGBOP4eX44rV2rvi8fDWs2Nl5koKBryVVj2H4QlaOgysH
kNKAQ/TH8fC1fQzssI2bawF0EekUQJMkwkItujfd3TQ1f7pMQCl1El1dq3GK5BrwiI34E+imBWQP
5TuXg1WILYZpZS9O6LFM/Tl6wAU8Pq6cgEEo3JPfE6hiUdrgu1BI4jNHYbprSQatuKIbxZIIxYET
nRFI8taIb2dzxxkGaNXB78MJ+uZlbWb+1hy+SxZiI6PkT2geqmLvAkVdn2k1346Hzmx3c1mYwKgR
VCSF9bnJ36r6t6DPsuZY27ZYvspt2ICuAKFT5zCCfEH00LLbCkza9ratUIhltE1pkwrwUM1XabPs
3v6+LlDFLFBr636lNODBJJ2R9uwl3G3d/0QdFdM7LOntaurYHf0yJ8/MHi8PJ8xe/PIzxKltQgOy
r7AxvSfMtJ1mzqyIkWuh5bwG/oKaIIkVLL7hMGaSu7N4CqFQnYFgdVURlQ3HSn5HzNSYh6jILBN+
kZRTm/VpV6E4eaFw8yAPsCjfvwE8f/zF+rqYXZPd/pYwJwDdWowuO1M/FI+5L8J09UWORhmPT3wo
QkLA8sdJoA21k7/UySS6Vf3zDQ3A5YiVOlR0cJH7XbGCX+qy58AiUn5593tKfXnn5MmnSZSHGO92
Z0pNltOWSHe2gUhEtFBgHqOaLG9JVPsmm5FY7ZJPiU3muD+qoluotjWRqbTTDoeOR6bJEYhPfpBt
70Ow/aEi7bIoZ/DsWfa7HCMJ91p95A4uR0Ty5giNwtOywvGnMERtLkRkbcb9o8W4bXNbBd1AANNw
ZaWFeqdsA2NohFiL3h7ySNBWDd2n5AD3zNnRZwdMSkuvorkv1W2mbUsmXHQlyqrd9nzOQqloTvnv
RUCEes5o/MNdO9dFBvSIV5PEQng3w8lpw0AxIitdcvICx8tZ3zWEbZ7mnBMja7gpbeLP/T0xFq8s
Qy3fbWDHE/wd5TUzVUeeZXN+DJynCQT1PHR0OJ24PAjf1oQPVw65QCSyvgJIew9YFQPMal0F+kuh
/M8k8KUbTtuhc6u5xeBM8FNDfRZ52KPWFpoqFcnjuPqC5QfBVfQmEkQELdui6/TDkJ3wL7EDYUMd
e/Gx5TgRvlJki7bIuZuJyZD83n0fT3XKjq3KUCOqwJeW+PYabnGvBPynXCjCBSBLsiSJ+adRkslp
y/NZmIs=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
JkLodpPEz0ef/iEBORXLj763LWD8Nq+DSnW97kkEHLWBYUnO4HWaI8spF6AEKrzgQDUYydM3lsVa
kGsD8ouIkxuNS1k7PUpuuhhOWIYXd8osECnb0tYNDsDc7oBQSpThmiZ2w7Xmm67nRics2IXv2wq/
79U7DTlsPgWob8l9r4mUUKJaT/X/mbXcNMrdoSarVZLWbJ93pZZQcCEzuA/7v/DLACLM4OZRO6Pl
GCJuV0LE81qEKMJl5ByLKwTrX0hpa2QK7FDKZptSRLV4YuxBBRzn062ByfpLiDbVw+posOAQbrbj
bZwmdKZlZzlhFewTEgxPbW1FalYtxmJWehDLDA==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
WJ6eT0bF1Xw7IQ6B+z9fUkZDWLDmUk4TwwrUs8uD0/KW3RatJkzrCF8tvsaJFzMmLUb+eUX3Nvaa
8nBHOPGVELol3s8xWJeOHm5JzjGBuqO46I59+4Jfvjm52Dn3WQo/SHWAKHL3DAnsO8DT+YX3Off4
LcmnB5yU05cVoFPmzL3dc1bZSuX/YM/owGQRxTc/OPVHtbCCA0KCI9izMp/SRuV2mwpn4fQkIurH
AvRfDrc1pbVbWrIhL9ZzQV9WaHDzyWG6dkrzKwM+Tu8Wkv0vU3B8PWgyKCCsWrT8t8/grbIxTyCG
ouckf7suJqFPHnl6LUKNDttLSidMXR3Uvq90bA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 8592)
`pragma protect data_block
zk+bkoeziv3ZrFMfyp+sRaVsDHXFKSQtMkmgP7Ujya5b3r9sZVxx8olEwr1NouwMirbKIUZEv0XN
taxm0ucMYnfjxsPTazYuLY3HhdJWkHejM5CAxR/DV+zlQPAHfsYoypXK0UbuEORHqXNe0kb99PDA
m4JtcerzyV/zEw5QreSMwzRWvJ2Fb8RM3CCYeIVcwkHG2CuAoHJoiHHxpLro+D778bY/kvijGseb
yVnxeFj6X5+D+SdDpzSqOjAxaD7E9r5gnQ8453uRtPB2M7XKmCnjwKWDuwuYX+pLTN3iYKhpXqlr
3qh9MUq05cDC/ukv/ONbfAYCn930J1YwUX8sS5Nve4+XqNo66CqAbXtOsCKKN+dIk5tRItciaKn+
QUWBxRN7z1PzQ9MYsMZw4RjJKnxVrZ0v1QDz9+w+hpt5nQEec6BETpe22GyGw5GoeKf5mJd5zZLW
SDApBwvh+m084eg4evh6mwIk3yhaEjFXz3JEHvL0JI6BFkjlYMtdiVFIpoykzVc8MAEqGws0+6S2
uZuwkzpUT3cdHIbFyTQrCMA+1AGV7DZjJ06tmV7OyQKudL71XgYLoLV6CEmncdDA+bTEz6L1ocJa
4cMSoFkXv9aGt/p/uXzTfWxnvH2k2kvDdfRTcTRAbA/+qhGuxrvLNWmTkhppt81/XGLcfapO+1r7
fA+b5HkrS1vGpzhLuYpEQOud5DkZVXxqGCOSAGcdgROVJ0+m/os3dhhY1JGWKP9R4V19Jf+uFAoN
3lEeB2FkeF9I22BllBzTyYba8xsN7ozQvdEHilqtntyqdxevvZDFccbFkk9sj+fiiFsgGFW2PcdO
p5ji39fI3yE3YZGyHc4AIg6eQb7SW7FkIThlmD66qow8mQ6JOg98i1mDCOX89sPWGzS9As3xSDtK
4Qp+XlODuwULHwB+vsgj8UyIIlaqgmay5tcH+At3LQtJE+PRxjXpGNhzX7DViKNnYKU6HTepQPkK
pLLTSyq1rjZPT7whFK3PhvQ6be+CtNKvYiBbCGjPU5yUsYKdd7MAXRhs6s9szInQbdIG/O02lalN
xQFwqLG44zFsN/W9mxLjYCpLITbkQP/YDkK5IO0d7+yfx8jwVZsR5msd/txa9Le6bHx1qtFAwvN3
atdWxi9ZhR3uuWzcvUsHIcGSGmoSSag1KmoL6fy/gSnRshlE5cZfyukt1yzrjaS/p/oL1Yh1sR78
26BmYs5VIhAZARgSn2YTUG8znSwnWbm3zyR+mnUYwmAmbesG5wS1CagwqiZXB0dV2x3kc4Sv5k1z
elqrMlbhY33ot5mMZdCU4Eo64LdjxOCfz+alVJx6zTGktysEkEfXLiSiwAQE4NHsFPt54RRGMiGs
PZlf4kq3uTV3rI8nfiCpw48lLmY7WXAnyw81I9tAxArAybmHjcVFlfS46DqtN+tyIvV6YtGlh4oM
0xo3zyApk4FyP33lfWWaTpXCO+tPOXqNyY4GzJiGJ48Xy16wK8gWIHeoNYIzd0RU4laPNe+AsLlJ
BnLYKXIvJtOnUX2G5byotuXnH4ziJw5Eh1L8Zv36e1pNjQ1UjdO61LYkSulj0b7q4G0OjgTljczC
tXhYS0cD+KJGbvXMUr1yFsiU78AT/fpfih0i1fYFSiNGzP68p00UTueuMsgmeTXCUcyxOJl+d/nJ
ADyqdMKXaONxAKn2jk+5QfO8XquVZka43RUkqiNvS8lv9fhaLJLGq6eu0xBLb5LpmvpmYIX6yQAT
YSgKut7aFdyr9H/kwFoJbKZPl/jeKb5wt1zNoNl6+s1tyyI2DGNcKo92pUOdCE7sVX7GXFdY7KLU
yrtljxZk/9q4zGJOqPJG1yy/RphGAiK4oQLMMXiyiQnMseHXZ8gHwQmf4J0so526/K8Yr3r9aaeK
EpK6ArgrY5NtWfGBKn+Ti3a5vphTB04wAV41whOjOCDSxn5GlIUTOMScMK2c3V4GSJ9DwsNv3wvs
V1K4UDQ9XN84151vi5ptmD88e3m2I5Jfw2lzMGQPqhOP0CqT82OviSjkKGWUoOl1dbuJGaDCIHvs
Lh4iGGkivmEyQcFL5u4sGzr3EJxFKpNHKpF18VGdeWEBneh89qTGFdkR+f23I/70yeYyJVTURrBB
Xm+NYhHQ4r/zlUV+jJeANAkyiBvonlhnEgTG4HxD5erfYKXp3RuABHhfzBtAWfPIGJdhbzvLHBWS
ILeiEwjswFueLTdbCzOXEFWmCAWlo2tqKyAM9lENF7KrWArdO/lgXnZ2suAMEy2Tdw02tlJg2E2I
W5q+hyCgDqynvnyUy6cmGSQa7dPJl+p0736bCOv6HXD1Rz5l4d+WgeckhLmiBRvAeTmRppIwm7b8
Diw+u5kvbSTuJ+IsU4mbd9OSeNR7vcBq9AfxPpEogeYh3rdT4eBq6fKphJ27k3LMjohNJiplcvZe
G+/MacITnWe5ScweH/fUw7IdlrKNZxrXd+PD9RjvXPZFFcbV2Z13FKqSPbLMfb3DcwruG3ykaNvn
nBqB6+OJmkMDxoUM/AtM6aZhc4MeVHIvoqQ9eKKSup2gxsDWReqxj9nykx0R+KxuoZhLxCMnD8Po
5N1h1oXU8aop3LiIEkAWICOzy5FWkxWwLFTh7RSosoh0HqDbVD+W8gG20HZnEKnThsAo1yqH4M+w
lbOLmHa6gHZpp2xzgUsz+JzKw2/Q98KYCVDoOYRaILX3yKs3e34kAdFs8NEmQNsJbwDxogzUy7X5
K9DdtpjxNQLitzByDgii2R3y4Oe7DI9QhGvug9nuWO96hrQnODBFXv1ySox7LGsotVaKOn4qOO5y
mVbwc1pIqjid2N63hlDpb7JO7E5dqcI9P/hMEvXddv2yeo9ZKTIEp0xYFY3ChIOHbqMfJPd7Hhk5
Sm/hCXmzB9kfKeFcynOPT564nftXfRjuTi5kL/6maBixf6A9XGMnmUcXIj3rz7BcBm+dRuNm88e0
r9PWLpWhEHn0+pJiGy44rToZovpJE+nNEM+t8wwG/Eay8ej5neVvRYZoiAJURNK8YVcoU9jQX5XF
dvEbId3zKIUY7gFVO1nuMZKvQ+S7e9YjuuDMnglTxI2Wjd9eTNKMKGIbuYDvhNcb+oEDKvmk4CPN
b11s/87oPXzamv7aPB5JhcwPOxuKaRs2Ocd64t43MzOyJJOH76rloInIeHTRLAPI3HBj7+gschYJ
73YOTth2Hr1n10iTPnZhBuH3cIpMxSQyGl5SQs6UIre00mhjcoQZvIX9+GF9uVwDq3hAUDF06ahp
g+94/AHoftPqgXB4XzRZRfwuRn1D9uIipl7aO4q306FHZP3EnOA317WqLqeA9X0nUIdWqQTz6WzN
3wTuWfyK0atODVJ+4QZ8Vw8YC09/7zwtZriLplHmiM/zey/ml/pikJ3G3l4bOUskj3m+nSwJ2c3R
BXgtnIjJUVuQvHW/qxIhtcL0h78qrGRJMea8/F9gPB4NInv5wh+vb5xpvs5htYhExxZ4zNsqwhMT
nyRwH8NYlWnUtPZj1uegJVsIHq4TtKQtxSkug/WT8S+OM5Rvsu/mDJRys0eb4voL3hVUiMB3EzNd
8iGqizd7Hi947FSE6juffQGL0KnmszyUlAkCVozBErvdzr99xZARSL4vyz5fY3ONodlnBTpqkJ66
ka8qiZ735gXVN7Dw9fE0BzF+uxWbGTEoxd44V7zwf+6dzY3HVhnsTJKaP+kx9kovLa1NlRx0WUkC
R5MzeoJcKvyn2RqCfMPKOfrwVKFjHQorkvkRA0W+ePejt3ta+JpyjlAk4JVrSVaemI6jkZOLtdyC
y5rm+Uo2l1qZZYP7jS6b0d/CRb0vfaNkULjYTvWdf1eN9A410Pl9blIID8ejd5t+laKMepBFzj0Q
69g59lptJYN1rbc+Pxz6xrWsvURT1Y5YhjKA64l4YGYyV7qwg1n2BltyD1o2QP/r7Mo7eFdwXu5R
kE60iiOmqejhU9I4AysuDOteGPoK9AD4b+R77zK3N5EoJOLAP/qT7e7UzQhbLBIVLwg2zEb+95NH
u30pr30+ABp1HBq1o3ryKasDxPzS/W6dUyBSDBwRvnECug4lQ9vpQgdpVfV/oYcIqJkAbQj8pHDa
fm1L0a9isfPLIn7zd0qTHuT/ThMSFefZsDQTgDms6RomA/sZ4nKsWobQwCFUDBlsRtoVs0Tf9OGl
vfpcigPK7fAogV492L5v3dlVFyQBMoqk8tlRejT3TDEp63togjz1JQwSezXLIL/b8P8zU6aE2nQ9
XVXTTB7KX8Q29X36TqvkbRjc9OII8Ue6M7W44o0DOXg3b97/+rQJEIzwxsSO7u6bYspqSHUGbki6
yAElmAgxeHCMXZF//o5KwkP5oU8IuE00vwdKcw7LZbwmZ6tcG7PHPGXcLnyi69vu0YJf5vUP9Ebt
jsjOSODQ9Im5MS9Svj6Vi+YOvRLCTrYnLjB67s2VH1Nj7iZKq2P72DyBnqo2zzRG656fjDoUrKhx
wj5su1gOmWw0Lrc+yruOmkSkqWjQ4s2XPIAS626XCB2WPloglr4l4zYt4odHBHKakkup90I+833W
ey/3GexsQ1RfAtegwAEBzF4STffu8mrY/0DUvWFjpI7VjeBFpDs83V43lDr6eg6M+4q+a1lqejC/
ocZa2Qf4q17698pfC3MOx8bdxP8yIvIf2OXZLFgI2e5ghPT+Jq396/jfqKJWJf1UPJOM9xMoeyxb
pI+PF7EIlyL3/x7O+ibvRJcMVwGYZk5kRTbXpImioYau3hDdOYOGVXmrIgteMk0rY5JfiY3vBeLs
xIdFkykE62Ai6AX6IvTOWR55//78/S0hFjGIpGRG/ZXdWsEeq/wpLB1kOS/2/HeEDVyml5pttCnk
g1jU8pSB3LZPPvRXPY83gcSZHl0egMLJk8gIoDwzfEU4H0hGk2hJePDfVpX/gouLTeVoDJaAWp2Y
FSmbp4eqL4tOlvSx18scsrdvkaUojAKioWIQRtWWtVasvNQ8V+t1BerZsqrwijw4CCTSt8GqvX0t
qJsFXW0Tok/KPRH+cPYANojgcPwQe7sp6nypL5Y9b5I0Gc+NiKBABtbgF+2wrro+KWNZ2RQF82kA
tdhTStjDixodm3/LN/Fqyt+bStLlFxPzgQEgqGx6OXAYcQk6a0BGFiKKJqWHcA1afnoCQgWKuCJ8
EpgIk9qXRg5KMlzrzNzmWlY3N2hpCI8uoDV9dmVOtagj5Jeo6JNghsRhUbii6J6QnkJw+PbeaGfI
pa9ec5pxVZveo95tHDjZap1OkVnfH3NrCbNHlv260tLElCi2eEDJICHieku7Q3OPMVBx8zdE/yZv
vVj28QFRhhPemEPM+ZavKF7G52NzQ9c/ag88ujVt5CSC+8ETZeV8tHAKL9yNMP5UkLFgxGh2p3a4
Ikx8iPzz8yE6PdTVUbIghzaknzZiDVyc8sHj6uT302tHMeMRiPt1WM7vfoWIDv0HglfuQDJilEQ2
sVD2oSiCPx7uRpDvuK0O7/EW6t3EaSxtWUez4qlbrY5L4IiGQzxHRw8X3HGh+ZzAYyDyHhS4KFxe
cwix411RULeS5gljpiBUJNUuy84RyyoSwwPtbYDI6Tb/r2+v9iNTnGf18V7LEcUSEdWVHKfSDMOA
KntS0h1wxnTKiWHIWYtdQsgL/NtA4H6vZkrVjbIxuLoWybh0FGOrjLNHgcOVNpcPvDEeYFoAQrd8
mEO/OJsYsw5tCmHRxIZkt5VP9UJ8LRPi5HHR7bFT/Pkg9MUTyLHbY2XNQegz9ptDzm7Oq/AvLEjt
WsTrIgpgwGRVruz8sDS8J3HMDyxj77dYSnyo78dEEsY6PQfpzS1VTApwwFE55UmRspB7XLP3zbqo
xMFw+IPsW3KyshtI/ViinbGzJ0ttbbmra0lkK095NBdUHn2HO8+SwjpKWhUcqeUaSC6EOtoYqn/g
wkpV16PorwMAXd5Ay754RFFNZtZJiFfhYKc1YCIBnk9NiAd9sETdU11c+/ZB1f3spMHeJD60+u2b
1WHIUzC1dLDO5LTcAlwgwzPC5H/CDJ2/Sy9YQ8lbu7e1Kt2WPxeZkF8u166PoEXajN4RqMMnIhEP
XRyso/DNumIGNSPNO0pPiF5gaMYtXt6pilUrTKrqxHh2y9HM5L8pfj4v0490AM5WupMvDpyhvVd0
9bSfHOLYfKErPm2Nn0tROxLHXxqQxUKVYjUhkbhC9jZ76TFfM3kvTdI3Ye98TRfSj3Wj+7ZkBexK
YfvssBwasufkC0JySzyW0s+v5F0NhNrQ8RXawCtBEjkA/MXvPblYh4rfPv4rhQrazzNK5q1nyxFW
2GEUrt+NwRwnPQSKqldhGgnwcLeh2y+7wQXabq9bBoo0b1cewsTq3mlxA8QD7Lhg6gPa9SQHFc0S
FZ7y0M3By6janTkpDYkalvTUCgz+i9FgB6+EmSobIMTwa0j/1KthWHvErUlfFvKiuL+I3QAc+t2m
Q33yX2ePI4jk+2QztjQkX9orCBB8sKz55s9AqJCw6cOb9qr7wqr25FP5VndbhLbJsHlq7K8cNPEI
RuWjiA6GtIz/qQWqIyJYal5UARItjB3MIzIjeetlj5JiPeA3dq27+DJvdsSM7TsLr9VhuX60PCuC
WHSb2eJqEcX+JwNaYJbXTa6n+AAOMh1f5od+MSIrKuJ1vz0VNRDhx7MnpZyV3eyVw0r9BRPGbrZ5
L6S883VK/KJxxvv5R9u1icMMokSUmjPBJcResJAvifD8IOXu6hDaZGMHCOReDUFAQ+UIdJGrg+lq
FdwdFRAq19i7SqiMQi2+nEN0riGqTd3z2lN0P4OnzQxWF5MI7PKhDAPogyDmgIlKT4O6wptKr+Zn
+4a4OR5e2tSyokYFUOMWGIZiaJoL3Xbx6xE9VFugimG9WqtNJAVKUo5DBehl5xaOrNbc2KhUg6UB
FoSW7Ziv5tytBNl1gfeHj57P00T2oBlN3vT9/nuYJeO8YLRJOMnGKmz2WRtNGupVYIysiKxyZu1j
JZnlZxQG8PP7azFvrcWquivmd6jNqBn5uebH3A2VCajF9GtR1a5TIV1pGRqYZ8fzTMKBzlHx3Ea0
U3mBS0hAEWFcDjpAVnrxzrPVGsPjh0iKU0lhrdacMh4XRvA1LYWysk2SXTkoJ8FqeZ1Dm9rmhUsL
n7FKSYUx14u2Sd+7dojptE436a1W97s/m5kVgqpGzQ4rvDfKxMcQddHBbQUMlP75PQHDqTltVOPD
BdX14YDqHWAcv3X3mWAsRADGrq0GyleyNMJDMduLsih1sjCbrs0H4UMWOOzqG3MnHhjHs1j9GB2y
Cvrwpez9Dw2zozWiuK0hdOQPGBYHznpv8QrX/1UGBr8CKjNSV8tDwXdEXxUx7JB/edh6GJkMjfXW
wVDEv6brdDZSS5oGTAqwnfXKtjoS5kfvDmGuADePUUxQj16hYDY1Yabe0G9QuvqcbdzFeaGRrUc1
GswGMdMcXzY6HVwzMT+b9/KIqQ8BULS8uXOaDlbsnSH4I0d7RlvqUWdt8Es54DVS39bFaCLTs2S7
BEdzKhA6txtopIHXbjGdfw2+1S/BAQkhf6Jwy+9mpqEW535tAwucSp5q0bcAS8jnJSY/MQEI5mgM
JKJ5Mcvb9WeS7yQiVzjGqwJKUOmjB4ce/FjxGy9cvzUaiIHrnDvB+08N3SABvA0qD7K6wnYjD0KV
u+XMDAhf+fiFNMhYSDLfxqHFNIeaja3avb8YFxq/ebOQ4ntrgYqquUaTbsJaVUY9Saf0/gr5Te94
WEel+jwqmMTplgFljHBw48EGPPPuw5DzW+K1egOZy77Syz+cedTzaYuH4sKw1y8WiVNV09yKTw15
E72zfwZuYDR9WLoJpRcronKgoL/TCuiMSDzEaf36X1ja5ZLh8NTSzlYfqWuh57NmbLW6Pkg0KXkx
bmV40i8uoLcjRWcv3nyzwq+ZyuYkUJ3PgTrFkH5BAvEFG2PRjQ4/cJPSNDP+zq/Q1mXeLggLwpgH
quM+2GoZL+9grcJCvPRTQ4MQgeWNBkrDwXBh+QLtg/qcbIVWeQnw4djmJZZ3bvUjJOAY7RDIPiU0
omC060IePlGSycLogLG7A+HxUnKLSmzuCs/kz2h2HARE+626bS3RB+X3dKwvw/TyGT1O7s7f4x/n
B4136yHpVn31JPW5qIDIuGTLIZ4Qp7CYwnZ5W5WdlthlBKdRIlCQAxuqlMAyXQF57n/nRW0vgXvf
Zy+QITL3bL2I/2xr/WznLeC/1mM8TnCx8dayz0clBSfC9Rg7zfLvCK8VlCKko8A0y7hqBq+4j79q
y0YIf9SFEJKAarunGJg5X62Fx1FY7+qwYkzVgSbb/EGyC8x8A/Gt5s583lAyc3M6HJ8/h0GRGJGQ
8ghJDkl+NK3gbmhdP6O4GABZrAm4pKgh3Iv5tyun33JuBUVAx8mLyOjYTtLVoLZCy/VuonPasXfz
2d3a4rZV9kispYfwhXJocns1IyFCutXIHWinYNoQKNcw7dC6yA2vdOQXRckJpI0q5MKIllcjF6zM
VmeYx1tgco3qAl97kWP/2gogOB3yQTFQ2Tv6n0BNOD97vFYfFlEWsRZrET/3YmNMsFYqr9MU1pX5
VsWYSCVBlv83YijUZCBx133ts9mshvGKbshufc+o0quGIInMBkD3L5l2+lALDYg0vKr4C7fQ3TfV
W2a+obM16Ilp+W4BpRBsL3X5hgYmKznp+LMpGeauN4TUitfkM7AMzPugbEvOecIZjR0O1HtkkeUJ
eK+0HBXLXwUxYaRkEaaB6HuwL/tOviYe7IA8i6YiiOIav/3weDRljNSbLEPQkHepgjZy+mQrzRRE
AHCV3F1OxwlnR/gk3ZIQRgh/CyJSpvreTa4fnSPyUQIh9vWnH+FsRtSszqdm/o708zPBWh6vG91h
kvG81YywAQP8ho+SwEaC5QtS6Eze10IBsVmcUF0cwwnTkGg/iAQiCwfOg1WoluNkv69GQjXPOr5M
XFEENlIalhFSsnU2MAmEVOA0keckpX0WNMM2OyPWqjcPZjX1a4wYvNy9www4ZNmkW/vuOCnVWFXr
Jol6K02jg1AYtnBH1+9//eTeqOEHkxGCNOrvt78IZ4bK+IqpvL3q9zQwAjIsOuN4TfFPL/mbBWiL
6zUNpuL9/uqmQwsZYhZsZZT+Sf9QqiVmlWZk5Q3EW0aDkWfF01dFdM1ArLkl9Dl12o5B6Hmjm8qA
o1X7EGe9OXAxAUp4A8AJ8PyjzVJb/IEP9lyzZm7TDyVoz9T+ih/Df8SJQdGVIKoP8muxTaNy87Ho
hSAm89vrDLJ5SZ0tI3TUD+sPbpRHSaXp5PePHo0YQM0/ThZCPPk2oHEYK04VMhzuZuMzEczTY1uw
TaTq6HPKN5nBpWzeZ8uBxmx+/y//cEMBlibD3/mUEU04kGEe//ulMU6xYoV1tLnPXPRpi4XPi+4a
uKJqabUaZTA0+ul2IWcfvRVQifaJz6S9WqcGMO9APtCd/BwMTelVmJSCx+J5ZShOq7ULQ231HJNP
lV6TxKfzAf86laJdfKahAmm1LSVVfb0oKqsSrJ0E3MPBmhh4RfC5g8KyYqmo47d2NMz1UwgfyCfV
8SYOGJ29Kn9ktGAMRRG0UBh6Drt9I40i7WQxhSq94z0PMiaCbBUSNKX7ruc24RrHNLYWapT8QyHp
teG0A8OvawAFukATQdrcv6yf7UZhtXYfo1J8FmYDQIa1w5F3QP63YNJClGzS5W4Wors5Xd5Wx2ov
EJd4QP+UwaYoeUgJ8lJgkJ5/cwoeShtQJVp4xs41Eeja9P3lJkjzM80s3OuY0Axi/igt6WQEwFfP
m9I7tdYXl7WeE2BRMxVJGA/V7bS2v3pzMgq+yqL59kA4Sltee+ZfUTW9uLJcf2h7gaiHHKUbz7Jq
32vh7UqPugpz3giVMTpaYXPvmClOUNZjDFn4J9CWtWX0K2pji62HvQSWmRG2mSakncrs3fx1hXoN
Io1b58rRvmbgUBy6FoCXPCLlNaAJnMczMtrzOzYlINhQPTzj+HS8V8S825yB/M2XOcTDQ6/kg0OU
5wm1/yYgPZI731TFb1cU+fDu0btqdSaLBfBwBZMzV2jCURucGycjdGrVrLnuhW6xI43hS9j5jvw1
psJJjingpEXC/IcGYFYoxVlyDDuxnqY+EOHvr57woznmlLIO9h76fx6eaM9p2S+DBg6k3M8u5rU/
VJ1+HZiOwdGEFdsydI3FOzDf0UtCf2v8yrh/v6dxkko5DcgcYT9ivcz22kUdcjU0oD/OcEMeC9Ge
mMhwXEj8DpycSWSQ4Wr4rTwJlx7vsMhdzWvHKeMM5Y5MzcqCyuobNAtv2XWAWGyA9c0/rnAzMtOG
noACN6hsAhcAQk7YWotbF4pg83J4hXAmt7gsywixj4EitvWvpIQMD6A2gG08kb7KcHUQVh711Jev
CeU8BrAd7qpWq/lVQbLqvCiJIeORwe/MVeNlVuFeytN3wvkq7M/f2BrNTcpzAEew92efLIVxwuCo
Z0T1PFFs54JAIDg46vftCFaLCczsOoYmU1unl/8EiRUi26efRrsIUkmiGHcg6VASAdfbokAFl865
4lNEQgzStmiML4E0WCWnrGorMjqzOounRjy/VwlYKmNm9z2EfZkjS0gwOIDaup6qOi6Auhb+I1WC
pmrNB0qqVh4nn2LB/mDQkPT5PhcW9sYgzmQtY9/HmRtHn+60EUG1yAT5HeNKZi650TLAI67i6BFJ
5LOqbo6sbuTH2VRcWdcScljIpyr2IqFL6872aVTQIU/OHiFu5pMwwATmh3iW6Rc+lit4Clr6tuis
v51fK2x4x2Cx/AjE85PVAxIO/qB7F5UMzMRibn/+E6hExLwAK03n1SiG9zd7gMtI+40/0Gr/oT/N
qy9lYSo9tbBR/PPFs9sUTYA1414UCuLJwG/XG4A6jqx0JL2gtyDJrkcxdA3h1bqk/1Cu8tLkwyH/
EWYaMeOiuw1qrSEMWTHHCp9fppr9l6rYsZ/bq4FDSl6+QXJBkOaJuPeIfwp8sAOA3RIW7GO3+A0l
MfgInudpaXd7T2+1qPgx8i40dd8ZZnSqdpfZ5xFDDhJUe2Rj63cgfM5dZg6O4XVGqpq16jKReG8r
0ESxHyaXIPHSrhTF7ZvB3rSa6mDeo2eqdffoTfJ35kpV6d7+CD5amlk6dsBFw3ntEjvZSC7LgHEK
BWBQQ6yjISIjMmqQhXn8TzfUxrivz61GTU9KR3HXIzfN6l6DEKKuM6pTmDMPS1xNCjQDAh042h71
HfiDeskByHP9wXH7rG6N6oUdrf7H8lkbPQOmiwHSXeZm7sdUTenRF6Z9d8phBPVbxdhIeQzR++jD
J6EF/CHPS+3V68V+Th9ExzwaxeCuYvj7o1DDEpvYtDsZymJVZ5fMPG81Yw8L6Vo5sZqyBiUewjsv
c343DrbFAApEha/a4BeCPFYBtXP3wINQeUgD6NKgIUb4PE6GcgdrPl+i
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
JkLodpPEz0ef/iEBORXLj763LWD8Nq+DSnW97kkEHLWBYUnO4HWaI8spF6AEKrzgQDUYydM3lsVa
kGsD8ouIkxuNS1k7PUpuuhhOWIYXd8osECnb0tYNDsDc7oBQSpThmiZ2w7Xmm67nRics2IXv2wq/
79U7DTlsPgWob8l9r4mUUKJaT/X/mbXcNMrdoSarVZLWbJ93pZZQcCEzuA/7v/DLACLM4OZRO6Pl
GCJuV0LE81qEKMJl5ByLKwTrX0hpa2QK7FDKZptSRLV4YuxBBRzn062ByfpLiDbVw+posOAQbrbj
bZwmdKZlZzlhFewTEgxPbW1FalYtxmJWehDLDA==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
WJ6eT0bF1Xw7IQ6B+z9fUkZDWLDmUk4TwwrUs8uD0/KW3RatJkzrCF8tvsaJFzMmLUb+eUX3Nvaa
8nBHOPGVELol3s8xWJeOHm5JzjGBuqO46I59+4Jfvjm52Dn3WQo/SHWAKHL3DAnsO8DT+YX3Off4
LcmnB5yU05cVoFPmzL3dc1bZSuX/YM/owGQRxTc/OPVHtbCCA0KCI9izMp/SRuV2mwpn4fQkIurH
AvRfDrc1pbVbWrIhL9ZzQV9WaHDzyWG6dkrzKwM+Tu8Wkv0vU3B8PWgyKCCsWrT8t8/grbIxTyCG
ouckf7suJqFPHnl6LUKNDttLSidMXR3Uvq90bA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16912)
`pragma protect data_block
zk+bkoeziv3ZrFMfyp+sRaVsDHXFKSQtMkmgP7Ujya6SoIggIOaxiCm2qQmIjmo21/BhpB2lxaBd
L+RPScQ+AEgy0TWrYDhu7my8iDZOek2XEYUobDx/FPCHbCzjIdyn8vfrOT93COG5Evq1HkY6Sigv
D6X24ihyoUGgfbPvL64Rtaj8eHgvfQdXN0nOEisx0KEg9HuW5tGWABYfZHjyXntKqMUIZMyaaKXU
YTNPXh2n5epl+h39lmwR6jmoH83nM0p/ZQQLfgpLywamfSzaGgNHk6UhXqylgc1F/zNZxmxRSubk
FNsAoIOvmXJ4LnNJJBDRsjzFEYuodZ0c3yclIoRVESdc/h0qUxwSKQGsCgTUTfkVSQg5Oo4KGXyo
liKmT1+E0pzJNYiP/2Ar1JnJb8pa4N927UnzBYGIQAHgh+NIx0y5zOE2hHHVs2gBRx2iGEVNrx3g
aAVFENsUqNasKnQPuv9n75cp6hep/xmTt/VBLCuH8N5h5b6mmb/4cG5QwZdmks7ZGYUJNilIDG3v
sfr3bM5dD3S2OMhGHZauaGl73Tt2xfwjREOhatcWISos4oZww9WL9zo/VTwJOvoa0yNlqOopVQxZ
sXUcMmIbPs6Gtm2wjkw0j0D5/I2fEVR7VTkKqL1NnDYNJif/Z2GpY6Jy9VRafz27WHsy+FyO8oL4
deu9FwfsB+xLi3ZPc3tnMy3CehOId4RDqyTDSeq6APupxoQNbM8RWdEL8hKaL0YoFlNdGP5o3UYZ
i0LEZjLMsmFHzdI9//BLRDjFIwl3pRo5BKXp4HCpiiwVxJctRidlZReSsz6JxgbOFxxYSY3+X6VP
XfRR9gNJrc73U4nKmysu+nunwdIPMZkeKsb7SHQVBSRa1i/i++YHViHJbfoGChi9uTpi+eW2LCaO
c7BJm2L4w015lejQ2TYr0xz3VhYZ1B2oDp0zpVNhHy7TVzqQeZkrRxn9XyTDisCqFcu7v0k3WFgL
bbFVJQj3ZuWCZZ4ALmWKOg47vr/PXWszUt3ndzIMqI9K/2PJ8WlVpHRmhp4wPnxk3Ep5dCHTwHBN
xv8f7qAvjoFOPfdqlBuRRIiueDdwKml0QyqHtu3jlYLwnkEYKHmlw2Oc10e7xU27bXxfbSNWP1uR
J6ZEBBtvy2aD4+FGgq2Lt7l3KbzbXRLx7Gbr+GE+JngFvJFVcCrhrFp91o3OmsjjfYhD+xvsxUUn
fRzrcAZfsgCoDOaQKNXznjuCnYUrVrHkwHKJXDOUqzAJeF1x5JcvTiLdLH5xubTVwNjIkNi//9tV
Zzxk6v8VJtLFUw2Hc6pf3rMhjdI5CFeOFtama3XVxKSssQqdbUUV/+r/qDktYtSYvq7dlHtkwhIp
+xAREkiAgwPpnQQdN7dD/uXMyIoSVoI+2rG6J+TFFVRJYx3GSZgfXfhWibsLUjkcGjcfIgti7FS3
isaAZ1GSpdX9TwmdnCQuNdR3aM0pziSyqscEXFZ1w84plIVJ8DImh4krEvJAH9MICjvNWDEK+ezM
bDTJbtSbYUhWm1fEbYEqUVc2pDzKf4zCL+D5BT8nacBLR/ydzgyd+PO+J9JUGK9z6xAWfqku1O1C
ExosTi6GSbNO2CxWs+mNTZukXj/nMKlxOElXz0GusyJtT75nR8g2GZ6jrR8KhaeDycYZi85fQ+4K
A8e8Yc46nznGiQNIM1qeovi2sXL+21MaySv+sou/PZL2jWX2rXTkuK62CFEAQ7giqiq/+ZKsUCY3
X8tlkkzsRG+/nl3O/udnKhP7FvK7Ngq+hcbtKoh/wzN7jA4ySFBJloUzZbGEFfcHYbYrR+nDYy9M
z+FFTenegCXCbaTsPbBqOry+5GJarvlraHK1pa32oV0ZlEDpvra+gZFP/Hh+3tsm7VEJSuAcFHdw
+Gt1P8ISatLysj7f2Yx4bOGh12+yZIh4mTNNdw6VdAl4fgz1Kh1LAl/cbtJwz/FtlGuc9Pl01DlM
L32HuvocNEcUqrkvXv93KZ96c19AqwfivUJYVB3rza6+bDd9QN/JSvTRpjSbDdTrUk6hkIjk5mzx
lcISKOqdiEpT+cCetGovA1XnuqkRgpUFYE+5xjG9JuI0AEw7nFxJz+mBlURFqBsYgYrRq8Dlua2g
EPAqC0J6Bp1C3liPEHVksBSCdhkNcrfOywRBaV6YpVUX/jW1KNUb3An2hC+9L77SEQBUMb7FsIFK
ddN/NPoZp8btS/U9wwwkmg2u8sr7bbKXNvWxtEVv781Uz6QdXL5aI/YHZE1U2EEAEHmZpuQ8j/Hs
mZN4N0eWMTbNGFP6LrXPrkwmJlsCjD/C8TW3DTgM0uC7uUOjBExJ8zOXT0dZhmNnvuHlnf9aIIC2
XG2bUJtfpB64Go+BNnteqikILAiwB3UHGe8zs+EvER7HqdrBu4ISFWt3viWIj2Ln+zBca5Wd72d5
H+rSC9k7wn3I80lM+fyyQH64xZkI8DXULcI3X5awR4i8O8uFtlFebIEY7trAVCEp++Cr/MSfXwUr
gyCTFAH1QO9eLEIlPjELHw8KxjHCPg55l0Mx5OIYkQT29kuHuwTwCaQwXDJlbFSRdCECw99QogOM
yIYrr87Euy8LhfhTN0qkmWhG2nYMomnlBpi8Ghb49STji5gV3zJsFr9IkM01iWDO45xev2mD5U+Y
FlAxHLlyeqmpsFHluhsgjGXjnwLGhjIuSiqos27mLDpXd/lwAmgM40rdanaMVICZ2uKozCVHlGq8
r+sKSLLDh9LF5vrZ5D6hkj+MxXzQagm9MvaEk9obSa0DeKzXOSXRFHfbtCmeF6u7aA64lBjK+lbw
aUrug8++u6hJx4ZkcTugbrW7SiDjuvQKWjqkw5ozGPT2LFp0ejOOKrmX9VvE7H6uSBeKtIkod2d2
IT1LWlBAXgTu/gGBmSftSgdAhZOZNkPhIJVtg6Y/PWjWtFphx/9xQBmThnFOiIv2eMHm+tkBQUko
OvGRmE1QLaWrV9IFh5JBEeQNgKvSkBvR7RG2PyihB/hOR6AffWDYzvQiKD6ZndSm6xel6V3AW1YS
ZclB14ng6WAfxjlH9fTS6XCvr0pcx9Nl9zA61IeGJme7vPrXall4rHbfuFXgNSDpolpjS42Rk2uS
WMMm77EiIJzGjCvuw0Smb5TVblv0MmcA5ABzfNOjqOKKOu9R7WFmG6ySICyhfIT3WqiFo7a95l8z
wbGsQ2TyGy7/vkH24tzqa/wDvw7Lqcpdtj50e+wBsRwjybi7uDUaNNwYhbEhzD5IOJDg/b/3BJeI
8UtDDkn4OckaObTB+XTi+zhv27UIUPY/KUH6uK6mFSWm/ze5Eaex7Jf4HzVpP84ecmwKFH5jb5hI
1SrGog/jfe0+gzBiVXqMDwHSwcl94zF2tb/uG4AWGTm8eyuJTLTAWtLqrqgdI0+bHQdFkARWeyoR
Uv89bKLDNOmn/6f8nc16DbMwi0NnfBa3gUjqNYGvpcP8qvRN6zmXL9gDBTcLPtvKDOJrePLjzEIQ
v2j3bswvihjASeRSdJ6laK+KCF5D6Ab0KMNdCTfXpGFCTmdo+XJHQXDnVJHz/0XfeMYrnPlXWczS
jcNwLd2ICHqnnTihgIdQRSEgk6jv1ui0ug3WKO3ZsWfE7PQgXc//4An3q3Dj4TLTlafqgDfdrnZq
0OnJAgtn3cqf/JpVb8WUHBeuK6eLejQlrmJxSW7dR1cDlgSEAnkY1hDhHJQPCXjAFjYwEWIGj9/W
m2z1UTOGavgLA9+pjUoQo0ZSLvnnIG0IgQfU9j8xfaqOaH5GBtkrATdY8+xYIZvie0lGVXHYukIr
zG9Dd/hJlFWwOZk/yPnjohKvPgroAO8Mi4I2s7SOvvBGOj77HCZn5CzrwTaNyQbt8mM8oDmrOGT8
uER7P+bUF5/4XyGFzcVUHGiCrmfcyQ/ESOPySDCdP93ckCWiIKd9O1CGZkzgTD9Z6W9tEWIdJOtP
8jpxq7Rr4T2gayk08ho3YL+Jq1gD0Rny9c2TYvIWqgOJwkJpfUgvChAF2At7ME8dj/MYNKsauhoq
YGC/3E8HgnH3I6kvpfZwGJfiEwPAucHOrig3Mpih+uwu0yqM2UpAR/zdZsM1a26cOjzQzfJcYbVZ
VAhvEN6ym9M1CV9J266dNlfen7yN9VGz2iVCz+cS/hRPKwjyW1vdi5RXSfXgTlgQcix7JC7q+z1G
0PvIG/1HxADcKRi+W0cMTw5N+v9JHCrj7BtsUnv/lJ/UFfio71/d6bEktwk2+nll2BQVcxJL+1PW
8gpSHUez/w8I2xMCk6esqXCYPj3lU3U6Y84SCS1msB517Pj4DpZC+Js3F4NR/3v6PrFO4FHCEFL+
Ht3qQoyvIbt0EZyzjYEASSmP+NxXr+HQ4X01k+Le2/0fVs5Fq4AGQ8tXZBnIIP/UDA8XQGvNwbQb
epRsbv4Lg/dzKjnaxJk8HiDMgt6ZTO+jteNt+E54m6ipsrUqejE1A/NYfk27XmDt4+vVSCbO8Pxw
2RaXvh7re1V0lWCTGIsXyEs0OPMTohG0SbIrCdgNriasfSyK4NGVQIPPBf8BUfrpHZncat6tttfm
5YhRqwQWB4CtDM1ixYSTvcRXJQm4lYswS7AYynN8b8zPL3Txz+bJtMs/30v6DWky5n084iSsOP0/
/AYt/pdbbve1J2WAPIMp9eBs18D3EhJbiDbZ6zOI1lrzjlJ13fVF/NiNUaiqpw4FW0ls1Z6O6py7
o0KHWzHKICO1KKzgSQ3ZWvA3gSgcYJ3hYfePP++96EsEXK72n8CbufwU/5UqM1GEYSYnTx3fI59U
nVNaxQvTuXEj607I7aSYAN3WODfeZViOTBs9xvMuYRQxDv0exptVv2N0p19kphYzg27yz4Vqqq7+
pRFPTKYy3zKN5ZinrPEfwd24hiL1cd4DLcij1XOCQibW5X0P9N7yosaIlRtwqyaeJAxU8sG2GWKY
/ArrMggXe7ZAU/IyCURVtDThO6q3nVXiQxJVATFr0uonY3MErhep8j8cG5HxsDD3dB6TtWYsa70F
sVNkjbMbwts7Tygjwjba5a7hHk/xot8A4StJ4+64PMakVohJyY1A952uHWsX/M5sbW2wYMPMWviT
4su9uCcqn6upSPtUhR71ty1GYeuiu8Z4ij/Ip3chuzPoBOcGwqc923YXgvNvVcBMWdn0ncICB9tj
9GrNg0xlrlwgmZvogUhsQDKIFLRYiExi4cfofQCEcIlYVqJKAXTKHki97/KPMfKSfzJBg8TO60aT
Vl6zvle4MNyzgzu5lVrhPAJcLGNx9jmavJtrPMQqwOCi8pQyf44HljBqOf74EgE0qS0kfTVguxo7
RoIybmVNM0d/s21r5hHDZawLj8QN3peSflcOM72BF7niN0+8PU19q0IjeFlfku5KcBLhI+jxHWq9
0YN8r7rwkUpn+lZCf7Z+6rLpOQteXLdKuPHmZ4YAo+TZbMqHTheYPcb6E5tKPHuVZ0HPRIu+dpat
msFuEyspL0syuAToOtatvCsOlgppm0LrjtNHmE5UPJvSppLVm08/EEkVgQDmhpEHUqw2COGOluDz
b/gvdYsYcR4JQqEQcCWxW23ScinhqeIJpuSMjkq6iZ9rXP4tA4lBnoXsgMtvkn9JYBzA/v6EB5J4
kB6pjEOFf35uIcMypvi772Op2G4toZJzl1tmPALv27r+9whBsiWrZHlRdTCXoP28qIS964+3HD1o
MHr1O0qeIllyMeAmmYOQW0u6p5JysjBEcZyISbg4ayAXbe5h1lW4YxxXCNpBEE57Hf0o/OYtcRc3
wHPQKw6O7vydeRjy+4TuR8e3dNBMqfgY6Aq2WhgnZ6gvliwXIeSVLOoiSUD7jmAZsOJ15Tp6NKUf
HxfGLl3r9PrZfaOOrPRzoobUqnBnhGUwpUCgtvwO1P2SUi3Lz5O8CYT3GvjI1xGSv1s0ISZevKK4
ItAffAvg2G+aOwTjtuhQizdwXGDxj6Ad33VMO9yI4QjLeyPU0T10TmO+83tdyaT9bepqSXNfbJCN
KrVtmSvXLFEsvTOPWZAswuTC56mebwSE7Owvo7kEG0Rl7gD770dS9ovVBOjoGPC9ADtBol1Rj9rn
nlq9GEJqKqoGyuh4KHQpelXz+f8QsZ4uFGlvemFrvKuKh2N5UsD3bHYW4bRSWN72dLCDIfbnOV8V
W05DoYWK053Yv+LlxebN/Q6V7fLH04tmXV4Gc4ZOMO/aPZYodqow/AcVk7VJ7uCeBmq++HwZpQ3g
fZhVJiZ8EySctsywI+RhwiVN92MAmGvqHlSbojgpSKXELzLWd2B0N1Hi4YqH10kBkxbm8SFu4h6J
vXIPvf+JC/JNSi3z/N3oBETwJQLwEteoMc8tZ3Ko8wGU7PFClL/8CGpTE8FkNYEPK1pqCm+JSQoX
E2jyiztQSH2mComnx6MWF+4UXW/q1VTAFn/AjBC7dtkr/wBFIlCy+HYvUwgshO39ebxaVqeMgNV1
Ys7CjTyC92N+Uhc2iA1mt2gqi6xnBlst6U/JWKpTisRhIdRxlMuYC8HTEkOyLYPQq2z8F8Jn8LlI
XBDolw1FrS3v2uzL7AiVrygsLq6VG3+OKMQEFm4ITekNFXzjotqZxfN4bymdcfm20cMxTt8BS3ZD
6RckxQHC7helt1e/D2NEJfh+QxvDMr7lJgQAvx56J1ot1LRCv++d3PY9YJwGhani67Pz6k1iUFOe
KwMMwR85oU018miO8t47YnZMENUmhZzjoR2FfT+wHmviC+vOKh3CmKPGZ55zDKuokgZoJzXxYpP9
AUZYpAKi6oyLtQXJMa6toCRWCt7c5U+J8c3ZZ1evrTPAQZEfeDMiH3VlFOgoM9XhzaocExiVT4J8
V/5amljMTvYm2tBLQogqyxSZ65Jk7Y3VZ8kwMU/pndlv/vSjZEU/Ugq7aJNy+7XKjnS37ZdBtmuM
klNhpgm9cz/ipU2Cd6hVZvmc40+FRJn/7bnE0kFR8luiiCq/U/2ziv1/x0t6HAfPe3Oudg87Qstb
AVmT4qdgVxl4xob+Q1ajudo0nN70+Axl4gFOeY/LjoBUlGjo2wOl9oroGTRXT2JZACk19Nhfrr/t
W6pffaHqtFNor1MY10z5qbYd8zwXzs1Y4jxIkOumYgObnXdAXftOapNh8uZGeNZvXu5aHVuXndT9
m2BpjRktAD0qxQXEkXfsXJnIz1L6CjKoBoME9zedxeVffyCypCxP1mG9O4U8iCfAEqfmrdfYLvSn
lOFf78L9h4PiGnKlz6phx+li97eOgJxXhA9ftk2PZ4nKEyw6kWBmIkrPdCmSKf2KzI4tHQc1xuHb
kJq4Yk6Dt+BDT3z9l4eUeNUDVRiYuhQAIwOnI+LhuP0oOw6cLGpHgVopgPFo0jPLUFpbsSVXxwE0
RZUlrrRhnuTaCtLOLkoSjUxKQ6D6o7ulnzP3hm0nYy/HgXufltSlCApuC6O6SyO5ufq58rPDBJo7
cM1G6ptmKDFbVKclT5GZ0fubTjK28o+u68Utr2IVu8a8BTve58P2z7LwWxqsN93G8QU//CMG8kS+
+vqi/CdoWsF/DGyKw57t39zRKH0Alfs3wxy4S9kY2DiExRpUdnuBGsqycRbvLzRwYEEarKTp2tTo
HPcmjRCreiCPpHFXbdDFpFCL4JWR5RZyrzBsWc0ZebqoURhTLweo7OnpoQRVUxlFnYtDKbDSQR+i
4Hc2rBiN5kJaD5gebcE5gpQUOp9AvJTiArBunTMulldNSLSG1TqtUDR1UZMvOMEFbwJHGEL5Y8hS
FrOKiMwAvhWri5i1sTdXanxWOLp4KI9s/K46O7EbYjtNrgM2np9E5nEeT8dld8ZWRyM/P9pQ2QkH
vZH+konxWdlzuX2afXt2hlptKVzCck7IhWKfCZyo0mhYBqHX1Z22reM9iDYlWK2Whk/brDHvR1Ra
svD3J1XRuETJEVYo+XRftfmppEIHn+T0x8tdkEdMXXs/rhttmhGJRMCPdunF8VIGNcxDhiDwRA+o
/MLiyf/EswugUdj1s0Q6gGsulrh2v/DRMsA43wJPXkXPyzPJ9yUwXFLekHV1TfaKY3gmncS5+EKv
I8gKmJDaAjLN+v6NNWbatgywev5ftbgTc4KGmfO1+BOFnWAHDVAyYwXCjYWOhj3MERL5iewRqgcL
RO8gLQwbMtr413n3RyfjNEBrRZCx5xDUqPfsgLh7c/hHSH+HxlM270uWRJkcxFss3gIllU59otP8
NCmpcD4XrG7xQSjlpzscoXItNnCfrKwcAsy6k9DzIS8QG3QgeONrjl2FV/jPR5h4WVPfIFCkOrKI
pjgFDVMnk6pyg3ccsz7ka4C9c4GkDynBlqzq24hjJM8M97bKTFauBDW0aQWXzrIlroLmPBXtkTqQ
CdXwlLFL+hgzjQ7CueTgCvCqRA8wBtB3z2kdaQyTfA2jLbyZgw7iau7HQnKPDJDHGDoSNSyZ5XSp
J37w770rf1n+aUzJC9o7V5lmRS4vEML4VOgYUKHJZsuSTvl4CJQjqnIzuDowNOyZ8kfKqenGidj6
YDEhd7RQoajSERW5eIwM6g7i/UropH4UOIB3SZJYlnfZSg0yw3aIwKOcQxCHSu4Qk3kcs2lpoCKl
kNm84vwqRXRotJUc6aXR+1w/GoSMNd71vzbir1g+jagG/IpPgmxXYvKEwhFlsfn47sTgn5ACDYtr
aaZCLZMCfzEjxF5M6eWlGAQ/mZGSY2USUfzB8bbRRckI2J+fj4aAz5u6Dikd9hY1vdqM4Ic1eQfO
PyMte9fdURhIDhK5nfsokSEYAy97bBRjDWfDgJYd3Z4Rb8QBWogdHEPqdl6HcMn45xwErhQ+C3c6
6y+MNxK9EJZrnJ4J635oEgFIoVSoRyeusm69U8jQLlITMj4MvYlOUDSondWhY+Ab8Y/qF6oTJX/Y
3tJ8wLoLQ3+KXPJ6pIwBlOP9CJ289iOXkdRtBcNgqkW4u5UrIJc7YD1LMdqsYfqTdyKTqvWXNT2h
IEWshAaVSdskP4KFK2Ou8flqWZ0Pwb+h4A7tZwFvH0fTmweb+UGwsrSZDMUDLlq4TkDw6OpgX1X/
qUUXIzrWTa3/NMKcrUr4pt6Vqxj0EUxZsNZbSY0LXsdSMe6b5HA7ASTHtWvJjPJ0iZzkglp2cgJ6
fHXy6ladi5j8p3dmZq8/FA2oglODzIilMXN5iAdi/E6VSkMgRFCv9amqehreQJuXv4fYs6i2sf5E
+QZ1eypjWJ/ucR4kSwI2ev6r5nItS9+ScXUeRAFXXl+iyfTpugSNuyZidou8MF0DymferhZGCtp+
hFwPU9bkdpOagGOwlD65QM0JeAFsNIRPWwB6dT5y300kMojqBKV9iet2HJVP8ZItPdsgRTkcvBUi
V2Dw0SqOxBVfuctA/6p++BxxxFRF8vrhAC/6zG94CJP92oxSyzLDCRIDzrIyeMmHK8UDpVAqkkEp
j0Aa83SkhKoa24zdeGxSxhkx3VCT54HbnsKrkdHldtliuzetPVH5Rnca6ZCIF/swwRY564RNKPPR
f4u5Jv+Q25o1D3Y7UwAw8OWqc5Zz086nePmc93+E+aNWKDoKaAugKBbYNGoKGdtc9tRKNxTuyGwq
GxXPBKbxTtWL2QS1rCN65Q7O1wFlhpavLG0+OtDOLWy7dJUYaEm69m4ZoiPQZ/3c9z9Z5KcGGu70
CnCMRn8Y230Ko9TFxTYYZIxqlnCUu2EF7KTdau/k6qiazuErKUfvsCAa6uID+WEuNuUFD8jB+nmX
Amn24aVoO1xChKKN5Wb31wjc15ZcoX/WmgWJGOm+1I0frrdlWRFH3Eh+FZ5zXlB09BVDbTzjQUDG
zP8K+saWdYf1NEpCfgvmftczWC7BhjoMGC+bgGNB8AmREWMwErjscnw/UqD9zeUKQuEsPyK+PrSG
u2BgAJVzubEG6aa2SZB6iMDnCCe1Tvriz6qMyV+BTrzmrFzTH4P0Ce26KSF4OElX5W1XVv61DC0i
q4n4kD0St4/WP5TL519ww2DHiTdr7d3TdhYCJ9utchWmj/aMf/kI9vGvT6Dsh5r74YtiWuP/unH+
jX1Ya5ptv2TpMFz+uRzh1aWL7u/EDtSKutwKk6lfGAjPMisYLeLdRlj2qwjmTAiwraedV2j/f42o
mA/mUaJ3NYaJERL1icb78TA1V1InlCB/4/AhwwA23sMCZZk449PnyQq/pAIxo0FKdkp6lHKU/1oT
Bspm2YYhVQxoEV/byiWLBuYHuTOdhsDMp131cJJ05YjAHbQTwAdHTu5sFFV7w4o551/GLgycRr2l
SMPw4aRTSfRY2xsWNQdmsbhSLWc6O6lbJ8T6aCuUunq5nJcdwcxY5+/urH0ObK4t8DWKPXP5MbsP
zb7o/DJLOJFMNK8vZgI/G6HKu7mTqjbzsku2ds6QmV70fYJO9vEulQEq8iGmdG41cN5+dlSMQdlJ
uEIgc0sPYg8UJ6UPbZour9uQbjbZAf5VVjlbMcghp9VcZsoz2VLAimbfnEY7V+dkmVgeWyHzk4Fp
z8helDAKry7ffA1P0BeT6Wwz9tMBXVnHEFWPuePqWrjd9fjWjDAyethpCFtUpXybA2tHqxthTS6i
w63RhXkwKIn3XU6DIwRzhV9F6319uBm8OP5+n7lQHOJ+bTXXd7/NuLYIEPD1uyLYOmVKBzOe6zfQ
ictcLN/UV09oOamLpEuf8I7V2ThhohcCQw7x5iaw2e3I5JAXWw22OJAiJ9ooYSL0rcnhz0BKER9V
YbMiwu546gy6opUs00S6FpR/yD+WZCIDVovZGtXF0HfBaWggbb2w1+wjwsN1QFKDlL9NYrXBGPQ8
48w4+UvwK55e35dy9YBqgZ6us1uce2rzogjz5rHSz3jR+Hpd/pjvCrGmFzXcYQ6unV5siffNI0KB
8/Ui6vAzc/82C5Vcu57vHC4Clb9SK4kSIgQqxhQ9RqWhATY9dnGAQmR5G757h3Qe89RH0ThGYpsR
VpYUCdVP5wtvjyOcBbBKzNzUcvF0tvoy12bp8RJ6JsAkQlRsNck/8dsAr2guPmD58SF8j/zDnxQt
tI1fZ8BlFyfFAOkXNqLUxo5kZX7FTVUXFUqMRCjQDnPJ29uFIWe09BiBgOqgNBrWfw4JhWJ5NQE9
lolBKekmBYFIQkrFbgDROJQswS2+u5KLL/ZwfDvzc6U2ax/Ui0inkHFCfmosRSyqX8a9iWwtGPGj
Q9dlvxqNmXZ/ltKQN8Mms5OEeA8psg2NcXlcd3vM+m7VQg1IK6sTvLY+sRXhr0nwRLSc9Sgcx28F
nqihsxWPtRxivB2DMhHN9aeYiR8fHRRAdbnpnVpiiCpIxdLLdGMi3ViAFTRRNPQN3jqaSIQQqDg9
djDZy8JhbXYqNMYvb8WJTNAtDAnFuf3s7pUbjYmtsf3m7I0aav9mJZhuxwGfAWu4iuBD85OWSTr1
elB0dWHzSOYXIFgG8f2WwRDkeYs0WM3D9aXguDmWSXoZoexcFYc2M9nI2BI+lTYpAGGCzGLt/9sW
dAmM0albqRD7vnZBk0RnceUojY5xbCLtiUoNRLblM4cpqx6NUNBW3dyGXBXu4ilqSRQzqMxUtrUP
YWIGjGaojFpAf7lhlGSLftF2WTWIvZHjRfO1t4eC03ej6HrQLwqZoG9oYf2xHgind0r9dsVvxABn
cd+YKT8xIK/2bEah4xC1zxlDwdQ1Kr/HVR2TC/ovjHgQP+qoshUNp4pQyUTg0OclVqGhPWI26JQT
NOzgCbDof7PUaDHfZu9ckEQITVirYWBlQXYcep1w9bOQkDBIStSG8/KXfIKiezneByh5j0ufUqvh
t0m8qHxQ3CeSsoQNLb1Jc+RJ1fJTUaMfFBQBFpZ+bJosco4oNv+UXbEeGop9y+U4sHvFR7NtGZP2
N2JDKk0dUj0sma+0vNNWVRX1LjJJg/qXcL0v6pYA17ShBDYIngbbaq3nTOYusAiryNhYzjhY52KA
JpzlHT5YnYsJienGZZi5EL4yA2WgS0uLwQ8m1neYIgIbdIaeJzLP1YCuDFYiIU3c5ycKvQoGvpLB
AtRKHrjXioDBkMTCnT2Mg/pRQVDHbxBOpjC2ws9DCJSIb45Jcw+lAl5z+WaEa1OJEiwksBmTEyIT
KyOGoOKQjvvIG/nqIT6fSmlkWsqwC8xhpijwjruaaVXp9o7QASNDuq2fHb7eBB8pWtGBwTtBIgPH
WKQUdM4VLkoYuW/as+ioEP7ViLIEEvoEgTdltpdDrgf3+vANG8FADBc0EVlHk+SNj9WKRH2SAPJO
RH+uRRxBMFVal5+JgxzSaq8RF2ea9i/tPmXiE8DW2RBizKDYg5EgSUghVFny2Jy8SdQUgXOz05Uj
GvLu9N3SW7JZYLorJi38hFMpOoeq52mbMltMsO5iM6Iy9aLe/i+fZ+sPFaBXIwh1pSlBQnj1Q567
ixdIc3PYdYBD/wlNdydhY6wgE/2zGDCorVAB5NCBK1iNcbjDLVHmDeY+lrD7/sFOOpdRcRK0Cor/
4GzoWOdzq0vhGt6ntR1w0aOa2K+ACWxGFkCcw9/FeUZqrKoB7Z0KF3O5irE5Nx8Zmvr80TV05DvO
C1fPNE/Dkl/tAvaJSwXJUz++DLxezYVCkvMgCtg93WGR00wf4TQ8v6YwiiZycQSJ92EiVAOLNjrM
ssFYpcVQHwgUEHZyQY5BDaIThQFAPyt5DgcZbyk80tw9/xU+6VRFzaJRSOvFClQ6HGeMQhO8WtBe
duHjRijCmNilISd+lsvNm4XEaa7E5wVk/5oPI/7TBssVrdlhyMYk542LNpNSrffvS+gAP3Bh5Fe5
hjLSti2iaGpP/rWNKDh8fEh6bTKtb/r7B5fEHG84raHew2MHqNn9itsiGf9uMMAoqo30Y9mnV6I1
Ewq9e5l4aKxbTFPReaemMQisCJBsOlZ/ua0WBrUVo9yBkf+6bb/u77/IRiy2ZBhXxGZwobhc3TmZ
fTil8jmaEUDPASFajqwDe0Sjy/eJlSxaNCtQNOf7lkm1slHmm5sjEakbxI5WNZ9JVQSWAb8pCOi5
WsHOSpDAR5RDipz/gh0IN4hI7AmKzGx3bzPMEiktFm41TLSj46x6/3PHAQTF/gyYLlIvKm/hKVLr
zDnBNaFSH38yLWdaYhzE/hp6xJXXtQkBZBZi3HABvedTGpubZhkP+n1VyhIWbt5501uJA5SQHXb1
yhrgCXrXk+mMiQPngrj9MOjNvkzsNp2YdWFhJJaecoscgmu8+bPgYxaq2jToyboNg2JCv1XLKz2X
qUIugij4eP2y6uVASFJANXA7KROQ+0iWe8meXldP3eAlnbSEQ6pGTCsc2E/5tTShBXwfzL4sWlg+
6ea7Uu7nx6Qi/NiR2o9lSoTFEUMFPHB9g1R45RxeADAFv/pZ6HiZ5p7nD2hQE3BTzC/Ek2PruajD
HchdADnneYyFIJr7oH/32IvWHz1wQ2yCqIUwc93j6T27N32iErsJGk6iy07d1Zwv8iGZi9ocHK2n
KklHXkJkiGQnTnvBkS6ATp/8JayCB5M2Huo7nSUV5SldDdsgy+8f1cE1FmYeXX2AXb0YEig7QiUF
hwMpq0mZzvxJiOFYYF2Z67AjP7BkzZrd1bUlT9Cpy72xe8fLQ0gsVdmpfCmYwX3r6SQS0fA/Dzyu
E10cFm+KDS4pQBdHRnIrakrpFmZg5M7qS79vLOSQEmLrCCgqLgFGDUxagucZ5LDNoJ9LbbFG7v1R
HyB29vzlh8VH+E9oCuOcBhsdaM+L1wx61rziZcFHsom5H9VDNAkW2wemRDylt5Z34THMd1yW+TXg
VMvhHUu7ySTBsvpiOv0843sp55azrrde48avMYySTx0V+ZQXCNtpE0KCqTZyl1gQg0n5Q4ZJOxVj
PXFOwitcFy7gCl+I726rklTw+wHHLspqQR2JyuPeN9njHXl+hibr7noqzSbOjbxUWIJFl8EUkoCJ
VvIr+Z7YtYeI6w+sDtGSYPEoz9DBw9z3fEvkQsBB8oQQ2hSklvPvqHus7tXsupK+ElG/Zi90dhPu
z2sbNyQ1X9Scfd0YFOxcRZr6K0uRUtKvknQvNlBaj7Xtb6ptDSljMgChvDmEVq62zxnxDIBY71Lz
QmmBP6yfEt1kVyusuu16WP9qwWrE+xfKE6xHC7BBKMdSmwhEiKJ+hRjWEZqnnLDXBUXIjKQgpSWA
vmsyYAKLfhmImDPBProfKRcNG7yfh8gpdA8eOMuPntAED9Ayb4FH8CYV6MKex7XsNYKugb+Ngfhy
gQloXLrAiAjNU5l3eWmP4ztwrvMGH3ELz34GuSqg/VGZvO33JEQCvuQZEb7RJdnyoRPnPtnx0NLO
zm3B3vKKWl294QuaHf+RqmQlOJSEVddGY+AGRXfyUaidg2gu+y7F34bNS5XpoBY97zsacF7mBo3x
QEoA72NjBoy1BupM3oW2rBLtswucfzHebzaVMgvTCSpnEogJSBf+oFrf2Fqn/RSmtJ2K8T7/gG5H
HkLU/3aHWfedGm1FjHTqPPTM6R591dmvGmZbsn1Mu9xaRLE5mlHEHHNrs/3bq4Emi9/l2NwgcMFp
wjOF8faGpsw1gAJ+ekEmLTGCSBd1BDfUqEvQpAhmjGP8/o3M7F4N6eIHBKonMpCfNGpDftFbFtf+
0PKSgrvz5M3F4+xDvYykTmroxmW81q4ym5/WTsE/G9/NQidh13P5QEQvBanOrsOjxZRcISg56wJr
zotTHDcNd2wCYo3aWGsbYCTa5sCHqiTrnHiB6FhG/f1bX0X6GXXDt0g/Ag+0XmMJvbpFqxjFdOG5
waF6Q81OcAJtnybkpxpImQ3aBRrFrjAt0Mwf8KWut8lUPBPskLodcbVWvtMyiJOQas8dhxCZRgb1
7FOxEqokBHxquiZ2XOhR6OJhn1AEM5Nosvs47+HYNgaP1kBtmTPHL3xVr7u8hnWopOV5h42kve5D
+ToZYT5G45/ESoahsoxrJBzxsmAhHpbJSUc/Me61sRwM+NzTmwDs7N3fTiZRXzs4Dy33UwHEqti3
me9bEWuwr8eE7+sGqF+NyFw6gDl7Ktc5Uj8DBsZyZnt/Q/GwompEHgzeXL6J3Ut7rzs9EuzayGeE
YzzofVsmZ33aS/hnRNvCVD9j+nCD8p2Ef8zNe0NmxVyqTDL1IB8mwQq9n2lpwoxtT+ffVyaD5V2V
DcVpLYiXZBKXAM37lxfbKS2ih3hvZUwG7PBX3C5kVE2X2MDiCK2bXt6RupJF8ihEG3p94pqrUIwR
qIzAaqz2/lhBghSwT/Nep+tBJpC+6UbQR9bnHRJ0J9EItMSFdd4t5awS8ClxaoVtxWMOE4PuOMuK
z0SgaGvcNWqYjDOx3lQZBtqAQ4E93UUaXj3vQUf1NJ9e2jAT3WIPFyd7vJK40HTsmE/FatWfzAP7
AoU4q4JCdaEYA14gKWpdwbxLjM70GfHmkg1oqR0PduS/E7S5t7ZQzulo8QwlTp4odrP43lIAqEHB
uDI4Cuo9Dg2nHjbRinQN7T9zORdKk2/bThqjKG1KzpTF2Bde/rP6scoa/z7Oz4eppfkoIQfFGFZw
0+X87X0RKkHCf0b9wEbn0OMjhBtp4yr+NJilI3o8BXgSOirwtAFyj0BH+FlWsQIWV2jqXECxmsGd
R67DTHuSzwnCa8XwWfz40fRd5QnZQBlleadg/6hPgvRIU4ZHkBxGm6Qm2VZ4kw0cbaCj3Kl+a2Lx
I2vMOppRTM8JKz8lvJxD3Rpj/FqrhcWfZ+EfwXIrJFK6Wrf4a4eiO8l42aJMtJUe/j/B9frQfHmX
gAb1dU/ZeyMi0ZwzdWKwcZBsGndoWXT0Oltv+GRe16CGg0YhDKXhP1iRjCJZSrz9/nLQ/iQRcDXv
1sW/zdR65ETQxuSJ62fCsH2nG1Df4C61rt5rfzIlrIpGB+FUQcHamG/rAt6M0iiY0SQ37GacdfgB
Kk7DN1quYuuOgS2fB9WZcVe2dl2pjUdsddjkX/RQ3EI7i6v6ikoOqs55NH/ubvyERz6hwoo8z2Y4
jr0T93OCXK/7M78K0Q3jgR/Lw8/hpL/n/+xDS6mGzUOmYwLa5RQS+eOl6mwV6n+SON+zWUT12pn0
AJu9DwFr6sjpNw+vy9g/2lVryuydVlmGpZ5J6Ij0AeoLawSBqtdHdj1UwzMnyi2QL1BiSus8v897
weR5kRm88Ut2ictXoXDq2JaUU3X/cqbu2o60D7UM18Mo9dYZeQcg2nwfHHfRFfSd/U+QcVYz/snm
5Z9FW2RkhxKzoNUj2TI7mRPHClqjj071xVwbCWGjTcJeZ2EptdGQAvdMeX18T1HzAw+4hqmw7iLc
s5kx+k0Cf9RmPwdgfbOlWPBjkNJzNMm900KKJcL0VnW2IPRXM5uYy/tR90ggt2QPaMzGERnrmiMA
PICg60LF6anBCbxcVX1UTt/QzQHKV5bIgLnXM4jDPJz3vwNzWfaBjPbd2k7XotS1Zvf/LaYizBUS
RbzAhMTr11G5In7D3KLf7c/g+lw9/IEaWSWxlVlYM6wqDCFX7fxWPWsK25dv53OIu7O3fAm5J0Eo
vYFCFgbl6Psn+SrEy3tzUbvKGJJgC7QU1BUlYhPfrPnXDIQgD5SpV1h4wNMoRgKySr1UbDmILPwc
rHNjbR5jAobB7Puoq2q+fImZYZO3vJSR8fnjItLVOPjRyMWFd6u9/E18EWWFdk4UiyZxM3FhC6Rv
9UZeQ3KdgP5RI7GayCAOyz7i6RgdR+kpARkkxz1ucOWlN8fNxUMvvlj74Retyp98DXKzGDv0Q8Ho
kSHanEpY3cQwDWAsNFVVCKHV1YU13cbn083cZ1hf5V9UPc5NONBS01s36WJJKxcVraWH2t+6EwNg
dQC4iSaRv9CSJoSRknG5H1elhq/aG+qU7Rb2fzj6bUJAxRkphnZ0JsV5r8pIjwfABnVxcjt7BEo9
zaJaUd0CjJfjRJVIIQYzmnt3MCkiP0ZDfYaujgMKrM5ua7Ci71ylEFMtyEYonzAHOPOfxwVj6r00
1Qx8Y/1f40gWZDNRWgX9uW4EvZ2i7lgSx8Vf5U87uuYgyiPDAgwDB3tH9j7tYDdGurK24OJdHoD3
jwl/6PkWqcl4EwGEusYmq6lq3OdNCAVQuEnVQPqC7Tv+hevTHmK+UTWObcPpWzOoJkyQwP0rVzN5
/4LFgAzSzdSfsxztaWHw2smtgapN4/4shWYj5+QDioHohYfhzi6o3Pd/PxtWRvINxCjZUYanq0TJ
xCHCHTDiPlSKnhHcQMmhVgbSHx/ianKigxKppCCucIZMWSOIAcpLBTP8g1M0MzD10Uk1gVLY9aug
zylMpniJZPOV7QbBpwDyl16zqF6PK30XUT2yg1WbyzpowOGpAvMt0c8kEUCrpE74q4KvMkyk2miL
4TZTHnMruvKvdAy3VoKIVGNV27bGGs9omFho2Lj5GEzwiP+JZmlPSMsH3osISXZw2ON+rK3AlLnN
eaWUkSpLPi0a1vx08+exXA525L6MrkbdeLLz5QDJCdgAvOVG5U6Tsz8FD6sNMeGw/WR7FVFeMZqv
ibK3WZkF6ppSjDZ5BTkpeMRocoqKgWAkRxXswB/j+zJwlGk1B2kJ322eyNVQ61MjYDN2hd25M5OR
HCpr4hMwJuBqKHvfkj0WJwivqBm0etqBN13HBUct+wnyhnclWECSzsDAx1h8o3pixRdN6iK/k9VD
JDKRemGQ3piX/hka8sycbyXO9uhrCjsvhfKocBGqQ6kq/kZ63x4dALiA7aoOcN9bGEOKhxYoqwLD
kTm3PYU5OILR5SyNg+pJ3BrRM+paG5MaPRT8jr252DfIZIN6t1GPqy0CjkEL1ZZfbQwsYkhI3W6T
hUtOGVPwGFSJ6YF93gL9asrc2R3GqB5Kz1XI1vCupe3u5st7jGEPlQslNGGH1K8emwZVj77xvRQ1
S1GrpvBBnIjQZWMLJ0KOXX/8CpsLUb0k21cIFw04LVYlo8+NosU1LV3PttqmBO/Zpwmch1h8ntx9
Ys47MUKEx1FIaA7ua9EcIJ1rQkaYOdbNLv388JU8FgmbDTA+9i5p7CmUomTxJRKzfWegFmog+jrv
Gj/jac9aRPJWvBg2mTY/H23A4QBlttShQ234c2l6f7hojRtVLCBaSwqAdivkbBEHvByEYyiocJiz
+GZ3ctlMZafDmyqOMs4hGlPgRSwyMJz581RKGGedg9j47y0LpXy+efdkhg+CGGhum+I+M0wEjHQL
Wly8JyloRdHrEBaCFfp9BKedoyvwFBgBJ73j6TsKbaAbcYYzE2sVY+0RVQBmoYJa9ydNg4B65eTs
l576Q+sJuvBFDpEERm0pFaqv3eL8j4IsPnfb1H1R/zKVmF9n+awrf4oY5v+Hg5JUKo36/Uq63NuC
7P2CVxakI8Q91jyyEo2lFHz/eTIxIukyEokWXmO2TQK+JZ/+CH2U0Q7X+7zHn1DMX3qhpQ8ZcR7W
zOqMk8JKbNFvsRFSmSbG3xCsKNoFjG7UDozHSRYP3B2fbVAtid5U1YqYpkZdEjgMe2EGk2GMfOJS
OJ41d4By6SLcy1jHYLit0E8VMntxTp6FW9vL/NBWn+rYE7Du2X0ohqkNNcBUnTyudDDNqqeO6Ij/
ZEsfENytHbyvhfL4bu4gDexeWepV9X9hWDurol0xJw61g2LrQM/ocy8e6HiDT+iK2Xm/2DkwO4GL
hlgLbicz13tETaE8rHBsHlYbrZV59YDsb6NT/4DNkSgGW4IZP6wmmKJJxAgsZMpsAHq7gn9tFNfi
dCVLa06CQSZoEtsJWBqk7xPGjQyKXdg4Pn0C5Ag0H85DcPuC4GbHJUrLCjUHCVxG3Eh4vNmxv9HW
+NCBoP/+sdEkb7EmNBHnc64l6QfZBO4cuSuftNN4k2rD8dORN8HJ0tp9hvdZbdIJXGa5kXarKkRJ
6bAJuwKuSSUkIboCw8cKupV9p6MXqFurwFuseIPNuDjicWeqjlrXQRaHshvHsVJWBg+zjnaqsZKa
m6APEiTvGQ+Ep4ndI17MKaoxqhf0LmAsdFdOZME0TBHGD6ZW5lOh1TxLpgRw5jWVNFEYVy8m5G6v
ukCbngqFGQBa4LP3QMLKDkch5tKi8RmR1ATWtRJZr6ERvJQLhrwRy7CwHf09CLevyVEbDnjpV27P
j66RNQVHlhJ+CqbQJ+OC305Y+aZ3ufYXeh+HMY5nDegkEzXEhpm5erufvfBNq4KP4SXBCYNYNo5n
85B8NHt9wFutiozfkIKzhcq1r2yTmZhaQIfqOsbW8jiY/GjJovjqcm8HdiMN27dhdQEI81Krrp9M
FeKw2WcLMggXBo5lO/D+UiBIsnl7HA0ZBLfNYw5rXfg01DxPQC0b3xYZHV8QRMT5uU15k+6982FU
tgCnFBllKQW404LH75n/chcEk9zIJkdRrTKtZN8e0eXEP/jaYE8mcmDK0b50/sjLayhB4dmTG4rm
EgmnIE6sYmadnI9J+wZ17XZSgUSNGWo41nEh3UsMJwWD4mE7pNN4MfTI5Ns1+zn8ZD7dBVI9VIDU
6fMgM7y13xCDNLomjt9DMHKp+2+VJxfO2IVdm5/mSdK5mnEzqIfz7YT5auE+z5XRK1wGW8UJzs5m
q5Shk1X0XWLZgyofVWBYqOR10dniHdlQWA/50/BEiUEf0grhOFFRj600UghvA7aIyRsAFPLK+n0T
HI9qWEweaTnr7WzYB0O5CYS1xJ8TdJZOeH/vvo5heDVAZtVGCz0SFf9H3YlzW74mtEdvg6YJDAqe
GoZHr1QAtmRonI94Rpt0o5B5KhJUtNwCJpKfKyWy72r0b1GD5BhB28kw8mlC4/hb2LuVu/v4LZRI
3uJt6I28ReSxH6BsfKevraP3Xj5TlWmrc2nkB9JtmRUBG+X20rw7WdigPMvmIinP9yDIQBuB3MvT
mQ+7oHKaIRArM5DnByyaFoQD8Q56D7DZHj1P7i+vmWObLYvssPbafTZCoxFceXD1q5Cgrgzyvx9N
p9/gSB2heZobSalZPOBgprsiv7KAVQxhRrxj2Jg3DtK5YrwG+rOC5S7f8Re39o3YRGdSxsWAAprU
DEtIcfjdZj1ObDXGkKAWSui+Lo4WIaurSruKrXXyy5O9DvjDSEkApSN4u83Gjj0vlnC0BAoz7uLP
MgxFcBvN2/ClMXL/+UHQznlfiHGlBfDDzyoxRhX+rpqg6GlOA1ILM7fN+bYtnTopJNzJqlvTphBP
tvrJ1a12+IVwIDtuca19tf1441r/+jcCYY/75VFflI9RknOF70KztYIb0YlkDtvhiiDoZQX72Vj0
g9/6sPoixDEhEplBS30XMdcq2DzKqBPm77wcAq8ryvRe/0umiCzHXwOp5X5rqYhcRqtjuamIbsHP
uh6npBO29UgxWTU9y3qeWdITR8cZPlzzbjat2dhjMVTPGDXR5TWMLrZEmbyX2t7BnCss5ZkoREaF
GQiJ+W/n3SVZrCFEbSC0mMcXiW0IbbMxrz3ug21TpESCM10KzjCeCJKJvs/c6No+tTn75qxnYbAf
BDL4ZidfJ5XV/32hDevaXlAxzVxnoHN68y2eVgVzTLrNH11ID+Y3RgFidNEODHb6ySUka9KlcE1F
NGhpQD0mqYMZ8VZdsyqaucAT0yP3xLUyhMmUYlOQaW+tAUkRjlp3562Sxa8rVdRnmWnL7kyrIJMV
vfcvaAGDb62oT7b4fipUKzqtXdRuQ0PmnFxRsU0kz2iP1pqiK/NlGAQKcG7r+wsgnQvAjiW3lwNA
cfnzSESpUBsg5GC8qelrJoyylvUvBstAQbB+CJKaQsg8VLc5KYJQhiBJkUjDKKGLParVZbkoXnAt
8S6DRFRAMPvr2zB5EImPcuFiewkiFMVdpz5zUUbmuN8tnUDmafn8qjScoMyAcqqgM0Ha/ZD+IppT
ozEiYEaPIl1ssgsEuxU3ks7eXJDuHrCCVDipscmkx2IZudjpDmxTqZbOXl+HJEbkV1VasHLdf3v8
mh3d/tX2S1uny3Co4AheJewsaPRlZ0jDqvzr9xgQMjX7NQyQf6dyYNSrLajjiiCK2GvbmhPeBJFb
oO0pFkNsNc/G0Y7jJnlT1avR4vDAOf4p+zcDE3UrXRyuQnth8Ah28u9lc/dbqcHXPlsbzYS7vdHV
A+eZOuhET/fCMe3hlm5yPX3UKbV3n+C6Z8P1XAH72JnWSLmsXw6tR5K5kPTkgnpXH+Os0MDVInuX
916sP0Zrz8o8hDRnJ15oR1UR3Ab30pnjJbcQ+0yRJhEJdipDn6gRZYueL5gKV3WJh00CGbyVR+7b
mHYsrGPcbR84fblZ2+l6FUyGOp2Bmxqp2M8uxbdBKA7C/sjThePLcAiRLH2R0i0Hsxx+xMxWA/SD
UvHmmf49sn+p25flnwrm5LE1XIvndSq7kMWXwCUhhjvaw1iZxDfwAxswIaYmNy9GjkYsvj99i6hl
mGB3n1YUgbOIfPBE2lJRkqFJg+g9C2CiCBf83HjTzTgUZmtlKb+W6MWW1my7CycWlbtMQxVdTSWH
W7C8ITAQQUq+RinCqrO60Mzvcs/sqtPe4FiQMGFIPCMWBtHfOrLEVP6noAaSsWVkYM8xKQg3r/g4
Vv8gnJMINFju8RnuAngEGBjjzVPIXsa7Qms9gYBKDhPF9IWjo9o09uxjUKXZPk6fXYawPKRp4WNh
kIOUiDteWtKRgqorQMB3eSnTn8e9QVkAVEAggxUklQzCa8NiowlbDppKXYnE0dSbPTf+9rIY14XA
N7iQAoyQVRfPbTRmyOkgjX/cRabnOLXRT86tiVjhYnvk35rxedTyiF+baZSDwqY29Y6+gJN5XwNe
pybyIWfYyXtz5oGCQpFUrwNut13vmT83vBxomRDTiKYOmiElrZPNALzwOjwQ7Ci1ooI63pdcxCfn
iJQyjT6JzC9pvV29oq5sE+1LhOFmQ/M9/nhjYY028l9RhhglZbjJrr3ajL2LFHmfQoOELxZ/sdOz
57/310Nv2XDQnAbMUB1zilA4pRdKqwuPhhXZruAsV2husXj9EiCbgNMbQbKljtJ0IR7NhqDq5MDv
UxkfWcouuC7ajvMpKOG59Zg80B6WoknzV9BS9UcUjlqXr88xnt/ikwFrVImEUjAJCYkkQ8KZd1tk
quFLCB1EfrMre6dLm3zojRbqWedBcX7XXQjX3IzmKgaozfocXvE3qV6fcudLGOvvODTFJR57bF4J
Q26TXz04J9N5dX4RwHFOLTX9MTQxVRJxk0IXqcOU8T6bKVc4cwM/6GqLXOcARUZY3nTbEA3Dw8rw
cS2Vs7fL39rNz8k2sF+F15Mx11qek6SsUlA5azYB4wgmA9S0DNx8qA4OXS4hi6GrBOafaLRo/7O9
uXYPLRaK1inxbVoC2aK/SWtLJH7A6Cb0efmA3371BZSaTCT32APpiQXdk7euTetnB3JvKOgc6ZTK
qS1tPiqIKZS1GUUvGR0hiTkZbyKnXtGAmJrHumFpyJxUApgn2t8Bf82mBFYfH827AOKyi9zJ8huF
40+tPxM6tddYFzazhVZXp4MZe56dQTxgU3TfhesDheJylplUw4/FR+Ub1bam5nvPVjDJUrmeEeRK
ballsV+sT6gInrfZg09m60JXDpRN1O7QGHiFonv7DBd5OzHZn9J9cQ==
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
JkLodpPEz0ef/iEBORXLj763LWD8Nq+DSnW97kkEHLWBYUnO4HWaI8spF6AEKrzgQDUYydM3lsVa
kGsD8ouIkxuNS1k7PUpuuhhOWIYXd8osECnb0tYNDsDc7oBQSpThmiZ2w7Xmm67nRics2IXv2wq/
79U7DTlsPgWob8l9r4mUUKJaT/X/mbXcNMrdoSarVZLWbJ93pZZQcCEzuA/7v/DLACLM4OZRO6Pl
GCJuV0LE81qEKMJl5ByLKwTrX0hpa2QK7FDKZptSRLV4YuxBBRzn062ByfpLiDbVw+posOAQbrbj
bZwmdKZlZzlhFewTEgxPbW1FalYtxmJWehDLDA==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
WJ6eT0bF1Xw7IQ6B+z9fUkZDWLDmUk4TwwrUs8uD0/KW3RatJkzrCF8tvsaJFzMmLUb+eUX3Nvaa
8nBHOPGVELol3s8xWJeOHm5JzjGBuqO46I59+4Jfvjm52Dn3WQo/SHWAKHL3DAnsO8DT+YX3Off4
LcmnB5yU05cVoFPmzL3dc1bZSuX/YM/owGQRxTc/OPVHtbCCA0KCI9izMp/SRuV2mwpn4fQkIurH
AvRfDrc1pbVbWrIhL9ZzQV9WaHDzyWG6dkrzKwM+Tu8Wkv0vU3B8PWgyKCCsWrT8t8/grbIxTyCG
ouckf7suJqFPHnl6LUKNDttLSidMXR3Uvq90bA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30464)
`pragma protect data_block
zk+bkoeziv3ZrFMfyp+sRVovPoAwiHRcU+WECUCbslyq/NijsT5N1UWUAi7KZ3X9EVzNVyfnhAz4
ag6Ey6RkB3pXUbGI9Fy9u7dJFEu6tcro/g0t0vK2nlxxbKhxhRaEpkV9FHswwUtsCiHQ487+SxYg
+IbXv2lhZP+MqBAcZOcyLLCPwoBu6A/jK/WDg6SnCOEcoWk6ZYGKgurBysr+mkorD86VWj/ltj1H
5Qv+rS5TIFqNUovlCWgvbRsSMHQ0Og1kcEBKJWa1KBSAQdVX6pqufgSNjobDzEDPkTpYZg3aTU7L
uQMLlhTB/NFagNrr6dxVGjDcxl9C6xPQz3rBmN0n6F1m2TmwMQbvzdnXrjgqqZuuU5XCRpJNKVyX
cks18nIK59D4Q3iGjHqyQRfvoH+N+ODJvFD9Zb9CjjmSqqcVgiSzuchFCVvxj8a3gDzz4T6jSY9o
6uUoMET7m/Fo3HHU6xx0COPaZrp9CGd4IbGxV1VPglwafjCVDmqFakpS13rDPwG7grVUNorRLOCy
kwRi04ZnLi50hXjMcM81yR073Ge5IR+L88hx8Ualx9w1DX0aFGH0LuRh2/wQSzeFEHUqDqETpHzU
WnJA4BlUVNQRRUPBesNjd1CM+ubvGYlzywZnH39nlORpkcxyhIkJ9vKFzTASOVzpnblQ5ErbLeEA
0Mq+R4lS4YAetfBk2yM4tf5C2iy54PYByUxn95nl6r+apUDk5/q8jKM5U1GQIePy6DkJ+by/dU1q
mMUs6f/adiQ3rMSu12LqAlr2Lv3hrFZ72WoV/nB+a9MpZrzdK9yzZDpFOkdS656rCUeyaFYRuNAd
aunFTtqdYshniJwd1koKVpsUeed6ECknCaCCTl3ZplznfVQzt8g2U+GT6dTpWHLA1nmH5toiz606
MtiCleSyYkikcUVHZpWBGmfqCdhc1F4HarkphUzX8c36gzBKdoJIaIuqo/C5S2MWMFUTAld+x4iH
k3jwzgqKyoM67dgGVwH5fGaz/JwaWyTzo5wt2aFtgc5+VYIYoq0FHgM0vJWXPcRNrPC5otRIxGO2
cCpeblXwQrZ76zlUAUJUGuDnDdrzwO5nQ8schK4yeB9+bwLhqfkuhV1Om0Qja72eLtv9NRUpnjBd
DKFgEBSjE6wxbiKlVZdBb6uW4HsD93cp9tcwV8pZfqIB5QJtfz/VJQlEvIFERrwIscypH6AkIeDx
VHILOe2CS4Eo9tQW5DhUsBMqfVXmvmsmUgZmqUlFa7bUojrduT2OhjSD+lpHwzTHzL8dbfeBD5u8
SNcoTvRyF76oU0ovCnwdcKLlq0T3tRVU7+yKwJTPyK5FJDx8hNXxlG7vSjCSfvm7RjVviiBhbTOO
R7LMv70tg5+1Agwi1aCXZqRjUa9440GCTncaVDPgwsEMxSTsiddeoTHahD+cp2X4X2+UxgIqQpMM
HAizayWfRZCEbdh/IRXKTSqXRIkXsmi3nEUyH3Yp2EYEJ1nELmkWJY/QOcVaiS1NDMiMjDaEGc0l
XoeEycAKyFoJ4x2ToqkA7gCzlZq8t74c+FanMITXeqZPDlwKlVx9m2AqQJJwthiXoq9lozgmOBsX
RRtyoGNvDfBc3foaViUAAA2+Mjm2tph/OGzUXhvpCYFMZihXQcnG/Avqgh6zFgOpfYXCIFOPhoO+
IXcod9wCXGBp/GyMVxbTEg5EvrP4MkshuzBJ+AaX4g/XIsVZlCAzEtzH11y9D+YBTHeMWw4GKNMY
5GVzKsDGWfWEi+sQ/JLwi7A9A8uGo/wDHs6W+24Ec4sge6+ga7yk5qwh3C+4lkHQbPHPKQzezNar
kPGciN8dTIvDx0E8TYe5utp6fIlc0xDePQCKyhY9h8Xtokr5SeqYf8xqNFPaeAZzuT/YBk5J1mxQ
lgthDTYM/r+DK5A3jrnb/5KGo21zLcizL9ZPyldAUxEXsMvMe4e71MaLdMII/VWgeVL785tqU0rX
bRYi2wTykSlXL+8HbqXzQ4+7JD5Wip/jju+o/dnjRMVM3Mv0XfcuHjXBt76uF2NKdyN9s2UD6CC8
MjiAve7oYSkk+d0/KN+quJw0x2lBdhdeV3MVqFotquG9lCx8SFoEQA46c6WG7X8ZDB2wdZ7Emb6b
P+mOVBVoVjyn9Pdin5MqX1aCW+AT+zQsV9OAqWmLegBaES80ObBmEMV790fI3X5zHpqkzS+XTO2e
EIAogJIZAQWmyP+tnGpCE5wWKu/s2ZqwZjPMcJ+D/4h5Ht7H+AzwcFZjFsBteW4XlNt5v+MFOnjG
crPpsZsz8om7BgMXCEjsjgazTuSfj6XcunygBhuu//2ZRkBMiWjwNzAWlTEeDIvwQTSTCZrOrooQ
HNsIXWyFU3QFUQRuwXhjpfkcUKyOw0PxLwJRuCW2Wn9nWFostybK0UhEK3HXAcVdZq5ZfHU9OjFQ
QHClx24CWhg+fAO/h6Z+3CgYEN2xT2y0qyhmW5LFQVJ1Xk5iFjRYUwz92FgSJuea9cRzsVSli9gq
R2MuLdEbLEeD+dvwauujuRdZRWM8nu08C51qm+ZsO5BjC4nH7SPvjBqdC+Cfq/OsyRHLR2xCEs0g
tWQxvLRV37j7Xq/JX9eDdBeie2GV/Mscm9eEv12AJqzgbPYr3ZeSihsJz7Nlv4fn59gtejnAEcGL
dSY4PsbAYKrwSqy6clG3XCK31EG4dWkMLWkgejgULVnnLhlKDXC48JVJurtS+qEHNL+nzUD5ZFi5
P3EGJiTorLD4X+efPvgJqLfYLsi3QkgJb1yptKVP5qLkWvrvOj2jtmcgWd+TQVRZYsiYMyjbHme7
OyuSjEczkBI4WYjj/EAuif0GcPD+1dTid/2opCfqXplieznHfVN9MC7qN9cUixjdPX8CfHqNB1JM
Dlez6kcQ/JefTMlDp04t8ECoxabWNnVuV9sDnuGC5dofVubqJBJ9zjWZlk3Jkr8+EJwHK5+tKoGL
NR7oakOJSocb+JpI0pHIitWSCPcN8ss9vtwj+fecuJ8CBBYyVfXaSEyEKBqpKabsZat+i51xr8pm
1nK+Bu120JTwRNe3oUPkVpc3jYLRHXGaZf87f4VgOlSp1JATDElVLXD/Ldxs5+jOcustOgnyUIgx
hOZzIsjeT4vGfzSC5Zjjm6Mtj7HFsB5SzsDK2dXiGBUjJbHPTLcAuQHDTWPLJhXfy8bv83mCgHGE
pS5L+OfbgX9t70daSu75KyrUJEvD1nIyoZRdL37cR3PSXQnQ7obeZXLoHjN2Ni74Sln+6rJQ9xNf
NppSRzYc7gaGCF5q9r8BB3XDu8qFDiZ7CG3YbZiIwTqPdSK5kZSst8kFkBVaOd6YqB6oAqggN3BG
t7USFMQ4IX3hIexzXbqD4Ta7cc/pf5fU/5UK6a9cKI13LNAdAcpAXv5NRez/SEB2AXSaRMOjV8Ww
wvrgVBOvh8oU/3u/5aCV0JDKcMrnWuG0fBoXYeHrcw0/3awFvFD+AUlcrRS0HV7uajx0SL8KT+ph
nEl4416jvKMnZa0Aa7p6s3cE7ZafTiVaK22/sDbjuR7qYngGWUpmSydgTehznJ5cA7MoCyJNq3Y6
OlX5akGPZ32fS0aS0yKUJ8P2K2QmJnmFFUyhnWs7SdSSv2uKzi063Qtt8CbqVVr1atlYPbwtkcFU
EbQzwL9X/GUU2NUOm2LlB3ZNeTEb5WryO1tydZkGDdLQSBRmfQJBIJo1cDqLYVLaMwq+OSp1vdyU
QwK8ByY8p+CqeogNmnd25UBWW35eVOwUgQttvN9IMzIb9Bm7RnU3czNGLDH+Wh2ZzYDpLFFjkCWf
fLJV/4CFtRmJupczYvFVl4NCF434urnXW5QZ6I2+Z4WqLDVKxe3BYQRGKnZQwTqnxwuwouphWaVs
5UW3Won8gZixz/PKtO+GMiBeeLpl6v3XwTNhY/sHnq1wOJTXmfQ8xwC1sxx/rvJOsAZtFsIScJBc
TwkPXPhAUmiaQJm4QJ5wSG4HqcUorVS7l9lGC4LFmTPnlIs3aXDXuSyVH2LTq5JtnIQ4+Jai57rH
h6ILWCJJ1av/URaCHhYGRHInmbfBdyL1N6qQfInAIZZqOgQ290zVF/lFdnydo/rQjZEVG/9ChT10
S6bgvM54ODTils+1+OMgpR8L6zjZRcAf6+11N2AoUd1Z4asQikPNUdJ6n3a5v7MQxpsDgvnUSPw9
pfrlhvuqSOQmXnWMHWtcw5wcql5JBkQ0R00PfIRQXE+Rh9jdirS5H3eQ+B9xtG3P0GDHBC7VYmI9
m9wjlv9IafyTEmhxY2XV6f/FUJHJrGVfxEO5MvSkAXprlxHwdpGvEkVAsDj9/cyt4bMJgLZnSjJG
JDTxR0Q2OxGqH1YBcyPfoN+vA5WrM2mkskq0IGeDLv9cdO8vegrdhw4OOAIGIbjWif7916B/13Ww
51rv2nkrg0eZ4ZkdnxMQ/EEOPypNOne4st/IkLeNoAMFupek3IXfTT2f5KN9WAcVuquYgg+/Ddg1
oQ+ROuiHs+WTO/BJcEdNTYX3NZysI1iDgMbS8Nw8CWwRiwSrZSP9ixJW5w9RYciA21e7kf06sLhQ
6FCPzLmKs7BYi2sfMY7n0Y8M7XYgvRA36vmKgCQAMx9/0/dI2P24+ESgQU7Nyry35V7KrMAgyXJ/
f6ZFI2md/emCD1KjjccIbG936qSvbNnRZ3hk0qbP69k7Lhm3hR0SXLu75JQOy5euxSRTkHNChqbH
9ipDSzlwmhK7zXfN+RpR9gFsilu1cEmYgF2L0KkBGQmr5lkaaiKy0UoQvP0jInH9kLfVxQ+DoIlk
eWnyLzZoAjVVnhlL3yLzFzjJgUCHn2QshsKMBo8bzTsZ1rGMOrkkz+St17w4K3Iofzsg9etG2T4X
Echz7It4nCTPjikoG5X/s0sq6dPjByLcK7r6Fv9Y5vcyJ0/D1pvo/gh/tqzzipRv1/LaZaE6qXY2
KTY875XQBzqcJEQ7yXjAkXWOA8GL6gy4IhogggFpnpFzKx/sD7RyEUsa8p1LGEbmVKGe4ApW84BF
sd5tWDNB0wvQtFtTTgTBemCeXi+zas1r6/yeotMe728Q2mUw7mfR7I+Arkr5tVq22fD0qVHZ6LWE
ZDjWtmwICrw8azlGS9ud5JjeCR7hxZh+MK5avxv5Yrk0PK1Rglf168bPxiruFRYEdJ4ZTKsNgHAc
9RvSc+NGyeM2Gdew8qUH/GoaNkSMkIbnmuAizyCz+0Xo5qWTzesbdJ8w8ubvheUq5hqAeGutqhx8
9yq4UdiXn0JYLjjHST+HVe1iqN4H9LFXdadgf0nK1o9nmo/Bkf2jcWid+tnx5GFx7U7Ii4qGB1dG
p3XqtKYj9vxTCe3kaxcAi/aYjyKufUMpcl4ZRnICWnwn+Elxopx56DZg04qhM99OFRTGKPz0izBb
cY1uRNj4vu7PpMZJKpOKwHFCqMqz5KOvWRI5+KPq2ch2Wxq+52XrSMCM+Kw+I7CiFlwB0jTuq8bc
nN0X7oKhdwlPyHnphOQf+mLmsdO308Stm1sGEl34r/en8JSjTZ9dSKEA5OFXJX6BlK0UT2k9/cop
0/1W3uXwRMP7KTONtFiR+eSu/wS4fPUV4kEc+e6UuW4q1uMXKrrpde2qiZ6ti6zN8fHkRLjCs9t6
mVFzOCq557xcAtnXWpbd5w/KQfe1YDDg6vea8NP3nwSpFSWDYxO1IwH52tdobEgdcBYZeLBm5I9u
bW+7iHbEFVU2MRG4K9IXFQr2oHSkHwpbjGKqXg1l5pxmV67PzIIXWvB/slbnYsLVZBw6Ng2ycP/7
uubXiobpK8yAOgBl8dukFqenZiL73zZT/ULPLKZunajIgsS54OgfALYHvx2tEQVBLr3xRNVgeg3n
t+Krd8x5kbDxAqmShbvmIDamF5vUEg+JY2e+OtpAp3GwMPPi2m+7+wGj8+2umFGuZW+QLXwcSCn7
R04dv6l2gRQxb4vwPYrik1z4pCtgbE3FilRjTDoGIdToXOlHvlUdBjf3DsyZBE1urYm8VKGpF0Dp
BWkHewzrG6nnD8xJfRZvye2TLdxH8wnEqFfC1BvAK6A3KyNkwwVnWoiQgmbxHlOC7NTNqPacMZhj
FsFbUcCeav/QoSoZxcrH+d6U73jSQY0RBLOqWijsK0p/Jl5h/F/19z1TCXvJbe+wUwukbLAd9wgH
c9B06zYR1CuhIdKoTWaaKtXYhaBT6uJM8l4hWy4B+6RqU57G/+b01QDmTOiwmJyhZspA4RHsPkEu
9OGCz+UK7cnBhQCmTdI3G5SyNF8T1/tliKRy5xu+1niyn6pGrJ6WdNLf+l6GU+h18WSuC17U2ycJ
Qd30jtin0vZL57QST9/MNaH2m/iO+qOFyXahhtR/nzPE/RAvv1+nCqfYyr23GwxCWeBojEtIwOGX
tCDT1rjeyWIXsrFMCS3nIHxLWYP80oS22fEXxudFwTZXpNfkwLHzpTPybBalpVJgYsuzaWnHiHgf
D1i8gFF47UJsgGXaDTUOli9tOYbTGrnKDlY32DvhSLqv3h+7MIowpYBQsyzOZfTzTLi615gHRRX+
zQPaXXTVNpDD/ArF5TJEIjo9EKjCKN9nHa4KlcL55yS6Qn52I93oEiCABBFjwx/8ZlNoiu4XKAb8
RrPOM1vCcknmDLQwVftCFkbEslnaZZJYtGd/RChqai2qOlrXVRwb2e/3XELWQiDOcRCb00rJqSjN
Hb9UOTE+Y1mNNoX8JSkiqvV7hVQ9/Uo8ccqijJtHQ4OQDVDEMlrlm/Yk9oisVy9NrBoLKJ3DBLPF
cC84TaaIvaIXKZWKwxWHyUMNhBToUhKswM4+HT3aPAARcrApZHpi5s3NiSj6L9TGfDGZdHFEB1KX
6sxLxSCqobxu3/suTbgi0Pp66jFLKyr5Jonckf0YvmNh3DxApqd7458CC+uAa2GCSJhZc0RRHdOJ
VBudQLF92OGjerXr31utoRFTW6YDfZjXFpBxUDKY1NU5+Nq7jvWubQSHtfx6oveAVnEORw2VMRMA
JVoD3csYM9373GxE2T1eqZ23Y68LBmvAjfso+2GtSGjcBLblKXz2MiPiso8aZmKZFwA1JO7Qb97W
ph1LZvvTJuLhFPBe1eldNZSrgYb6Evm6KgGGRedNcwa/k2xhwi7MuDAHvfBWULBOW3aFK7wwY0QI
8OVXB2DwJBlQipFd/HSgW6YK/sAwL3rIYKdeHgTAuJqsVcOiO9weS/tIB1z/6DBgUDFm0rCGoE5i
SOVr8QEaynnBcB9aJEt1DqO9356YkQZJzewDeWvX3W71MRsAkY5xvOjs/0WPqycx1Aux3AT/yRfD
ylVy8S/LEDMPWJxFPdTAhaY3A+Pk+DeZyYbyDh9FUc2jCPodBvbEJhjjgbBI5F2N+7fwM/Dffzzg
DVD/LHCHuq9wOKuJos3VDHQSp4WNUy9fNWzz+kXpJn63g6b+nd+DqYqrtO/8jaTHCp7BxlJwUcm9
tHEPyHL5zsf3v4SFeLbvcyObPwoFX8YcD2cQ7BBNr4mjWfugKH/4RWhRyKcAMKMwfthCD7hSQi3B
HOILswzX2zFIQQnGda77Is7T51WbtzGzZMOIcfNGPZ9sSAyigEu6NIFgEa5sgzjZ3H7bCwbfC1gm
qCZWT/WoqVUNFB7ylLJyKyjsfXw81nnxPRqiHSJk2kW8U+TpN94c3UrGAE5R9SB5dG0VZ+IhwQu5
yTUnRP8U5M3rXS2iHlnMF2rCMlnHsgYSWWDPD2mVsfD/f1ZakyF/62345nKP17r2aZQTjBEBywXT
6JnsG4izfXScwKSoqxJGWohdFMc4VKhgHa28tQFr57YeXxur39iCF84VWr/raR1ygKneMKuI9X43
JSOkNpM4ERHbIuPaEEdIPQlTbQ+jwLT5vNWVb+jeviXZtZIpFpN4sxcrVcXklDrzIC5xK+6nzxe/
y8d2vswperpYdW0P01V2eq2ILe4xtIsVmGTS+7vgYN8HfHLE/2EqBjjK4RBxH9SelGzKfuZysz0q
arLmIHVAp5nNOmclr3sFND3mQv2p1/+fC4Nc3jo46n1PByHDMR2qUSegyByazKQ26XMnCxDOapKs
vC6XNFXKK4gNFdn0hukbsS6We+O55iW2ycZnv8sg6bKHfi5yilVT6tZxklQKC5Vg3G9I0qFVAf6s
FcmIE9rm72EVycY4FMDUVWtswm7U0L3e7pyT1y1dEENYn6e44JlirhXhKZhV7XgM9NVRhTbPNV/r
VN7I/P0o+h+zSvWjsI/SLPacRM5Xg2BkNehz68ZoHRU+ta5mb8b62doXx4MgZGS+TEoF98ofmTLR
LzM216DlufHg9+2/Tb2EjufHlx3yJApBgE+vU3kIDSbb+it8RD0Bgn5Li0J1IBtXHXcsK9ewgtxU
5aAlXdE+xjwvoxyNowDRskDN57X1A+XKckF7c3QRubZNEBCpRfZDNXWvT0tDlsH01P8p+FTMUquh
mu/BLB1L22R78wOP10gEDGCDJ39uhCQwOlAgZhj4k5F1p5DBEGo69m9gPgb3EHrwnBLLviI1YLlt
QFcn4XWhOEflO/LYqXQovUA08Fqn9b/mGCTBKz0E/ryUwRnCIdCFwV2j25QhGfHGHHbIpBe464FP
jIeY6c4XNgqAbO/rKAzfAk4lxA0SHADsv3YEhdlD+mCKVSbiw5fynA06gVNyfhWWSGDFh/XCXJSI
XN9XqJZSjm5DXZJ7q8oHDUArN7dhBwmE62nBl14HzZzb+sDknRMWtC6Apwu7GY0mg8ZMqde9p1/6
/sAWTT7SjINx0nuYJV+239Sg8y0sekoMvgs1Q5/GjusM1bADJ1kJeIINZkHM9GOgSRk8CH5sUzYC
PHc4xJuOOwGBoIX2V0zZUFYBszoTXa2MGsgIdXzlaJMhXbep5bcaEzN/h1lSF8CRQ7gbN6SvEhlh
Nw0rlu80/3oPbwhhjtjs0//WUUsYXXYw1AC+SIJwiXklxTI0ys8S6ObR9uzibL4WzPTPZFgE02ja
L6wdcengJB06BkEsm+VpK6KB8iTWLzIkE12ATv7iD4yGSaen4H8RxloOVZOlWBwjKwKywyyOhRaZ
nn5uTq1SHpG8bGxpx/G+dqXWzRsdX4/gQVI7VnccMbSkIGSLQCux3QVR3TtUJ5DjUiQNy1PKL6mt
WEFDo+/MQj2+F6B25VPqi22OBkYJAHZ6vI4aNt8LrQvQ2PHXS93as8S3UZXKRTQoOCZu+nBzXNO0
Ietuy6v+vk3nyD5mosod3WxVGh4VFnbY6orDYeqgT3nmFesqMKbZHX4CKbgWWwbv8tWGbqebN8E0
qPGgzETqzrJ47TaTlXiQz/tvbNc2GAPw880e8ilI/fUFZ49j+8JIOzm6gKJ6ox+fPxEOClBN3QJF
4QJU5nMvSOPMJjpdASJ/iMVYK900TCDSp0s641ms6msTlDc9zCBH6tIzsXsbTHbtC/DxSxAEpQ21
eOL5NIbuejiJ7jPsiPCihmRDyVwIWDbCt+xnrHqxoqiM7JEQ6rA5EugaGlvSrnBymqDZS/+rxd0I
CejxOiFVy2+SY+m02DkLQyZmZQ13CwnpDzaBTB4QCvcnheMYaN748wU4SmEiznGL/TqiEwTp7RI2
AWMTkBJFlhAfkFRTZ30UNUjghFdvVFBMCBC6lX6fBDgYUqh1ETCpa74KpE9DXu95rbIVCOvUJzrK
B0RbpUHglsDRmKYulb1C1e8AxiLkzcyBxEEn+b/evIrOdlDZRuiiJe7jyh1K9C2LKy3AfBdVvp/B
naob1mD8PHT4eK+85d4BhkVf7zPGTl1/vD0cMs520iCvwLw7nC0UTltYu5LLbDjZWcZPFTxix1ya
JmIV/YbOU24E2MplU3dBZhxTvHliahy3Nejv8O7xVuRSE4c7zEamX/04cF/+Z4bC6sNPG74IQKwJ
fsDYm2NBNnpC0WLtQSCWJeZEtyiuo1deMBmDKuvkLu+jwrGA8SsFSS3slbrpU0kKFZt0Ad3QN4S8
q4VpGNogbBmcZRtyE273wRee3fprIklTCj1R8rZCtZkRZ7xkOeUwBP25FYHBLwOfc/O2buZi2Sam
3muVPkJlmzOp0TFhUDpjifAVsAQTffO+5iB15Y2IcU98m6ggYSluaeuaJ884waOnBmw8TEgghIS2
mmq9meUkKy+Nwi228uFm7ayQYqOHajRMW4awrZoNMizsoqCyDoCvUgz4n7UbGECiZ5sFkqdKgPsq
jlFXj6SHFBGB3iUlPV+vsosSEhZsK/6i741ILiTbAn0zh8el4CfFRdVcefbzbx6MCppoJ/oIHv0S
vkC+63A/bFgiTsGEQaXBY7JbeOxH2pLQTFd0jIuYCnJgzHiZ0DccNc53hOjSqsus4P0ll45a0Cdv
zFSJb7J9OP35SmwT9Y1EsKlImPK+tyNU249TIW0akvUwVXDJVSz2kmLtW1kJkOCi5c1C3UlhBl21
9YltCDO4Jv8chvxfoFNBkXiFxPjoA2uz+0U9hpcm7KM09n6qqHaY7S/itxUbYQyDAyYBDF2n2aED
h2Of6mAsflG3XC0k3tJOs9UbzzV5v1aF2ubbcBcJAGt/SXdxm2wQYiJSlEOorVUT4VaVWU7P0GN1
yEvkmtE8ZLM+uKN0bJdL9X8Wd4gCZh6VsCyGbVayeNvBPkZV9vxpZW6ngpBjsEbf4X/uoz8nnzqf
sUhroagC65CMnRix8oxTelQhaVmrDjSuGsfmuLtCA/rDvQfskUfNEnzF37enibv5ulwpZ/6J190L
id6i6neMU5ECB4zShCRmqjt8mTW2av3aM4cC6/9X3voQHWpn8avcMNw4Et4IMASp6ovr6BYGSJWc
YeW3lE0OpvruRGVcUauglbsKMlIKq2a/nSSnBhioN2mLUp/av1WQYgi+dKqQAOUEDThVmCSYNKbv
4KgzmkKF2q35DcwTeJCb08W7cnD+nzM9VOmuk/aP+jIS0G8rztJU7JH8Qjz3c3jxYUvDIqY89bbL
ErAIibEP/+uYfboIHblLAYoYTGq4GbqpfbB3WHeAda5M9d6e93Z4gihx3K51P8uatfH5d8pMcWFq
1Cjc5fWocDc9btI70PiInVhNmFnv1HOKAy3gIsb6nNrp9wAJuozd/6y60veEOmDwda0ib3YXdvGX
fmtS0yKo+Lm+qnQ82eogXboH4bQ1CDVV+Mu5tmVTOlE+vPBXx0u8P7zQi+jw9ztriaNbFZg31L5w
a3AFW1BFzV/bX3H8FynteyEK7igfnB/yR4rqtJsiFTm/9S9Zivx1ll0fV1mmLyFusTJDfy1lbs9f
ed3IIgWrXsMxdIFkHUPIbyUdfJmyo+mZKF5mBQuR6N90yUfUjmvnD10TjRLQw3loQlpzcct8UDmf
S7f9g73otIQ13lxhRXi4Mm3GFsTqKh/nIMJP0eZTXDOvaTVJvsXSBmBSUW3DA0ALHYGXXNuaew44
JrshSG9i/dbLJ0t81JNNuwQIF5LNolr6LArLIswPqfVWoue1FiH5/kCIFbkDqTaOFc8FXI9yDX3E
SNWeXmxryBIlzSekYO6vWfn2wMW54r+j6+fHLvjG8kX23o5v2ev1yo4WFRyf27PboeugiWIjLLtR
n3cLc6fhIdjMPl/GnC9qTOgFIYp1eOEt2mskkWg3JgOBylvwYc2EF3SmPcUMy0rJFUBBfdPNPb2N
yITvzsJ2s30maQM5hQw4iR1ciBZsp07+IZwl9joSZDIBDY5n6jUPOLEiKUt60q4QKfF/EZKG07ID
nutB6fhmbd54Z3I2eCVU5J1VEQfX/vIpiHG/qsJ88l8vxem8ZCdkRsscJOsUGWJiTPCu/J/Voy7y
1iIIWmkEhgl5ttpy/Dmwmjf7rZ5As92Iuu9MxkMQdq3CDU2I+IijTbdeJRse3HNiE4+IwvktFdGr
JaIANhKmC9mL3eqNY+Jrer86zz9q/YZkxOkxU+aostLewAt0xktglsoqRkMarSjWDI7UWNN2le7h
wg6IGlNyZHoT4KCgRRMeK7L0cc9bHAhXaO0KyM1bbVf5pZ55M65gmQRG4a1/1vQ66ekMpPzzCfIQ
umXRfF7VnEBUeKerFFGaEGfW/PYgZJoyXzc2QaeIEY4Mp4fmW57nikcIWrc5dEk+ZKUzYAmqNO50
/vMMV+hg1IGKAXw1SyR3KRj5CbPmIKlnkvECG4p+h/p5D8EbNvVnQOkvQ57YljFLSEiyTqszNwpi
DsCDVVk6dUDW2AWokv6Xz9/4CTj/yL+Nu3IWDhML06adnejfrEeKps++F1f29GaIyqwhbGbT0zVt
vuIQ+u3LB92gBXABr8s7YM44W4H7iVub0eWMNUoeqnNm3fKLijXqbd114iBITWvT6A7hNO5JVtKO
hS6n3A32fIfAbG3Yggz5PEbNL4UdYZETlwum8qU+3kDbCTNUnmMh9t8TCa7rjDiVwBYjzbs9FHPd
SpTo4safPuFyFtBFuY6B4cXYPFdg/jRf2snZOy8j4mgr5N4cDICU5oqjMoTkeBzIIHPNuJXvkPo2
OSFfDFf0MRTxcNoKDEp3B7CosAm6UpoplUNoFru/oKXfJJwqn9t0tUUJx1lpDJudFrs0b/HUcx9T
MrsCeMMluRgooZ+cKbJXLuee6uE9AddKZ9+rAi0MaG/quHkWTFK94tz2DLcjPJyPAWdjHx0V7lem
NA5jz7ImoD7DSYO0BcH1cxVGlCf8y6q9I7KEo0Zq7W71gt8olS3GhqvUu8squHpRhEnMGM/AtUDt
02j7xAY/At3GH71Rr5tneOYGaslMLDSGriazn6x7J5JgWxoOqWDZfUkdMceYAny53JsEWmEDouSs
CIvdUwJCDxlrOjzk32eqK2EJTkFMWatTIneCvzONaQkzwnY1sm/J1UkCPDwupGeT76y9TSUZico3
8f9QSZTbM+CcQ+8p3X8aosLx42z72fQFpOHr4cS6Oh4wXlDUB9qxTRU8K+HNCbjRQdDi/kRbqMij
eLf3+pwh66G+7pYRJiUFaKaqlLhLY8b0G7ia6LGvUezl7G2zBIlTOck2ZO/DmMXQIpw8unhfE1TV
0Krth/Zmyt/wXTQGYwWpPR2bm4u+7cF6e5fB1ZKaXDSmSsLfoGmegKmM/iYWVj3cJ2HOIbsxTMTX
rwmhxKJJv0AflsAmkOktK/KJf6N2w5Zu9VcxFE4WCrEdqI2FrPvSx1Q6fryr9s1Ct+Gg4N2oOgD0
Wx/65a0GXzUh1mEDaiOWQnbWVPFm3T3gwn2SirpZPg+yDuxmElYt1s4G6PnSaM8sCikbc8x+JC2Q
6u4T8LmfTLmxEqVJ7sTMbUQnm6HREMEGL2SzSVZNlDjhNU35Vf6QrDu2YneVKiDaG2ID4Q2gHeBs
KiLZtxyOw4O1T+u0qSlU4vtWdMRCOomFHW9Gx1JVNxJIiV58KWlP9aBm+OcFrpU0/4Xk4viDaqNq
VucmLBZuTYjuCcN/aJTOhlImemejIKTKx///FS/ORHNRt+X9Y0IZwJZQN/cAkEHu7gUhRfQyQE8Q
g7hfda3MOMCNMlLj+WXZHMIXSnJJexDd2L5b13086vXfEaexhEibIIj3KVU4r/cpUwpYy9BCdL1S
OtYpPyJ5gsxTHreTipbc64+FF5ObUlu7nLj088ywMELESyNzHAon85vRf7Pn8gZy3gel6iAXU/iu
BJLV0ZptiMO3R2eFY4o9WKDN29EYfQoOX2IqMIz3u1Fspw8KqiC3OYmIiIbyacDPoa4E3kO06bI7
/Keq/D640RhzOWMWGgxTEtholeNA+us7tHZ0wsrBUx2T1wEt+CqwYSyztKyAIAiVsMh/AN7165HT
l84YKFMksaxnd9KwShknrgBe9v1/MR4RAh7Gpqj1K2YwYqfJWSMSbgR8JMeR0w3eWTcknJuS7QIO
kbrz304jU2zk2sAayJkivJP8iy2Jl2+qBOs5c7SSLUf8wyOuNiJOHFdd81/oRPKE4vxxPlyDiFWv
JgqNtkV7Sq5MRw6rwD4WTje/icBiWMDYaVEqCQxOps0QyE9PV9v1IdxGgzQjdLJ0mhAH/KKfbNQw
RBA1PYIzbOUr/BNHu36bHtPjwZDyLzakXOgT7vHiLIMJIwAR9w/bLQhsUmlCeBfHyGgoD6ICtC6c
0WJqKFiuewupluil/YmvXDSsE59aMBlT0e8uEUEaKOTyJaiB8fGkIUimghUz1dYKgEFhsL/8BQmb
kJsknJgQoan3bUmUbOBQf4JDF7vP4q9TDQGNMHcaCaricFxd+IjK+lkFSFb52MxvQkIx+9RQRI+z
+HbGe2tCI9tcpg3g9yos2AP5tRKgUcBni0xhCN6PVYlQsStqzqhCKxCSreFJIVDXZqw2ZuPBV9yx
oSKtrsAmCNio+H9K9UgWGwUFQ4c4GAryToXLwQN9kN/tb4faculHOTmFW4XJ7Hel8aRoQZcOETAy
iQux4PXzxnmEWv9EvKytMj6gJslaHSjj7uW+TTCxbItLPo0WzwhbPL52r9b2g97f2FzWAO8vIKtO
pRwniHY/Mj+nVbDldgH+ZXEFUbwt2s1mRJj1WM4znG8PpQipNaeGiXcRGSRobZmP5PV2c57zyz5t
gj5Q8grahd9ogTbp0boWyHzHn8WZE+qPP0xzq1orT4+8iKG366eQXmbMliXvY5etX3W3LY3yCX4Q
QUq7B9b5PR1Xi9bjW3IabiuyXqIWeXO4ldeP2ddqtArbvxEGnJGxS3bnoZu5dU0jJkJoET1C+0E8
JrjSWRdtwmovRq4sZDyVtQAVrUXatky4eqTV/guGM78MZmIPgzHjn9D6PGAtV//NgA021Gx8NuAK
mLwmqM1MqnmfdbxwrWiT+GLSnfIwfDX4IKQ1FtbRBVN47Y2zygbXIlmk9rakUSfdtdb52eoKBUel
pXIpbm8C8w4BXYkdIjqcH+4kKY/8XoR/AbRaFfu39IIJ3mInmPHV8jXCoarr0u9TiXX4lXp8O+25
LtJBrtlQeTkqCKtPfvdN61OQ8mN0smGJ32p7kdusi7+RlGPiiJd6ZmzVq1Hqdm+dOZvXIYC3ZQ60
06EdftQEfdm9G6LJkuTwO/LRSkctJ/X0WMLQOonexcMiEmHReJt3yb6nkBpRnijmHsz4iQeo/faN
RHtVrij2yqBCnLJWgw1+YSHua8Lhb9dzHSlFvTlmo9+un6tR3x3cXCAdEjw4EwLZpiDsiBto1bGV
ILIiEPziBj5UETyffgO2Pi543ToAYg70bfiHW7GkGMgyCEu4IFmwKiDhg4jlxZMxZWV9NKpchpLR
fv7JdJjqjjo6+kPneQKYGEKCiUBCgAfbyF18Zv/ZOXg75IeBsujc8GD7woVFqs38FGLnY8PONpop
hBLS+4E+z3EPCCO9nJveekQuA8EE28hFUiwbtvNq05QwAYQOZdZ8PVH0H46PxByJmRcU0sIkTwXw
KdoZ95VR/f9VZS2P69t9v4YFLo4Ju6EklnLQex2wi5DraSxcWXD7a/FV7lLd7ilm/CEz+3k1BFQj
ogHyskxUnnDguL7YtE1z93cAxxgiRHSEzXIOPqMs9HZ2KPKD4ErlVp+qCK3n1rPzApyZ3sit0MNU
D74fw4p+lX/LrLqmzFyzAtkwr6vGx//oTPKIAEvXtfKAwfo6fyE+6KK9o3wM1F4jMjI8miA7dLFW
qJKeC2xfH3E+G34Y1bRzNEVLkfn3urF7AdJbpz3JzDT0g+LZ8+BRZEZ83/lgwuRBBdsduz9H8gGB
2vTqCQGfxuQHqmDcXZprDdFiACbFSlHr2wCxzqyHfTrFt/tHSTrpNamjpRN1RTEj7khoNJmdj1j5
IuF1w9VYahaY5Kc//Vmrvx/Qp9vcS3o8TFqVizlU+BSMJ2XrsQDa2FYOs6EHkfD/H1C/iWAdDwN+
RBuUf2iFpJOnwhvLRQHh2q7Y9Uyq97EHVinlk5fLWoMrByEeEothnlSDk7OTVzRler56JbuCCB3E
o5yVu8+ubJGsKX9Eqs1xhR6mQSku+lUMwf55lAIbnmvp7dvg6pJddzc7s8iKB9sthw/ZuBesiZ1D
3qLDfVL0SzMek1+BZQde0UhhxfvGR5SyufbvSDpmAw3fsVUaSB2UKHgg4CTWfHhRsPCsB0DaETDO
TIVtnWqza8gSihJ5g4TJwTOIcjo0Q7/Wy5CrfhTJ/ssZ80KKtPBqBwgBBy5nZzPooxi87Km5JbjB
/85lVz+BdsvwV7m4nMLtG7zlYIhDjld3X0h+mr7TbT3T9yL4iURKDG/KzKKjz475H8C8Fwq6Xw/e
2yiA1PNAyZQqSyg87et9LXkTjcCf/2GALAQukxxHVxI5YbXKgv0JzTvlonkvl6JWTHe3CmSOnavM
hX5GN7R4H3M1GTBy0p+AiqNnGrYrDbTGZJn5ooduzb9pwS2SRz8sB7NKzEi95WiJk3wZQdwWI2ks
29OzQixEVv+3jFOVLd+2EDdI8WIhKrquMGlWCaQG+AiKzMsHzBc9CubAsfnA77aruFNMh/DPKtLK
aE2l/PMuyvlQgMiDuVNgfTvtQ6T7cx+vLLOozlXTI3ThRlhO+SJ5hAKIOLK4/Wf84F8yoODZbPu/
LAe3EITl7RSzZg7iGLotP93HrT710d1rDq4Kk/CUmP99CqFPlICbEX3TtYfMpMmLZFTd/mTJvZcM
WYDQLH+L5Fkq8jmXvYMSAKesbDS1DEsBcqtm36lJlXcOjhL2AvQUQhjU67M2Czt3dVv7gX18esYf
35MjhnZMLSTUuYQQEN0c1RBpi2N1WI7/ARmq7CLtqCW/edeKNrAf8dv1kLKAeRmUJGojrupxxy4q
c52r3hqsU3ksExkwi2mDHn3dGqFq7z0M5luauFwRxknHo4NorNPpD3rMJT4ejLIpMS+R1rdXLCFg
OPDgOzItBaceUDHCyUYT/ftq0UQqTB2KENytvGJTml6y3CH+eZyOpJfTwpwK5Xc/J922+G72RCoz
wosQZK4vAibXC4gbegF2f0K1trgyqUC7dLG2rdV63qsLABYkXYyPO5DAcbzVFhBLmK0VyWl67CmY
6g4bNp4wtai1Zpzq6W9hNgof1zcNKz2y4DZt0VfHogocUcZxCJwtz/FovP5vumM93GmPT8FPa3y/
CCVVPPXUdnH1of7dt0r8D8GnuE+rdGsPTKDjjhf4XadCVP75vb7A00JTg1ynMM8hvbNNBsxzp2Sv
9MoJTA6rPhK91Omyx3dPY+9ZtHq1fX1s4SAJ/q45NoYjbo9veBB7RjjzyYVmIDubNJhZb/JFQasq
lu1vPuVARja8ZEcizbNyv0mBTB6X35kBE5l9BnrVZtJhw8pUNka5WEGGWgo59/1hw9T7L6zEhvII
Xl70QXwnpnNFO05k1uxOguACAJNskgMns+B4TD8q25rv/CZmnalZ7tRN+2UKzaBXHQM2QSGr1vgG
c6IkjmJQjF1zhpmCyDcvfYI/sgSu88WcwHyvZa49c0flaMWSiJ3TEa5ShMwOlAOG2QGwyAAdgLAG
Tv7wbDO0ZWa24/4A3/NH9ZLVJJpE7TEOr3JVDTOtVH1BM1NQInEt53Ch7ACjmVkF+WuB+AU1jc+y
KmRet5Pmdkg2cgIugUg/VobaqsTM0gRvDgHGE5zU1uBz3WC1N8uedRrYWMa84S+NTrGDEw8h63or
nm9BhHSUtRAEyChi8NVm1SwzE7ZaJtdV9clbOP+pSumrA/kDxrekNyQMlT36XRy0nmzf1ruj6Axm
21fZVEBkHxwKmcICPexdfplBGDq3pCW76WK9vwXbFkascdueO0ZFi8XSJLqyJ9cE4+xTBxv8/uBa
bvclI5Tsl2bvN/B0DOVHU9qiwHQ3CnTSeVLOKvSkxj3sEO2h4gMu9WszvbsH3U5aiR67F+J88/3k
LRE5k8ZayuoTv6SKFpbhJH4tOsM3KrlLLjebLLI8dZqS3a3aJzQfTZNhNCzrINKZX83gJpneegmV
KJMfonmsmgQAqj/omkzIFlozKPGMyKmXJWsBWTUHKC3fyFpP5w9Kpi3VyrSXnF/lySQ65AaRvjtl
49QnLjXnz++4BNYT9wbU6RcUeLb2jeywVdA9yr4vq1SqOt8OGEPz4s+9/RYkpgjOH+98QuXAmdUo
dRqzWOFRwPOQMdeKgf9s6g8YPfaSHAWG3ERowmRshDRu2eVLuxDvDXMXjP38LND10XgInf4s5MIU
I/tfDu3Cv93nJCnuy84rvyiYqP8Yniyf4oovzgVYLQr/PfyIypbACK4Srt2drRL609HRAH2n/mOB
BMKiOb+t77wPUra/2VUjoQHn4k6F6yTO+Fh+DwmwFz9NLOTgsEAmDM2W3u4sG3FsUn360QUAJ0qs
6uVFVtfDcVP4kUAikCFPac0xdz+KQwhVjNDe4FPwZHmfRQ7aAE/twEarmqUMGjLbJMMO+Nwr9h8O
RQaNN/HIqX7s5Kroay/LLpbkPpqEfuNsmmlF7kSKUjHW1uUZ/YPogavT514dy/aUyfAjkSbHdXhO
AjSrqiLOm7XB2AUP726RT36wPxQPnzWQA4hIibdD5+vKgaBoKKH8Z3xinUQEWTPuJxghVFg4gwgf
3l376xxnJjAT6nf/MEUG7BHsAfmrii3jHwPfSLMF6TtFYr1c9oweiyQwT8WcqSkI0Grlq6u7opy8
ZgethomgMvI4+dFTA7+OQLl0EEfPeP+z/k9+9Qdzqyb4CMHU8mFt1KJDwatJ1gvNWoEUeiLZVw8n
82XaC6iC+bQE5xIviRza0RNCVuEqqzFH8XIoqKIRYnp8KdfP6jfPbfii4QpLZniqhRSFX9dTVFim
oA162ppRfFNP5WacoOpUs5OV0Fjt1qDjt5FSMwim6twC6ysb31g2mJkDyluz6+y+q1MOn1Y2tqRw
YbTmPwDnTwo3811xH04LZU+dW53ZnV5GYG0yYFZVercKLb/gfGuGg+lDb+V1hM4+VJHd8NcKfIH8
w/y5pjLiyGEJ0NSod4hQVR5Xk3nmcMWmNSIqIBWNaG9kcmFenP490Q8TvGIXEHTkem8WRTuYZMQV
6nC+1HrYTK7iL+/x20dJvt8XNfgResJ7IB+1z/Cmj750GLwI0K5rMQeLd2l2kfzentK6OTdeSg9F
GK675QjrTWTVZyXYJSeEELJJBdOW5jeU67Ed7tkVSyOVaahdZ1W0YUS6Yaf8+thfcS77rd9OPgj4
8fkU2yGzfEvu6gFfgDdPaltRBX4OKlXyle19nT7hQ6kLqddmK89hcVwyhpS/XRLTYSu24ljxaAwm
LONRO1qT9mUkAtB2rcX93EHcKH22Jr+j4+b1ihnXtq6SCa3VjY5/d97CH06n/vMxkGau/+S7WXdl
nfC2BaSMaqHRxSXhPD4w5Tu0EhCgeJe3CHGG8wtoVY0PBJ+0V/DSwM9FBMPOJRUXoxt2Hv7ppvio
he+Cs1rapSraEgECdogClfoSffEvVK37CDG3n823tpconiLTXqYeWUVZgkwvnmPQTy2e89lxrt6A
rIvF7f9NuFXTIS5X1NCweS/Gs/5ktv0jiMDSLm+OAtWSamS6jyspxLA+0gBZnnsyjXbA6LPzYW9K
OO6dRWT8RcyYdBpKaKq6tUBLAPKI6uv3ob+sdTitOY6HO4bNwOVUDn3WoGsfD/VXI0PbMsRkTLYn
Q5Oiv2fC9YxnngUKdAj2XRzn4Joz1ZjhUjg5EyDkTdIk34Q6F9bnHPCeiO4RN8CtyLoH7hc+QaKA
NN3gcCIZGau4Q/EjeWA2s5oIxtXHkO9CoHr9FwlXB86mhbrzwncA6CSrdHCLSyJ8H9B99WrgBUTD
gVABnaKRajHO8ms/AUY+qcI6n1M3fOn/LTT54yg2YjDmU4TuRxyoTq9dIbeeHq6/wWPN4psy/hu5
nDiwDmdu+PS6WaAnyhKrNP9fQ94WLke0QDrTwZWhVXbOevOScPJJcGhEEpkVGQ7x5D3yHBo+JLnz
hFrpI7SiCBMTq889XnjhAnL+ODHzMj6OtObqmSFl1zQZl/wtjS+9eHl8TQCDdmwDQ2KVucOVOrAr
UFlPk+88I9J+HuhVbtbsrpLmD+ZfDonVbP2gUxaGHA7nhYbeKXsO8BbMYQgMfry0pMpGbfW+JDSm
8qYP1X5nue6RI+2cDRYJ8EwgoHMMB8lQe6tN5tJjJ8pG6qVBQwgU1lsrXV8iLjwNWw+4LfM6V7ei
rgiyPw463j2AT6bjvai9NhcUzUuDSKupO6UIawaymq41nmxvNPFQwCDBNtXfermd3OvLFl/72Roj
pbXfjX9qtJ5OvOPNPyGv/z5XjeQQU+hHMMAncznbWtalzY623RIoKuUmEm2PuP5IQVLvSM9N/JvP
7ZqyyQ9mQd98C3UZKwFfqYyKWHPwVXmM3aJiTG8Y5uouLuPXpiOnt276P+prYndbPpCTpvdYktZ8
K3xPCn4DoarE32um3Tn1CMAwOXRAqEY5BscXzUzBi824h8fVbF7P/yU5e3o2FZw3Q9HrNfzQNT9N
MIyMxP79cJWC65FC02qCAPbo6uiflRehs9T9VBhQ1YJQTdK0fEoY/ZKywYpBTi5l/Ov8ygD24CAC
xVfdFKSXwZqOo8FXc6IDQh6IZJu1lRs/ydVkcYZF09p7ZH7cg9yZBKKqy7MOqQ3/FnJMWtjwcd5L
vQeoPpT8XcIStTSQVV5WVMkmb6aCE+56XLEWqicYBGoE6vW5jntPsNCy2agNPWpi+1/72ZuHSl8s
ms3kl6qTyeYu0cgL3i7v7IHxKOG7DgfbR9+YaUlqjZU8flm+fr70ugTV6lGCgoZ8Xwejb/vA8jZF
de+uKFtoGbiSEsZbeil7CeMCCvGlwDcC4OxEru3w8bDbFuk5ZP8j2USvnI+IWpDO3dmZKWqnZYXr
Re4GnYg4PpLzLTKKYgHR4RK/HRYBchsO8jS4VZ9wCQVC1U02gNXvG0zHc4qk7s8w06FVywSyqWPQ
yAD2wAYbSTN2SGpFw3EMy5MGYlAj99jJZdFHwSfSUgHrYw3WvHanuYUrjKd5qn+3noD2T1MncaIz
gaWrspa+YDkpUsgk0+o+hbgzWbl/9HjixJo+KYb2RiIdRJXGJ25AU06Aaiki5MCvi3py43a5cf6J
wX9lB9yOHR7C9S50yQNlFFA1Wwwu9Kq/gql5FXCbA5pRiiEfd9sEjIaVM/QBOkXmpwYJrRZJzhcW
JmG1cE3FAPIhhX52VqDMNCOQGGI2ArMcYrRmDyhfMl5Qtw4gTIguNBH0EwZ6BYm+ODufuhfAsf40
4/VseYcs0UwsxqX7temgY4V803NoE7ZLAjrlJ0ERj9OEWvXZm/OhPxNS8urXDpmY3FaJ5Day17cF
3sVRa3fG9VGNK7T0U134cziMoeaWB8F2PEPAG1oiH+iIyLU/956fs+uCwRQfpXc2l1CnCug1qye4
cmm2KcHQe6vPoydEFNbGYbjJZiNQweFH/uQSJKQU5x3PU+weUufHtMLfpn5rfdQ71kH+ql6lQmL8
zftYk+1/0XgYUPQtSUqPDni8WbLa4FdbkHAjUgAlwW50EXYBbqlc6Jj0Tqtzgjf66mn5Dhxtu9Uf
7vtueWCPNatmtFAYWNjAgLo2GD3DEFgXiAXcXLozyBKzEvSP4vH8b1buM6sAvGbJw/fSJeuFcXEx
nrug4YH8hOkDwLvLrQbZwdFumgTA1PUok2zp4IOG94iRvS+lw1rPpCgY684XtlTBvG+wSgzw5IqA
l3fJY0g0WSjCtH0hSQYY1zrRk8vKBGzN8CqQqVcB2EG2wS8+heKb+OcxTurUicRr4zrrIXemTTh2
540JmWmnIeCwsXsJsE3o0kYA7g3/pCQpHC1dUpNRS6KUKI3h0/P/cgYohJ5BcP6FKXS1XkKfULk0
fopi0hC1WW1etdnYAhj+vnnyeb11dzh+LjDktYN13wbwO2Rrb7TEaJJ+5DDJMXC4F9yW15RWEyVW
dY0q3LPq5MPWt7iQ95IjBU9Zti3Gb7HxiO61BB5cb75DFlEwe/ZKR66jwueBtbxzi9UHhZcWSmQH
eEB7I70MH0z2TxdJQjMCuJMVLHSso4X67fU+VQJI9aF/ORF1/BF4Db49WYQ94PK983YbErbjiHLZ
M7qsMvDn0874w2Be0LlqyVSk08QRoKFvNBoygaFCu4bE016UAgQKib4SmxAHGkCF8EzKdWHtws4A
x/wkmUz4QuLV2JHo3+HV78IRFSOl0nP1+Y/OtHIQVXGZHfXmK2C/8GvHq76sG5f6nMi2WKn1sdQM
5M2MbYTprYE/wvsNz/HW9o1Ok/8dPVoA0ng4RXcZJtHOLpF/0Lxp2Z3uzICJbgFkyovC7o8EjDYu
bB79Q47E5HVPE2+C8AMNgQM4H58RR3aGGQBdjkgc4s2ZL4gg9vYiOkMNNcegZ774zCOEPKrHzkcs
1iavX6NG34quGAZd3C7Iop4B3dty4rktKFlzC9IDaGfvFJNMA3tkKerCo7Ro0yZ/z7WtDxRtRghJ
yf9OUGd++Npruy2mabWAUYT3rw/c/BlJtiAKCZQDGkU9ah24TvZQND45M8Tp9oZfH2/2YRcRXG4n
38j01ZaOVT3S0cinx86x/VhZgK3qMV8brtak69Lcjmc6QMysrgO5bv6pDXPYD77TdYHJCrpOwwz0
gn8C8xI5NRHXeNZ13Y7J0PMfdWMcP8wIhbcm2CUAYCyFJLSyt05e0QhcrpfwthVFCeiOAw/M0gVO
00Tv6AEuNseCVRaGYoQM04J6Dn8Ffl692c8x9HeMwVzEFAyOjD/kWGz7tM1PecrUb0pAU2Q8iQh8
KxuoLmxxlUMiUAbaMAV740+CirKAxPQr07fZrYCnJPJOL77HCMJF5J5VZP+tB2gkhTgF0rYATPZ+
m1d0mDAjk3r3YjRMOZ1umXtzFFX5ji1CiRGj0dmCxbmaodU9M29qBBBmngaNcjxlwnKVn4yyjYca
AFgseqrmC9BOpJRyb12eEZMoTPv78hyiBwIQxiTSlPHOhtcguVHtmhRDN4Q2qf2xIBRFmRSK1DI/
rEdR0ThjPY3+VxqRCFj6Au1QSZC8zNQPYqf+rjLXqR0pQcT3hnRUsFiNG6LWWPV59+c5tTtyt/4W
pLWhek0v7KjspF+lEsif2Om7TpvFqgOxsqd3du3C+YuP/LQGXjE9AmvxOB+638xzxDTkZmlIvFw4
twQ7sAdgiwKGiseI7khy5LAWR+8/3yXjwthkPbgFD3ehFbqK5A97KsXZBpB1NgfmC8/pmxUDLKHL
vHzDVANfDfk9Kao99X7MKVPcZI8gtIdmojIbK/529MRZv1wbXHEvJx1IW6oAzZGPtLFTpAYisgEh
5lqk/h1oq53Qy89hDjVyP8H7MOI7P6zmwIOoGu/FwMlw+r/Io4KHjLoiprIDeqoc1l4a9ezPgqP9
FldwgIRIE13CBQcUD3PlR/Aul89G3PLdahCX6hN/Hm/r8Lbzhxe2kg2bpYjRwht+7JEKFlj0SLtS
X65wmVGwrueKz9oYI/puxdIeJAFRL48tgkyxZT6MlpfhZpFThyX5s6tgcjLPCHEBasEKA6bN+nO7
2i71wrO5X358zUKWMK9YXC7m+qCqaVS0h6bUwD7ziUIl8nwZ+4mkc3stnJSPdWv4k+q5QPdCJdjo
PezFWpMKutl6o2xu4LMHSj9jzB3fMZOYM51jSIFO04fgLA6OV+df+6qpBWSpdcsShPcXeH9QQtIW
a0I6O9NFueyY1IX6xq3F4ukMxkzbxA1fvO/aSvYg1qpK1D0x/xHyAHUBGPord8ZWMK44yWIO9AKl
bkFwqljcMXgYmVoymXDVa4B08Nr5WR6RfueVbVoAQkyFcKMhEgEHogMZFTNgI42rY6Bx+4ZqYcZ3
rrs82nwBPDT15ExIoqsA1uz5hEXgfas0gwvOYTZPVgoh8qHo2oFrPF4Xfxl3G87vTQfJ7x0mb/Zc
Jni/clVDhwSueS0TrkONpwi2sWUsHUTUfc0UCAesHre/5Oi6RNuP5O1igse7ovOyTqQe4/KjxHKm
Gp6XR3HbpcMz76GzPYdDZxLFEnhP6M8cSA4Px5JxAL5ljKnANHjks04Y+tgW8PY49kODNnOlmqcp
XBW30Fo1RwQ2yYL1ezNEDm9G8hfuiSI3C9bhD/DtU/1AtvlCMOzOaDrU2sBaA52g7KzV9jpmwkUl
wzzjsyuowY8icjUMCH0X6plDM+hbeTWLLrVYiBF+yfUEWTEk+ZzlL+BpoGR1OG7ikq9GbfIa0RcF
1AoYOE5lzhljqBA8iunZngVRz7enpJ+IVjPVTKkKduB/qYX2vpObK4Ukk1cHshBc2lZOL4V0HPTh
mhMghhsMObJMYdsu5YT89pm3On6InJ4U4gJhic5ZzELZaqCktEUsvtuccV1XH+cfyvUQgkBHqwUc
EHx4D6CK+TkEpis8GNMWwCdROv8JWSMKdsxhzy/HP4e3SJuzNs+uunU6RD8ms8JCL0aFRfWsx+Za
IwyzEGXHf+tVptlEPWVXSrlnl7Uteir0uXjd9Ur57/4GF34Wpr+1aH3pJud9u4t7tHdbZuoidOom
NKMGR73Tlo+NsAgqZk7sRA+LThjCIrZDjEJtdeDsu99mspdHsMW/r4ayuIXWfy/r80LBBw7ODzuw
hhetUwXbeXrULK+7o+Epzdu6NmgaY/Yd1WfFUEuoz2uS0etkVYkxF7ExOgo/Dl8iZ3fm/fQ++5Mk
DGRAE1PG2RTrlNV7GQz8V+lNOMeYQABeB/wdT9TDKrqU+zL1FHxmozahVTUieuP1jxkgRYBQv9o1
tQVNbE1glPQjCDIPg4zXa/8HN5X9ZlupeYwRDEZB8toNI+7KjYkyxSDzevbBl1PYw5+MfkPe93z8
hWai7CBc4djVySGiTZ2Iy7j6Tfux5RCLJkJMgI7KHqKizPB6DxSNFMCB3lV6QRJCjLU0bJvAEyEG
FFARp8P5K4PIGiI6NV4mwBk7+06pu6vudfKfW2RHnlglP9Dzzv12AM1IS8FditKrJp2WjJv/oFRJ
U/h12BcfHyTdl7VZ8iqUcnoWPtGp+Cp9bJ6BXnw5ZU09Lu0nzhpktGFQ8EPFRI0r+/UGjZBSN1mT
IOp2tZKSMFhso+jTUhI6Ve+Fwd64+MVVDOsRNhPR4onWeRX5/M87JxyikZqmuIa/psxUWYeqnMUR
4qzvqixnEdpSSi+xkOi6riiQ5y9uW5AUSfu2aoSsLbDxOfV1qss4Qh6CK5DyjMfVtvBgb69/gsyY
FArse/nwubdsm7IFFkzgRCn05Cnq40W0LQwJQiJ3uvykAKhDzH7yhuodtD6r3Cnn6mwal58U1EXx
XaFqFr2Alw1cwsZBewEyFa7oNugWtnGbFGNerjveZfRuwW6WnUhT0u6dIo9AWPQ4LcjKMbFLWoSY
DGjHK7C63iqalD9nbc0bQ1ZHpYgzOk/2blyZ4aOPkN4rrHMSXZWanhP8nvIKASAAs/Q/C3Bziu4J
6V9+nPQ7RtAmGK98moip7WHHArgUAbOI32lrbQoykW+fEfHzAKlw8lDPV8zPILC5bBZbVDMcFIOo
opvKncitgrKTuJvZkOa760OLkITpXMGk/ichcvAmOpyc4sKibQRyWC+/YdAbStwgNnIohGQQFRNt
ggnW323B/ypuyefw0r8g8Ga2QHfomE7yVoCfT133SmZX1oqUSWlCvNQXAReqRCBQCRAs3SszPsj/
3OPYiFarIY/7yxtSCSxQVl9HaZ8MJVXwQPU0w18sOAqVDwwiwN0EgegQEVN0zYqpMT6X3lcE/Ytz
Y6Sx6nRruokoD1MQtsm7k6ExZF2ZGrvvFgwZ2AKmcJfdWsXlQjSmchudM6h2pLBvP7NgCaAo9T5d
KLSWV0wb+TSLNpV/Gq9os4DfhX41nJk819YQT+P5h/3nowTmM39joB7LSX71Tf2xoOSNN7T1kuCZ
hJsBpeB5+4DWl9FyTcFzO3jJd9C9fdQtBLb102Jb453YccdUjr6t0PxUUnzGKs5OE2NIBR5XPVTH
bzse1gcnCpaidjxNOounr8tPvXwwCsSfinTOS+2O1kkTwr3oGS/DqDruWu/p6W+ewplzUxc0XYKK
qOw/RO09ieztQiK9BgBWpDWqIJTScnLkZhyVYci9yRUhjb8UFnkI7bWiTfGOwis0eoVbaIrf5mKE
n3LrbAXCIodHDrcd3NAOXCSKlwTrRkzcLpjSLqVL4BmpMAAdBmdu+sjMx+twVe6Ket5CF+mH39fz
MabMeFeoz8HUBfXBXEyWzHqiXHa3v2WbJhKApvKKUYJdvaBBBUyMD6NAgOJd5d1BM+5J4L9ZOmNe
MhpI+RaQ/atc9JTS1XdOZwLzJxAHBZUk6F7ssCzPpbIBVVDMkDyeWH8es7wvdSy+HxSyZ2oyWL5w
+hNYih1OOZnXvh8VGcdFQ6IjD15ZTJjqi3NSiqG37rUUh4dHH3xqzBd6aaG3Ckwy+A+z22deTI07
CGIgdMdV4EGo7ATrTKYN3HoFN1VqOkXqofQ24jGJgv5QruRhhxK+tFi4g0b6XHwc71xfz9ZlHn3n
z73z/D6hBQPW4JQDSqcrU7M1mCrA9dnO1vv8ezsCLoqjJy6t3DhUm180WsNAPeIm+mtSuh3qpRz1
W3Jam2YGYBCvzi7cdkuRu4J+SRNfR92HDaye0Yrr7NeU72CBuOZOdDsBhKZN/0o7onAOOAfcoF/7
wk4GZXaF90Tbf7xEzDK8aGHCIxoA9yuyJuzVtTIOkx/pIGppK1BPIUvBiBF+xdkpWgcvdW9pYYIk
nbxQpblGNp365gF75hNTVaaCFqVEnvfjYxH4VmfsHiUSBjYNAUy9Cl+SyoXsAfMUZ8N1OQccC1TP
Y/s6pobafhPJj6Y2WBVkA/or6W/1lthEKADMyipik6+H/kBZ139H3GW2CJ9aOYo+iXiR/ii4t0pf
6DNSuIrQ54UdI6eZFGq42uLM+qhyG6PGqhzRX8b4OaxB/Vi0NpPZ9IFfXa02NjtI6j7mmJsy97dJ
ifcEJsloIiju7rKoQy4XEU4rrFpD7HVcMV9gVrFtr+yAthOjIvmcOuxyJH5fKQ9tgI3H1IqDYUId
Gy0YBPH1rUu5wrpPyMLwu6T5RRJRDjJlBm9Gqd09O+SwWuo+vXR1GDYsv2kjQ0yWnTWTNirWOtaM
eqyrK7bn4d1olZz7lLokK7xKQtMpwfrIfxYCE1NI4SmzzgBR3A7IN5ytDEZTIgjc5uhCG6DScfpz
wzpMCGMBA1UVwfuA5wiKyiFxgBV8xi4vCvlsVJvSnpuuAC7j0x5apRz5hvAflKCx0TMyCFXyuSGY
MWoiN8hla4PnLzROiGjfL8UJCVbMO2w6f/yjrOYOMRUVxauNQuomYusznDx4GsYe2gWUxeK9wy8t
Qjjaa7d1f8BbRgCZSCNt+1Ac3W2LZMfkFOVmZM1gRNerHbx0hoxn/rO0SIBb5Jd9eW14yAZjffQO
Jacu0i9I1GQczPSMtEgxyGjnySx04qqPx8gcYB7EILlUM9PffEUgkqThG2xoLBvRmQHzotfLTwA2
sCqw/r4h8+5YnRmlRIHaPdCjVlR/+k32h+JteCoPixcG12L64UMqjXnxGuViPV8qGqWNvKXuku7I
ne3oMyRLKc1yecLzGI3SEoweaGLi7BwHzcmMlMlFO7MlQY+wQbI7wPblWbfMozrMj4/VeUWocwuZ
KXMZ2GWp9FV+bKJ/S3rvgzDgIZvJcbrCevDPOOSBca3c3PSEXvRlOw1ThreXz7xNYo4nk9JHZ6IH
MdcAdhnVRIL5XZ2L3d9XkwTDspKzB6Lfw7kndn4MPGVv+Gye8t4djaUa3R3vlhxkRvm8L6JJfu/o
M0Dpd7WYsNVLPfnLUC4gErSS8CfMfmXZA6yQ0J6isAdCMtJpC2Tf9zcgAOx5iWPhcQMitHXLpldC
HoLiXn0t+Qn7weuMzg4xpHP9ut72x8mJybmyxgZ3Y36ueTY/X21aBidG530GpiILHNKxX/MGRYor
fr47OeWDE0RwLlG+Idkai0ZUwbIxBRcV7UMzoxvsZhNidrIXriNSoXNvig98HIc+8YEP9enqwax4
dkGSpwiKCSa0sLlAL3rrUGJvge7La95YJwW8cx6OnK2/CGtQhXwp5bxabi4ut8nMvFrvDkCD5N1K
F0bIMDyung2QdP+7LZknubi5K1vDMd5+UJ/J1i9caqdN+GBvTUi/ZyMvbrNCIstzSYCQKOu3x6Xv
hV4vTJsICld6arPlxfLskKU+TolYiw3xHTmwASf8ZtXN/moA5DgThWmNKBhz7WiRwjgDRl22EKYa
kRCW+wauId/AKI4500K0H2MetCRRc+dscdgflxtObDfIQHvxsggzwfvxvuR6pwRZ4fwkxtknfI52
dqnUjsQaCsvj9vp9TXnSrED9fKsvG9Frwi9dQXumIUt/G0EkJInxYwlJ3S+skSILHhSlsDAFv1Ei
0qQHVWGWOh9LHouaX77on5VcuMQu5vBgzf+/va0yZDPZu2qPmYmsYst9wkinyUpXvwqB4sPMtoC6
dres7v/sBTWftAGktudWV3oGAywJIEDAMmBgK4sCvow/NG8G6dj84t1QjB8+TwZgvgGxw0BS1rpy
fE1gDF044jffAfmEIylDJ8tJAu9Qa+CZ9SJ6LN5Q8d+c9vz9DZ10jFcQjI/DC0v2mV5qyJv2+auW
Er2PWD6TNu+i49vtrHLIMgOWLnx6wjhMFDKGFSwnvmMuV+DpflgCU6WQSP+Xz2N0JcgmpdzNgsqM
x9OnmikiDHbjF8HIS3wvzE53bZbJExo1jHxlEx2MTLZVsJm24hwBahHmb3jlsFOcoefHE0UIO/q3
Kfs4v2onGzGC90veW308RnMWqHdhRZgEG82p8TrpsUvNdmNLK0lJ7IeEp1qzBU2ezRjgxnp2uLtY
/ygIIdTsVI7wwWC6U3U6hmyupjQk2hNJHivxKdXabMID4pRt3YcpqO7hxKbhlFUcBIVhPGR4PKLT
W5Tj3CHUf/Sedk5UXH5ZCxSrqOI9yrBJxg0/RuqfJqqQYp5NPrYB/SvdidJxSh3OLmCOmpfsaK5r
QhpLyFlT+aBorym6ThjMbowwfo8lYEAhwRGWNGlCXACD6UouURd4CjvDvus0+oUMvWh0ezNM96WC
jlXPWp+JJHIUnRAiQfCOEWKFYuhXSQ7JDVZgoDoH7c2UULu+AG07uIRyW1QpMawuxDjp4BqyrbtU
PWpHOCrd+OZT0YvLIohmUHvZ5z3bLtptoK0lzXwyieGpopXhm/jnE47mxQv4tENqpyglqoGXNZn5
UftMgvc3aRDxCQbqwAmh2FHqmLPyGNXwdB0FHdU3hB2WMMjtEQ+laLiuzUfvTmF5jyEuqz5Vgovc
7IzpGSAbP2qTvohoYnGYoepSejES5/xh5Z8wKlgHsHJ4Eiz6XRrOPNGUc8zTZhwcSxnPnYOqGz0S
ykkcsSZb3Um5/plQProDYDm5q+mFFwUZnazGw/UNJebs6SCk0FRzxw62AvJ9O2vQd1qddmyjnLTM
eCCGZ2ultM8Ku0uc2CuGwN7c5S0EenGMGWU9dE2NWFBLpl7PthGMFXAUoM3IJ84fpezPexE+Q9C5
w7teOPpO7obs5UGYKDF/pzG1BgrraYlFQ9RlJwp2FCzFlpYeCHDI1kR0decAoXBfCqviohgcCOtk
94nnFlcbft8/eXfh7LoEM6S//ti9xPr2dDIh6GZNlIxZ140bTfQ944Osu85+7xvPNfGKJjbOf2oY
uyqPvhIJCUMMw7aJuIG/Cp1xs01b0Lc6ygEJjePSQAw0y7cPKBEchFgbk1d4Y/re2xARrY2cXXhr
Agu/Y22npezIQnu/vopLkzhe38CUHAtslMzHim2gWhb56vpZD0wsNuaYNJzrWo2lA06BESQGgxtD
i8V68kY7ConE0/NpH7Zfjv9LzCrI+BVoMXPM3MJinEBOMbW3rq9HnX/HQSU89K/X5Zyqy7HoBwtT
h/CvgrruJfCNppuBH2WJGSIq3cpxR0DVGTvVUjJekC3lQGbGUfeDik+gt5BvDzw7OHglzCWiOZlv
NqoQfrjG/ht8zolk9ckwGOqPaG/u//iL2krhhWRfgQk/Cs3UNsaW0r1rEaCyro5fOxou4t14tcVM
H4jTJtW8tBP/3gYb19OqCb0e9PCGlJ+jUJj4eCAs2FvjuJd2JdtRz521lXjmM8wzpcoAUMq5jv7p
rltQsrEy2mvSeC8nLGK4Mqj4eAV7nnzNh674mReadRjOj0wjpzY7bgJJVmkPzkh2DcubsirwiHzQ
w9DeAf52Q0kCF3NGeRc7JRQA9uUugLeoTvwMpyp78WhWKRoEbj3GgPHrkDmON2CkR1Mi8FpIzKff
P653073cSPMYCANEsibMLx8eOIH1dVww+XqZZbJy4JdLwtcm/qtg+DFe4TJK0xc4zA3PmdePHP+A
yWq5+Jy/V5qgXVtk6ww4UqKcHwUTg9kkjswaf+oLDYMNlFFPcJIN34iuQ6QgEve2cKSssSadL/Jl
0WsanLZ3BmLw3oux7Fggeuxq5uyBTcHyU9YMseNjxZQ/MeEYEjwYuVP+SZ/pFFrL1RPRwmACQuJX
tA6a6fIdZQ0QuEfjaKuYqHcaYpnR0hcy0gKjgi1bbZX2FmvC7DinJM0GEjAn4Fq8Ei5/nL7Nejxy
4mKE2ginkPrt/LHEUvJgOmxXs5FxQjcyQrY6HM7hFPnkQ/zxNsLWTCnndD3YeIKVWXWHBsUF5pRj
+d6JUQE9PyLMF1vruWbFTJ5Ro0LpgKUQmEkpyIfR1x7Q48PXcuXYgkdbumCsfUSTaII2ZYEck9wx
Kap98BErqEoBeKpuNEMTc5eH1bEfGxtlvV7ykFD1X9DyKIjkhKRNerY9gwc+kslCrOkXVFpgEo0E
copiYdmX6y0SGF/56WKlmvg0MA6joz74WReJ/550oWY21G5P9e3V0wpH4/eqlKfDirjnrUYFrZ9K
iXsgFPNBHSEp7Qv4ZozWWqDCtXgwMeyoAHNyaJDO0H6kU9GAKe7/KcdMhJEJtj92InMOXUwS3o9H
40PfD2I5UVYIGT0jnPCejAh20d22pTRNq88GMq6DOrX/W7+BJdZQjzy5Bx26cSq9NwSjvK09BChJ
Lj+RvZ6Oxg112tul8cgHAaugEuVOfn2Fk0p//78rXrBOcopWjxqPJatpkt3yywfF3JJzLaXxcGAX
8pJgpj/upLxDkV9bN8OL0DIhbgxYuVPk/t7kAIMILjK30bpileWJfQdKrriy6KnkG55oZFWp88Cg
59bG5GtIa6OEL8M0H2iKc1CnJ3DkBILSSsJZTCdWOjGl8TGBZRNfc9oqnKsSduOrXNrqZpXJRRBV
/csqgDT+qSBrcY+CSE3Ey7txUfpDOkBp2tKFs7AU6MX7sVLOvjT9t+a4fOIiL20ZL4URaObkvENN
yHV6nIXug/lrcaBk77LewLd2CHVSv8T4EQQWuIUAnIAxHfrmZtUxkyUYqC3aA3pL2kkPr2oVWRO+
gE/I/lMs06zWNA8f05Asf+GKPXuzCZmRluQwKaWj9wCesGhu4s0H3I6HfRhKh/FZ6sObBYjhkUp4
F4mI6qmKspnkUfW3jSimf5y3eiC0u5aoNYd6kZpraN9KBDMeM8SEvY7gDx2dEqzfpPklerV45CPn
DQ4p3VZTrQ1npnRF0wxPxiYkhQkSVy/jVwGxG/dYftkWQt+Rz9WjqUME0PmIlt3s0ljUwdtuTwmj
odh4MzpZZ+I1u88vHkqbEJR0Tguh9W5opbbgYKj2qCwV550lNU2QDMX2oiM7yvYSdr06EKLoQMaT
BpqoINo3JSjJfjDfBrh5dRCMAfx/eYg38tbNOfEcxRzKeaQoXmLaKh+voqcayDWU5oXCPEKNHl2S
Hr1VeHmIIPrgzB64vs4h58Hl9gagjNm9CU7ytkXAKyTMFJJIybUPMcN/piIrbRB0T1uSjmnp7/yL
srImyDieLrcSKkIifaFDftJ3mrr0Yom8rCUF6jErTvlYiT8mbqX9lA6/mRvFKFp86/pW/dgnRwiT
EiLQx6mpSi8gce15NsYJlg9OC71y8GdnxKKzXAOMyiU9wQZUrKJg0irTiEogQnq1e78goCRXK3L6
C46n1kzzNSXraBPmxQS6cHqRVIyt1muMpZSYVlwKnP0AS/5aPc+pX5bqsbpR4/sYC/bSKnjeVmUA
YtoKPUQnb7+hhvDaVNESWTwFRC9KKhaz+WvD9VySBhTwRIE9z+QbSGYRI42GPQvbRyzE9lBEQTop
IBzUxwyrQeQY+Y2zzN2ajeFXMrEXhOhhNbFQtX5VKTwwAoYf5S1slmdgOAPr/8xDctDh0vQWg0Ku
WDPbQH2/WwTC2IC6ae6vJkLrFjb9m7y+fB2KcO4ICTbFotRqmBxSxpLCiHWT1pV04ALwGSFWJgCN
IBBKssAMd5IVARUogga0t43PlECUJ7xDYFeZW+GwfnxphcVLZKhsEEsrZWM0jUcecfpFDxhDTGp/
xdRjs2fpHpgWyyzmDg1Y6ftRxAyuOfln4KyzHdVAfhYE2w6np070w9wkB0z2nMb9ae5VWwqYm59y
JKY7BOyZK2/ssKvAY01tjlEp32sFiZsGbQnLSVDqO4W/ukzvTC+BdoC9EtjmQ5DHuz37O1O+CQWN
W5c8Wt0xLAVApBvJaKvEHIN9aWLzY/8GyBPUgDaZ8E2elV1dk6CCwMdHCvw8ndg31D9aF/TM4kQf
Mo01+yP5SJ0g35gUkUYxBQ5yE+txHgNbDhbPLjDL1wmS+zlvYq88mrMbk947Z0N0u0rqOo1uQLw4
Aa1BNEY+ruH01emQI3c5KVmUun2ACpANGCK0fI2t0k1RrnxGUNYoL5pi/AuG33LNUlx4WAK7UHV4
k5Ick57yaodIH2/Lr25go0Ou+Clb9LrDuir/SCeM5IxUc8lYj1OLc+W778jou8sLYd8TbY/Wln5d
4K04wOmRRZcAMfcbqBeVnV9akEnGVEc8wyFQQhXsI5gdty0KlgSbWOKv8n2zCWHaOVMNCd5nZTTg
uTHTJkAIrOhM/a19ifyJZk4MmQ7aqlSW3KMngwOHYVWPaJ/eYMn+jxDGybN860EK4OdIvQMy2ZVt
1QMofXZk0fPScdUmZNnqDqSIJZc0QHhP1z7TdVJaaZm6ayOy4cHSBQ6noy21K1OgWDtY3l+HQCdR
Ec7kJhB9xGkYgGRX08bKrcBwaBqtZpplxzxS8U2zw2x2x1tb70cAQUfLWC54mg+bjH90NrEcvhbn
2GRuKQmqaX4NZLELOa16JAectHuHUzqDH22YaDbJ+FH4qqrTAhbRYGvxFxuD4szr2F+g/PtXqFCQ
WWCn9f9bRP1int98mDZ8nhcVmgt4mGaOC/X04Uk4nUD/FITt/Q1H4UdjSYRHNFOl+qiimczIOe+7
q4ETQwtR9pR3UgPYgYFhkSEf0EjA7ZYvEf/6jaZXOnjAWs6f+v00ciZ8HG5aNXpoCY56l+mDIIP6
UN2v6p5/eszZx7UXPvzyaz1HWCnq7tHnXiy/HcockAL9cY1136BxtGUWbrJl7VOiHAUtD4mWuAEE
N6DkAjuwowNIwl3D1JXIowcSHB9+ug0xZUxe8EBMhabJJrFYULBM+JmQK34ZQ7+yNkZZ+ziHgWom
JUD7izFd33RYGEA0qNlA2Iq20T/eQDU0EYNRoJcsi2kBtRnb1dpOlYtDSwavzYRjod3ZILw05SOi
VHKwsrHh9YRW7AKSp3hRQN8E3IIXCoHb1pRUQXeYvuulpezwcxdR/tdrqnh0OJ7nTGFzyJl2mgN2
nUXYxUfyV26Hxz0XlR3gCpAIPPpeF4prhzJro8lnkDLqdmEkl31hRJBf/9uIw+KE74WwI7qPsyHQ
lxlMq88yPuqQuyxqQ827w5m9pjkflLkFtIiITV5VZrfy3oVsuJ3UMyo5ins4gwIR/H7OKcKa+Fhh
hX+m0lE1Ncew8OpcYCIEKPnIhj5vEYbwTq4AnLGQU0RXOqOKfrM2KvDdrR4N+BVXgvsOT4pW0K28
mzZBAxZ+KodBVwd0WXeLOVwpW0M3/cOkSznAwsEylVKDNDHC5NmI5kDuq7Z+OyJZZLok44CqF4EQ
MyCjEsvlU2iW16R5HTL3baWPqw+mttUHephV6dUzkmkk0WvJHVj4rgQOP2dj4z326flXw/hhq2pJ
aqK4NOXRBdQElNyG+zjWjikzGvwuBtcADGiExEGORv66GMs3ubKXewSrxgbyjBamvN4ZTAkz6mND
N8wuhwaAYV1rOsScqgpMXKQ9DwAeBrz0WfzSX3sbliLYlTLY9CVOXK7J2y7eG9GZTwnMjHzXuN5B
AgAPUHL3MKXxI/4P/Gam9QcKqX1+9xa8/0/hEeoIS51Ee4N8Km9vKmVHT0OUkiPikgS2ibZ9clC9
D4eXyLUd6RhAlHkQS4btMrA9Wg8qGQ3v1aR2V4eWSNaxlt+OF1kp2N2mdA8BCt1cHIp4Tyrxojw5
mIH2mhZdbuJxsJZWDjAUpTQZ/yBXhoPZ/Txnu+9TG16IYAF2wdtzy0MlRfgRRv3mPhBAgdfLeW06
KEbQQMlR2DvpedfNPTIhpbZMzYzrfqas8ou0mpwWS+wyOabzJUBUiHcoyMQFLaQU/lguktmXkMjR
RQkGoCndSiCShU84Hd9PDdhjCLf7JokijT8+EGp2Sj5HSJyCTU2UwClYWsoHX9V8HcMyMjeHoXxu
c97OCR8bmcsnW60OM7Nv4S/4Zb9KL0szrFEVXzFJVBAmnsSfGAw0hnfIBIe9uZR+N3IWAku8jaAv
b+4uVOMDEJCc3TXssAyQo439QHNUkmcjrmvW1tiAm81P3jK/6gzioriF0kSxwOmBnS7GT290kYRn
EOcez/XmHQnEr3Z84TQcrPjteDV3GJSeVuk5X7WgLvf03vFVLPBfZhHFFUoc95/DxQKhymQeyFJM
qnrCCA+Ny4Px9+8SMmAhOfDByzYtgV0ajd5ZEoW+ErlqT+QZNCzzIgxPg5RDw2Gr3DFrFlWO8odE
FHjhcA+A+64n5F5LwvS448ddOmS5widmRBl8IaHk1WcnmRI0lwWUFeD5sPupcv6koODJnm8K/G59
sKfdzStkm7utZOuuWyC4HpNo6DsntCDoXJgQjg9mdtRSkO8Fe+bQn4IyDGJaXMBMeShjQsDzgfUN
a7wYCdzHf45yh06afxc3EHoGcZ90KdjTnJlqPjuy9uw75IsIb2CkvbnD8ypbLOtG5nyiLFbwcJ2w
4wKmXCVVLPBDZwKLNzoJ1AUKJHcfWOYhwaZrsrNVvBvV4R++JUubzTmglGv1Xgvbgr/eCpgrpbVc
5HXgnVFZ6qlW/siWUCAiRoVi9iAIp0d5OW4ldSSEs41Fv20cDO3bjyM5T/X0D7tx7FJ6kyG3yUa+
HkPPl7viYrzo29WMUid768dY0KwDNUD+lcnngMGk8gjDJ9MNC3hwHAvFyzfTv5IGi7LEF0uPoOYm
Jhf014VF1C+6b+gQRgGGhZ4tjHV2VXsU1ebT9i2T9jSeJ8z6/fpzWkQ9IOdvxSZgnrVb0W4U9c+g
WfYp3eYnbpv3V1taONmM3Q8ZrvYIjNj0sbrA6/C9ke66xD2roSUd9SNbPs/SCi0RhpAkQanvNUh9
cuzC1mjbtWsG/XgHum41sOIlASyjurrUgSWpRIFKFz2ZGnrnSXh5YbO0ttXHh3EG7td132yoHIQP
hkhyGVHhk/dovEhWMLVcCV6IxCkL2l0es5G9mKHTqqTkTeOtby3Qq53QVS817Wo6ZPDbdk6jRTWb
iANxCet68B7/QFa3/fCd6d32eNLWMCZ1JyaYnCbf1wHnovJPZreQtUgE1akClQGkHiLfNEOWLB+t
S4eqIBJGQ7htNWW38M5X6gcFHvbjtzKG1f95i4uSBOpifcrllAfxoWOYGuL2cgpNasgHqSeSkKq5
b+zU/jRzgZ3pQHCkG6KaXengdrqVatSK7u+FFmTgqBpn54abBClUQuAYs1UXTQi0ToYu/vn67Koh
Z6R7nQlK2SIgUwEgeW84VyTb140Qxq6p6mabVrQkDZhCW4n12eiqQ1tgvL5IWzudrlElMGPl0qAZ
yuaATSWXhuJj0/4wRyodSwIA03VoDUvzm66GxwnF+i3IfKWtPh1ARjwHXXVxra/pFil9SOiJGScv
99mJ10Pqb11wfYQ8MmrwfO1aMgNktRwa1HGJ5EnYwuPBQVUpWuRe5UQo8FtJsWUEiA6LMeFmSSi+
+wWhe5anc88iEjXBLvUM3Dx2kXJXZOtlTtV2hUSuRP4ECj7XlF5MRzuXf1fcnFsff092Z19UYBs6
GgamA4zgGksfgzK32p4m5TRhyh1aHX67sNYKusSbqB1w4UQE1FKMo5daNJrJOsXyRJpao3EsOkb6
LBQKGYrnQrs/hKTHVZRWhfoHsR0hX3vVqJGMkHfHEvdjxIUxWPkcD+OIuRNrly3m/n0xk2xuZJl/
Fr2YGyl10d5EfxsprzXv/W9Y76hlBUoYMdBudDlc1EhE1/XzxXwrnnmMwwk0o5vlgcux1Y3uf/w5
1s6IjLCrjcAN7Kn9SQzBzR1O3H7/7sO71tzB94pQNWPEGgvLL/Esmway7lVURSEfkwFJLLLULsX0
QILly7UrJg55SkBkCj3oS6HUzxEsTarAjU093FJ3FfgT6cHpixFbwWEFe9u6lbdaFbkyPmoTw2cR
ys8Z5vRN+5Pq/oYzL83sZuTa3Fz59UvSx4jMUJkB7eyRFUXgFHbb6SwhGcE8Fm41Nu/I7/9Um9TR
0S5xG+HpF5CSst5aXSzMXW04h6GUYQm5XtD0ZQ1J/h+/ReJaA5FEH6tGpVIFc9KcURJ+MnD/lDeq
rAXjdUl9oJrrYPnS5gu3Sm9LUHoRjZtG6f7EA5uyaWBE/4jFt2qpVa33JnLI7tQYJAV/CiSy/60G
Rpsoo9D3i9Pd1wXbNI1o/tkxPxFXmJfjpKkKz5JmVAzr0UWp+yKkSGYqfj8Cl6gs2jYQLimeuYu6
P2p6oAWdh1+UGd5JBewRxAKXyPKqhKxWjrmBFv1FjaH+0q9Cpe+i5ISL9yZyUkHWN4/52YwgZzTM
pyMLSwvYKXuo3Hnhrs8bBlXzJmVqkCYAMYGzRT7rM52h5Tzf8LgoOD/5znFlbY9RiXhxYz5KfONz
lEQwC9IESP6NjxCwfa6sGVdtug112QRnxH2bx2j5UnyshPuuiclRZ0ZFCnmcrvt8pLx2lnz/xfk+
rGUEkgHSD0ktHe8PBIJMrv7afYVgKa0rPMSHeDzu+rOttfX8N1zj+Qe27DZk2V2x+DB2JkrlaZYx
cpsYqGbcIwlfopVhXODnNilKQ696/VqEGue9Iewk4i5JZyF2lApX1TjQd535LRV63+FxwuAp2bVE
5K7OMlPJz/5hgm5zu4dg0hlYMj6iAMRe6p+sAysDLf1bfQzyIJ1QyXeOv31O29n7SpFjqzO4gaTH
3o3RPiI378IGXYRguGM5RsCtdSpFxhIBhdrBxdDLz21OYT/oGansgS1eZMFFpWaG4ev8qgvyxlK3
VehoaeXWlo89jOnEsvyF0N/I+mzPOWHwv1PZcgUBtwmcktDjRAfvRL5Kl/cfJCGZjFQPUQgo15oo
/ElqXM83OyWEc66uPyGRdY2uIM31m9Y5m/6y68jJAp4ofZab8iEt+bRve1rvf7S1HMpVszRm1fo+
eSkV8tK71EhFV04rt9Md1fOvHPUK3tkkgxNzNZF/b4xJpVVI2KXn4VKgwv08g7+MQPV1c6uFubTY
2q9StzRnbJdr2w21SUzwnteXcEMh3wDEpQTjUB8Co6I3oVsxkvTEKS2v3TIuJo8yHiY1tG0ZDfYw
c6+N9ICY8ifX9Yx8EkPE0yS5xON+Lp4NByR/4fhHfaVJC+F4z2xj1WVvvZqhyO57/mYpv0B5+xoP
pvZQyzhKK5Pe+62wHE4isAJ8ZVbtc5wDGcjfMQ+D8TLQYFITNyLJgSGrMn488oBW86Vfm2znUhDw
G1ErvTFo7dgVJDCT+VWO5EYOh/QESzZefjVU5eF7+YNDkWJvXs+Ce+kKjua2v8M5brFg0+RJJW0F
aXz8DTwEK/7XP7ltzdBBjYGGKlAV6PJtcProHlEL/vPsJXsekWLseKZUZg8WThW0PNHHv+ZhKoAm
DYUWVc4X9amu5bhTei4eSkTg8Vuq0OHUnIPNUKAQJFUCDnJEZqh7wZuTcne4MD66dDcNj4FKnG/m
xi8hFZRkTUtaXq60YdbAjIbZMXH33zTCxT9t9ysAo5yRdpMqmlyfGzDRLOTZqqb6Kj9WUhnTbto6
We/jLGsoxvGXNlxI3VbDz1mpNiVRjdHQI6ke0HVEGaV9eo9tYOWHSJGTG93PC0D65JUlNmWb44He
KwKaF42vX6SxhrjMze1fc9xVYQ/zh60zn5sW/55o0AJ9JEVMOm3/ARdootodPG2CLl9f9FxFdP4n
0xRRUMU2nFPpYIq+4w2KziIyZ5A3b4fKsjNNazRfaFUg1DpPzOT8u5PzcfyzEmEMALt/27lzWA4Y
cH3R4zXEJ+bX6PxkhC4h86RpuzbwlK+LdqiwhvTskN/gCP3qdX6faY4zf4rV0vzMZ2+JE0TuN9gh
0zelxJ/ovzEXj+txp5/ara3zAbQ695jA4dibn2ICDd3RPRIUGOqF/lXQFagxdCjhVkpwa0PPoW18
eNQvvQwUiQ/nZOaNGd0haSHLED8c0lcnQqB0sepSwJl9ovdBupwrLFXiGQomF0+Wk8vQVTU/fcHm
3iGNI32i/yqc3J8qy7fvM2XyYxOqb6Ifk9k0c/Z64d0/3rPobVeeWYN5TBkTNEWm1aLTwRfLhdaP
70Yi10GIzvq7up25rYYYSP4mhPNrHQlKL7je2tq1ZxJkyPv/KzNhAYTs9mv0id5DYWjLu5mPQYgr
FwrbcoDZi7UTLP5u90M8sfYdj3bg6NfTMVKXupcCJbJyw/iWX862M6KqzhJg6yq7fH4xg3AF1tKM
0MGkXSb2i2q4oyCcHDz4OduvGBHprfoJNOghxP9ANhh4t0QrNB08WECSoMRBPbL6tYI5hBay/Y7f
tf7lhbKJ3WivE9eSDa7pf1x0+yqTX41PIjJr//hyXYbLVoQMFdyjNLeVCx8NHR953kfGbiqpr9Yl
w8TEi7VSzMlrchS6gUxHP+5w74oy+87mkW/wDnOuUH0G9VWML4KpF2euYnx4CdE4HRCOpqlga8bC
6phIbneYwLUNi8tzdxWePwmgXskycGKvDayL1gPLkFIv5lmn9wvnivY6a3E/0JIPQc5CWIIfoQy3
FmFM+69y3ghkw6CtS0HpH91xfJUrQt5UGDG/5+B0UPgZsEX16ldqflyPkEue3AFk8z7ZYnfmLFNz
qnIwJVy0hPSFQGI/YiKwCQ6Fwjq52ik2bRN0l+AZR6H4D6ySvMYha/7W3xzKHvTSSBXz5yYGyUve
bfwBpg4Jc+u0icZrhlkuEAUodnLF1H3CrgQyGrcXqQevex22bnRXaSVMSqpVTpo3QkO90h/dHtj0
LMAJzTgQZVBW4TsRnkU7rdPCAxb842nfEHzWk3QOAFOptrNbYolMXwetEg4aXxdrpy6ed5G53nAN
buHS/TpN8x6wNeWtU4BBYtbc2NZogFfH1mPz5eq4NZRuyYi9IznxScDMZWZ7tUDZQYAWYu42qrya
OVgIxjP+pxzpta5VxbcooKBv4EIp8JLCg7fWMuuBCwqQ3EUW+kk6Z+V5eKt8to8Y3aGmyhSf9uKw
JyEp38P69y+pdBgbzEb2JH2DIG2Dmxv4/O+QI3zsrdNbyZ/s3lGCyfIOBFNXFvOvgpRUiGoE4Uwr
J9jS5yUl3cLJbD/Sgv0kuwT670meOd868ziyFI+jHjC3wNlh2glEl/sVPXH+NoBkMHvJBm2wp68Y
HSx/xCZT1JZfxx5JgTQDuN+jiG/DRByPrUm1MylZ0D27gvm0PtoaTMZh+CjYs4R4zHR5C50SCJyN
ueH6QGxF0pQoTlIZg1dEN8vlAFMWN3Wssb+wLwv8ny//SXvS2FLJPXhSXlVz7HwX7QK9xg7Src/o
pOpgSRF6B7lTyQq62WPR5xGLV7OyDv+KloGV6lPuQpj1MgKFQ2MeUTcsgudjNWaIP9zfUkRXdGkL
Gi1kVZka6oBqgs8APagsyGp034oE70HwkCA8Gb6hWzAYCoj6E3MAsrOvaS/7hdolid2guQKs5tj8
t4ryqAeTCTOe5eFpCKeU1/K3+KFOIV4viTF+NYa2MWNTukKAJJh2lLUUO0yu08/xPdwblnHw2MCn
UswYXLRpYMofKNHNRRcy/FYcWSb2Qn3JN9JLvsrx/UpFLLjayrQBrTw7sBGfplEHykBfhRUwSjoJ
uDWf9xStu5Uc+SutPjShyhPSpXers3HKelkq0PcW8uvGPxGHil3LELHoHDzIF1UVkSsMqJsIIVyK
vv4/i6GBbnA0Eyoe82iExOP6ZiZwfAxH27vNo8fhQUPC5WRuOwXmfdnRPbKaJhSKYQopvdhqu8mI
YYQDnpXdsZ9yKTZJ1+FQ8FBs1OEPeKQx0hmP48+P1W2Aio8gARXpUzu5AuJhMvZvTcpyvWOoamWL
36ZAQCXX8hRP4y0q3zFmU4h7wCyx1A8M0ELl3jjsYkVthS80TaACCy3/c6Limrpf7/8pyB9WECOa
yzvzYgdpdX9P8ugqC8qFweWVTVElPJH8ZGIaKvMycNgCI6Jt1WrVez9LKpDJxZJ8gxHKWl3PuD+q
SkZYwLWmXTqJ9c4OYaRjyUa7/kmbJkJvC3j2ragSTSzo1yIWweyuV5pz7cgRzV3slm41NbvjBtYy
2NoWusBK1x2yRUF80TbmSWpnYtrbYtm5nZ4=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
