$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ clk $end
  $var wire  1 & dir $end
  $var wire  8 ( outbit [7:0] $end
  $var wire  1 ' qout $end
  $var wire  1 % res $end
  $scope module FFregister $end
   $var wire  1 # a $end
   $var wire  1 $ clk $end
   $var wire  1 & dir $end
   $var wire  8 ( outbit [7:0] $end
   $var wire  8 ) qin [7:0] $end
   $var wire  1 ' qout $end
   $var wire  1 % res $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
0%
1&
0'
b00000000 (
b00000000 )
#1
1$
b00000001 (
b00000001 )
#2
0$
#3
1$
b00000011 (
b00000011 )
#4
0$
#5
1$
b00000111 (
b00000111 )
#6
0$
#7
1$
b00001111 (
b00001111 )
#8
0$
#9
1$
b00011111 (
b00011111 )
#10
0$
#11
1$
b00111111 (
b00111111 )
#12
0$
#13
1$
b01111111 (
b01111111 )
#14
0$
#15
0#
1$
0&
1'
b00111111 (
b00111111 )
#16
0$
#17
1$
b00011111 (
b00011111 )
#18
0$
#19
1$
b00001111 (
b00001111 )
#20
0$
#21
1$
b00000111 (
b00000111 )
#22
0$
#23
1$
1%
b00000000 (
b00000000 )
#24
0$
0%
#25
1$
0'
#26
0$
#27
1$
#28
0$
#29
1$
#30
0$
