INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/config.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/adv_timer_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adv_timer_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/apb_adv_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_adv_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_gpio/apb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/apb_i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/apb_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/asyn_rst_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyn_rst_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/biankuangjiance.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biankuangjiance
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/canchajisuan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canchajisuan
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/cki_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cki_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/cmos_capture_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmos_capture_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_fifo_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_fifo_ctrl
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pic_data' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_fifo_ctrl.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_rw
WARNING: [VRFC 10-3676] redeclaration of ansi port 'app_addr' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_rw.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'init_calib_complete' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_top.v:70]
INFO: [VRFC 10-2458] undeclared symbol vsyncend, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_top.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/dvi_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/dvi_transmitter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_transmitter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_dtcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_nice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_nice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_nice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_nice_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/encdec_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encdec_T
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/encdec_flow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encdec_flow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/fushi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fushi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/get_keyi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_keyi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pixel_clk' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pixel_clk_5x' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tmds_data_p' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tmds_data_n' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pixel_xpos' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:63]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pixel_ypos' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'h_disp' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:65]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'v_disp' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:66]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'video_hs' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:67]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'video_vs' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:68]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'video_de' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/i2c_dri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_dri
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/i2c_ov5640_rgb565_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_ov5640_rgb565_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/input_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/io_generic_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_generic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/jiabiankuang.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jiabiankuang
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/key_exp_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_exp_T
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/key_exp_flow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_exp_flow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_ddr_hdmi
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tmds_data_p' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tmds_data_n' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:98]
INFO: [VRFC 10-2458] undeclared symbol rd_vsync, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:202]
WARNING: [VRFC 10-2938] 'rd_vsync' is already implicitly declared on line 202 [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:212]
WARNING: [VRFC 10-3248] data object 'rdata_req' is already declared [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:213]
WARNING: [VRFC 10-3703] second declaration of 'rdata_req' ignored [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:213]
INFO: [VRFC 10-2458] undeclared symbol video_hs, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:229]
INFO: [VRFC 10-2458] undeclared symbol video_de, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:230]
INFO: [VRFC 10-2458] undeclared symbol post_frame_href, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:238]
WARNING: [VRFC 10-2938] 'video_hs' is already implicitly declared on line 229 [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:255]
WARNING: [VRFC 10-2938] 'video_de' is already implicitly declared on line 230 [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:256]
INFO: [VRFC 10-2458] undeclared symbol pixel_clk_5x, assumed default net type wire [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v:260]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/ov5640_dri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_dri
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/pengzhang.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pengzhang
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/median/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/sbox_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/serializer_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serializer_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/shift 3h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_3h
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2ahbl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/sm4_encdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sm4_encdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/sm4_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sm4_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/timer_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/video_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_driver
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_req' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/video_driver.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'h_disp' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/video_driver.v:65]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'v_disp' is not allowed [E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/video_driver.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/vip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/vip_matrix_generate_3x3_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_matrix_generate_3x3_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_bpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ysyx_22050058_bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_btb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ysyx_22050058_btb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_gshare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ysyx_22050058_gshare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_pht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ysyx_22050058_pht
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ysyx_22050058_ras
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VMshare/e203/script/jichuang/jichuang.srcs/sim_1/imports/e203/fpga/e203_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_tb_top
