assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 7)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 3)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 7)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 0)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 3)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 0)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 7)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 3)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 187) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 94)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 62)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 61) && (byteRam_::byteRamIn <= 124)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 186)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 60)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 28)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 100) && (byteRam_::byteRamAddr <= 126)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 208)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 105)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 82) && (byteRam_::byteRamAddr <= 103)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 169) && (byteRam_::byteRamIn <= 211)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 38) && (byteRam_::byteRamAddr <= 62)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 82)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 42)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 43) && (byteRam_::byteRamIn <= 84)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 168)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 20) && (byteRam_::byteRamAddr <= 41)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 82) && (byteRam_::byteRamOut <= 251)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 212) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 120) && (byteRam_::byteRamIn <= 161)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 38)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 17) && (byteRam_::byteRamAddr <= 37)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 119)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 19)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 81)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 39) && (byteRam_::byteRamIn <= 78)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 80)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 85) && (byteRam_::byteRamIn <= 124)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 79)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 187) && (byteRam_::byteRamIn <= 219)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 155) && (byteRam_::byteRamIn <= 190)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 95)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 81) && (byteRam_::byteRamAddr <= 96)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 45)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 158) && (byteRam_::byteRamIn <= 190)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 220) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 78)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 60)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 220) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 221) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 31)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 30)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 111)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 190) && (byteRam_::byteRamIn <= 219)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 94)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 97) && (byteRam_::byteRamAddr <= 112)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 16)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 14) && (byteRam_::byteRamAddr <= 30)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 112) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 161)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 97) && (byteRam_::byteRamAddr <= 112)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 28)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 220)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 96)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 65) && (byteRam_::byteRamIn <= 95)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 224) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 46)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 32) && (byteRam_::byteRamIn <= 64)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 155)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 95) && (byteRam_::byteRamIn <= 126)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 111) && (byteRam_::byteRamAddr <= 126)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 113) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 91) && (byteRam_::byteRamAddr <= 103)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 37) && (byteRam_::byteRamAddr <= 52)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 69) && (byteRam_::byteRamIn <= 96)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 113) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 31) && (byteRam_::byteRamIn <= 62)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 226) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 95)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 156) && (byteRam_::byteRamIn <= 186)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 157)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 41)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 25)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 46) && (byteRam_::byteRamAddr <= 62)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 25)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 47) && (byteRam_::byteRamAddr <= 62)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 63) && (byteRam_::byteRamOut <= 164)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 114) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 25)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 50) && (byteRam_::byteRamIn <= 78)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 101) && (byteRam_::byteRamIn <= 129)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 189)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 13)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 69)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 96) && (byteRam_::byteRamIn <= 124)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 174)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 152)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 23) && (byteRam_::byteRamIn <= 49)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 70) && (byteRam_::byteRamAddr <= 82)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 123) && (byteRam_::byteRamIn <= 147)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 115) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 115)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 86) && (byteRam_::byteRamAddr <= 95)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 55)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 175) && (byteRam_::byteRamIn <= 199)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 223)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 137) && (byteRam_::byteRamIn <= 161)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 22)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 92)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 22) && (byteRam_::byteRamIn <= 45)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 122)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 232) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 116) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 11)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 11)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 11)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 21)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 84)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 114)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 86) && (byteRam_::byteRamAddr <= 94)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 72) && (byteRam_::byteRamAddr <= 82)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 72) && (byteRam_::byteRamAddr <= 82)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 38) && (byteRam_::byteRamAddr <= 48)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 49) && (byteRam_::byteRamAddr <= 62)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 113)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 10)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 19)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 19)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 93) && (byteRam_::byteRamAddr <= 103)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 71)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 16) && (byteRam_::byteRamAddr <= 25)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 106) && (byteRam_::byteRamIn <= 126)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 100)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 90)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 51) && (byteRam_::byteRamAddr <= 62)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 20) && (byteRam_::byteRamIn <= 41)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 150)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 199)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 205) && (byteRam_::byteRamIn <= 225)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 70) && (byteRam_::byteRamAddr <= 78)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 153) && (byteRam_::byteRamIn <= 173)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 70) && (byteRam_::byteRamAddr <= 78)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 68)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 15) && (byteRam_::byteRamAddr <= 23)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 63)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 37)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 60) && (byteRam_::byteRamAddr <= 69)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 40)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 42) && (byteRam_::byteRamIn <= 62)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 235) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 20) && (byteRam_::byteRamAddr <= 30)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 232)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 52) && (byteRam_::byteRamAddr <= 62)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 15)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 35) && (byteRam_::byteRamAddr <= 43)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 147)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 71) && (byteRam_::byteRamAddr <= 78)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 15)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 20) && (byteRam_::byteRamIn <= 38)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 78)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 116)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 93) && (byteRam_::byteRamAddr <= 101)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 85) && (byteRam_::byteRamIn <= 105)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 39) && (byteRam_::byteRamIn <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 117) && (byteRam_::byteRamIn <= 136)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 103)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 216) && (byteRam_::byteRamIn <= 234)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 41) && (byteRam_::byteRamAddr <= 50)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 96)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 36)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 64) && (byteRam_::byteRamIn <= 81)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 111)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 161)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 18) && (byteRam_::byteRamAddr <= 25)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 215)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 158) && (byteRam_::byteRamIn <= 174)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 112) && (byteRam_::byteRamAddr <= 120)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 71)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 102) && (byteRam_::byteRamAddr <= 110)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 119) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 123) && (byteRam_::byteRamOut <= 183)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 14)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 11) && (byteRam_::byteRamAddr <= 19)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 179)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 51) && (byteRam_::byteRamAddr <= 60)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 63)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 132) && (byteRam_::byteRamIn <= 147)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 94)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 78) && (byteRam_::byteRamIn <= 93)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 94) && (byteRam_::byteRamIn <= 111)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 174) && (byteRam_::byteRamIn <= 190)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 50)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 91) && (byteRam_::byteRamAddr <= 96)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 15)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 175) && (byteRam_::byteRamIn <= 190)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 202) && (byteRam_::byteRamIn <= 215)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 225) && (byteRam_::byteRamIn <= 238)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 109)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 95) && (byteRam_::byteRamIn <= 111)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 37) && (byteRam_::byteRamAddr <= 43)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 32) && (byteRam_::byteRamIn <= 47)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 77)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 111) && (byteRam_::byteRamAddr <= 118)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 251)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 114) && (byteRam_::byteRamIn <= 129)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 113)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 7) && (byteRam_::byteRamAddr <= 14)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 128) && (byteRam_::byteRamIn <= 142)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 141) && (byteRam_::byteRamIn <= 157)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 153)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 202) && (byteRam_::byteRamIn <= 213)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 119) && (byteRam_::byteRamAddr <= 126)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 69)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 112) && (byteRam_::byteRamIn <= 127)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 34)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 38) && (byteRam_::byteRamAddr <= 44)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 96)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 11)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 7)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 239) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 112) && (byteRam_::byteRamIn <= 126)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 102)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 227) && (byteRam_::byteRamIn <= 239)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 17) && (byteRam_::byteRamIn <= 31)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 44) && (byteRam_::byteRamAddr <= 52)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 17) && (byteRam_::byteRamIn <= 31)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 204)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 97) && (byteRam_::byteRamAddr <= 103)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 113) && (byteRam_::byteRamIn <= 126)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 140)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 216) && (byteRam_::byteRamIn <= 231)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 240) && (byteRam_::byteRamIn <= 255)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 121) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 210)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 48) && (byteRam_::byteRamIn <= 62)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 178) && (byteRam_::byteRamIn <= 190)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 32) && (byteRam_::byteRamIn <= 45)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 59)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 44) && (byteRam_::byteRamAddr <= 51)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 99) && (byteRam_::byteRamIn <= 112)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 75)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 101)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 45) && (byteRam_::byteRamAddr <= 52)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 6)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 106)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 161)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 59) && (byteRam_::byteRamAddr <= 65)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 116) && (byteRam_::byteRamAddr <= 122)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 33) && (byteRam_::byteRamIn <= 45)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 166) && (byteRam_::byteRamIn <= 177)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 102)) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 106) && (byteRam_::byteRamOut <= 150)) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 107) && (byteRam_::byteRamIn <= 118)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 119) && (byteRam_::byteRamIn <= 131)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 139)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 121)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 21) && (byteRam_::byteRamIn <= 32)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 32)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 211) && (byteRam_::byteRamIn <= 224)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 10) && (byteRam_::byteRamIn <= 20)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 106) && (byteRam_::byteRamIn <= 116)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 137) && (byteRam_::byteRamIn <= 147)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 86) && (byteRam_::byteRamAddr <= 90)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 58)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 36)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 76) && (byteRam_::byteRamIn <= 86)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 197)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 150)) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 87) && (byteRam_::byteRamIn <= 98)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 201)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 121) && (byteRam_::byteRamAddr <= 126)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 110) && (byteRam_::byteRamAddr <= 115)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 251)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 9)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 66) && (byteRam_::byteRamAddr <= 70)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 123) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 17)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 24) && (byteRam_::byteRamAddr <= 30)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 214) && (byteRam_::byteRamIn <= 226)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 201)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 106) && (byteRam_::byteRamOut <= 141)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 117) && (byteRam_::byteRamIn <= 127)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 85)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 111) && (byteRam_::byteRamAddr <= 115)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 85)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 150)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 112)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 154) && (byteRam_::byteRamIn <= 165)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 150) && (byteRam_::byteRamOut <= 183)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 107) && (byteRam_::byteRamAddr <= 110)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 82) && (byteRam_::byteRamOut <= 106)) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 146)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 128) && (byteRam_::byteRamIn <= 136)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 155) && (byteRam_::byteRamIn <= 165)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 4)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 251)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 93)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 216) && (byteRam_::byteRamOut <= 251)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 102)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 102) && (byteRam_::byteRamAddr <= 106)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 33) && (byteRam_::byteRamAddr <= 37)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 106)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 106)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 166)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 166)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 221) && (byteRam_::byteRamOut <= 251)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 221) && (byteRam_::byteRamOut <= 251)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 105)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 141)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 93) && (byteRam_::byteRamOut <= 112)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 91)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 173)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 169)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 83) && (byteRam_::byteRamOut <= 95)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 169)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 169)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 83)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 134)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 212)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 126)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 95)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 95)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 129)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 164)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 219)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 219)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 111) && (byteRam_::byteRamAddr <= 113)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 88) && (byteRam_::byteRamOut <= 95)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 88) && (byteRam_::byteRamOut <= 95)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 95) && (byteRam_::byteRamOut <= 112)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 237)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 81)) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 236) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 126)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 83)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 83)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 101) && (byteRam_::byteRamOut <= 112)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 83)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 101) && (byteRam_::byteRamOut <= 112)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 91) && (byteRam_::byteRamOut <= 95)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 100)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 234) && (byteRam_::byteRamOut <= 237)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 167) && (byteRam_::byteRamOut <= 183)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 82)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 135) && (byteRam_::byteRamOut <= 150)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 167) && (byteRam_::byteRamOut <= 183)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 129) && (byteRam_::byteRamOut <= 141)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 203)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 207) && (byteRam_::byteRamOut <= 221)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 93) && (byteRam_::byteRamOut <= 95)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 91)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 207) && (byteRam_::byteRamOut <= 221)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 203)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 46)) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 211) && (byteRam_::byteRamOut <= 221)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 240) && (byteRam_::byteRamOut <= 251)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 123)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 173) && (byteRam_::byteRamOut <= 183)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 101) && (byteRam_::byteRamOut <= 106)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 101) && (byteRam_::byteRamOut <= 106)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 173) && (byteRam_::byteRamOut <= 183)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 173) && (byteRam_::byteRamOut <= 183)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 165)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 234)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 236) && (byteRam_::byteRamOut <= 237)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 150)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 75)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 86)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 75)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 86)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 232)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 113)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 197)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 240) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 123)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 129) && (byteRam_::byteRamOut <= 134)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 183)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 31)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 190)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 49) && (byteRam_::byteRamOut <= 63)) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 132) && (byteRam_::byteRamOut <= 141)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 83)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 83)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 89)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 17)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 213)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 121)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 126)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 194)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 216) && (byteRam_::byteRamOut <= 221)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 112)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 125) && (byteRam_::byteRamOut <= 126)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 173)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 112)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 111)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 164)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 111)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 207) && (byteRam_::byteRamOut <= 212)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 231)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 129)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 125)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 112)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 2)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 119)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 86) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 103) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 211) && (byteRam_::byteRamOut <= 212)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 217) && (byteRam_::byteRamOut <= 219)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 207)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 216) && (byteRam_::byteRamOut <= 217)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 234)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 132) && (byteRam_::byteRamOut <= 135)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 135) && (byteRam_::byteRamOut <= 141)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 103) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 165)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 62) && (byteRam_::byteRamIn <= 147) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 165) && (byteRam_::byteRamIn <= 212) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 57)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 17) && (byteRam_::byteRamAddr <= 41) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 186) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 194)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 217)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 211)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 203)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 133) && (byteRam_::byteRamOut <= 135)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 140) && (byteRam_::byteRamOut <= 141)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##4 byteRam_::byteRamRw) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 180) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 115) && (byteRam_::byteRamIn <= 147) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 5) && (byteRam_::byteRamIn <= 37) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 61) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 50) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn >= 212) && (byteRam_::byteRamIn <= 225)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 70) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 76) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 52) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 50)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 78) && (byteRam_::byteRamAddr <= 101) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 72) && (byteRam_::byteRamAddr <= 91) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 212) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 152)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn >= 156) && (byteRam_::byteRamIn <= 180) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 94) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 29) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 86) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 125) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 22) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 65) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 79) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 79) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 (byteRam_::byteRamIn >= 156) && (byteRam_::byteRamIn <= 164)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 41) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 118) && (byteRam_::byteRamIn <= 179) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 196) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 219) && (byteRam_::byteRamOut <= 221)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 121)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 140)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 133) && (byteRam_::byteRamOut <= 134)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 86) ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 86) ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 189) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 127) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 157) && (byteRam_::byteRamIn <= 208) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 158) && (byteRam_::byteRamIn <= 208) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamIn >= 7) && (byteRam_::byteRamIn <= 34) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 179) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamOut == 112) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 179) && (byteRam_::byteRamIn <= 182) && (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 61)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamAddr >= 86) && (byteRam_::byteRamAddr <= 91) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 (byteRam_::byteRamIn == 69)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 210) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 210) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 35)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 212) && (byteRam_::byteRamOut <= 216) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 35)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 103) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamAddr >= 77) && (byteRam_::byteRamAddr <= 84) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamIn >= 35) && (byteRam_::byteRamIn <= 71) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamIn >= 161) && (byteRam_::byteRamIn <= 164) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 92) && (byteRam_::byteRamAddr <= 111) && (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##4 (byteRam_::byteRamIn >= 35) && (byteRam_::byteRamIn <= 72)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 127) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 148) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 62) && (byteRam_::byteRamIn <= 115) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 122) && (byteRam_::byteRamIn <= 150) && (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##4 !byteRam_::byteRamEn) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 77) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 62) && (byteRam_::byteRamIn <= 115) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 155)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 134) && (byteRam_::byteRamIn <= 147) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 63) && (byteRam_::byteRamOut <= 169) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 129) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 63) && (byteRam_::byteRamOut <= 129) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 114) && (byteRam_::byteRamIn <= 180) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 14) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn >= 224) && (byteRam_::byteRamIn <= 225)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamOut >= 237) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 155) && (byteRam_::byteRamIn <= 164) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 50) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 12) ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 244) && (byteRam_::byteRamIn <= 247) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 14) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 57) && (byteRam_::byteRamAddr <= 70) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 16) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 40) && (byteRam_::byteRamIn <= 76) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 (byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 71)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 182) && (byteRam_::byteRamIn <= 212) ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 72) ##2 byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 248) && (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 41) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamIn >= 192) && (byteRam_::byteRamIn <= 195) ##2 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 (byteRam_::byteRamAddr >= 41) && (byteRam_::byteRamAddr <= 50)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamIn >= 192) && (byteRam_::byteRamIn <= 220) ##2 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 58) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 182) && (byteRam_::byteRamIn <= 212) ##1 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamEn) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 57) && (byteRam_::byteRamAddr <= 70)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 118) ##1 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 14) && (byteRam_::byteRamIn <= 72) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 127) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 118) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 152)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn >= 156) && (byteRam_::byteRamIn <= 164) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr >= 77) && (byteRam_::byteRamAddr <= 88) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 79) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn >= 26) && (byteRam_::byteRamIn <= 43) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 83) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 86) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 166) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 54) && (byteRam_::byteRamIn <= 113) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn >= 9) && (byteRam_::byteRamIn <= 80)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr >= 7) && (byteRam_::byteRamAddr <= 56) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 43)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn >= 126) && (byteRam_::byteRamIn <= 164) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr >= 20) && (byteRam_::byteRamAddr <= 55) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn >= 201) && (byteRam_::byteRamIn <= 224) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 0) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 88) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 93) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 27) ##2 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 62) && (byteRam_::byteRamIn <= 164) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 89) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 86) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamAddr >= 93) && (byteRam_::byteRamAddr <= 95) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 89) && (byteRam_::byteRamIn <= 103) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 131) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 152) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 62) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 (byteRam_::byteRamIn >= 161) && (byteRam_::byteRamIn <= 164)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 (byteRam_::byteRamIn >= 195) && (byteRam_::byteRamIn <= 197)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 150) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 35)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 41) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 178) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 (byteRam_::byteRamAddr == 7)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamAddr >= 118) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 73) ##2 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 155) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 76) && (byteRam_::byteRamAddr <= 101) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 59) && (byteRam_::byteRamAddr <= 126) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 0) && (byteRam_::byteRamIn == 0)) |-> byteRam_::reset);
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamIn == 0)) |-> byteRam_::reset);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 81) && (byteRam_::byteRamOut <= 242) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamRw ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##1 (byteRam_::byteRamIn == 212) ##2 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 (byteRam_::byteRamIn == 244) ##1 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##3 (byteRam_::byteRamIn == 2)) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 (byteRam_::byteRamAddr == 57) ##1 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##3 byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##1 byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##3 byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##3 (byteRam_::byteRamAddr == 12)) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##1 (byteRam_::byteRamAddr == 12) ##2 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14) && (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 7) ##1 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 41) && (byteRam_::byteRamAddr <= 83) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 61) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 79) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 61) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 39) && (byteRam_::byteRamAddr <= 80) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##2 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 201) ##1 !byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 201) ##1 (byteRam_::byteRamIn == 59)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 201) ##1 byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 201) ##1 (byteRam_::byteRamAddr == 31)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 216)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 111) && (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 252)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 13) && (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 219)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 221)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 212)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 207)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 203)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 219) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 164) ##1 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 85) && (byteRam_::byteRamIn <= 168) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 88) && (byteRam_::byteRamIn <= 173) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 42) ##2 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##2 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 7) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 156) ##1 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45) ##2 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62) ##2 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103) ##1 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 134) && (byteRam_::byteRamIn <= 176) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 126) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 128) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 129) && (byteRam_::byteRamIn <= 191) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 154) && (byteRam_::byteRamIn <= 204) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 160) && (byteRam_::byteRamIn <= 205) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##2 (byteRam_::byteRamAddr == 113)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##1 (byteRam_::byteRamIn == 150) ##1 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##2 (byteRam_::byteRamIn == 37)) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##1 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##1 !byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##1 (byteRam_::byteRamOut == 0) ##1 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##1 (byteRam_::byteRamAddr == 66) ##1 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 154) && (byteRam_::byteRamIn <= 204) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 188) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 232) && (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 191) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 128) && (byteRam_::byteRamIn <= 191) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 154) && (byteRam_::byteRamIn <= 205) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 81) && (byteRam_::byteRamOut <= 106) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 81) && (byteRam_::byteRamOut <= 160) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 81) && (byteRam_::byteRamOut <= 102) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 81) && (byteRam_::byteRamOut <= 159) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 93) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 93) && (byteRam_::byteRamOut <= 95) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 93) && (byteRam_::byteRamOut <= 102) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32) ##1 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 141) ##4 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49) ##1 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 7) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 153) && (byteRam_::byteRamIn <= 205) ##3 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 164) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 77) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 111)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 126)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 132)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 135)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 141)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 134)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 141) ##1 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 133)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 157) ##2 (byteRam_::byteRamAddr == 36)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22) ##1 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##1 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 50) && (byteRam_::byteRamIn <= 101) ##1 (byteRam_::byteRamOut == 251) ##2 true) |-> (byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 37) && (byteRam_::byteRamIn <= 118) && (byteRam_::byteRamOut == 157) ##1 byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 84) && (byteRam_::byteRamOut == 157) ##1 byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 157) ##1 byteRam_::byteRamRw ##1 byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 37) && (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 157) ##2 (byteRam_::byteRamIn == 38)) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 157) ##1 (byteRam_::byteRamAddr == 100) ##1 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 157) ##1 (byteRam_::byteRamOut == 145) ##1 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32) ##4 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 166) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 207) ##1 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 157) ##1 (byteRam_::byteRamIn == 185) ##1 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##1 (byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 221));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamRw ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 186) ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 49) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 26) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 157) ##2 true) |-> (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 27) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 186) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 91) ##2 byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 91) && (byteRam_::byteRamOut == 197) ##4 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 (byteRam_::byteRamIn == 19) ##3 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##2 (byteRam_::byteRamIn == 183) ##2 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 (byteRam_::byteRamIn == 98) ##1 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##4 (byteRam_::byteRamIn == 89)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 (byteRam_::byteRamAddr == 74) ##3 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 74) ##1 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##2 byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 (byteRam_::byteRamAddr == 58) ##1 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##4 (byteRam_::byteRamAddr == 42)) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 (byteRam_::byteRamOut == 161) ##3 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 byteRam_::byteRamRw ##3 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 (byteRam_::byteRamOut == 0) ##1 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 byteRam_::byteRamEn ##3 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##2 (byteRam_::byteRamAddr == 101) ##2 true) |-> (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 26) ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 43) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 86) ##2 (byteRam_::byteRamIn == 13)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 86) ##2 (byteRam_::byteRamAddr == 117)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 86) ##2 byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 86) ##1 (byteRam_::byteRamAddr == 124) ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 86) ##1 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 82) ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 51) && (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 86) ##1 (byteRam_::byteRamIn == 160) ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 72) && (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##4 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##2 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 221) ##4 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 83) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 94) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 219) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 43) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 63) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 141) ##4 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##3 byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##1 byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##1 (byteRam_::byteRamOut == 75) ##2 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 7) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 7) ##2 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 112) && (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##1 byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##2 (byteRam_::byteRamAddr == 9) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##2 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##2 (byteRam_::byteRamIn == 195) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##3 (byteRam_::byteRamIn == 178)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 187) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 42) ##2 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 63) ##2 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 182) && (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##3 byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##1 (byteRam_::byteRamIn == 34) ##2 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##3 (byteRam_::byteRamAddr == 61)) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 81) ##1 (byteRam_::byteRamAddr == 40) ##2 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 31) ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 112) ##2 (byteRam_::byteRamOut == 0) ##1 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##2 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 41) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 82) ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 221) ##4 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 !byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamOut == 81) ##3 true) |-> (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 (byteRam_::byteRamOut == 0) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 (byteRam_::byteRamAddr == 40)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##2 !byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##2 (byteRam_::byteRamAddr == 65) ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 (byteRam_::byteRamAddr == 35) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 141) ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 !byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 166) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 (byteRam_::byteRamIn == 108)) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##4 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 (byteRam_::byteRamIn == 74) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 150) && (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##2 (byteRam_::byteRamIn == 205) ##1 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 60) ##1 (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 39) && (byteRam_::byteRamAddr <= 81) ##1 (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 50) && (byteRam_::byteRamIn <= 102) ##2 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 38) ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 (byteRam_::byteRamAddr == 57) ##1 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##1 (byteRam_::byteRamAddr == 12) ##2 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##3 byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##1 byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##3 byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##3 (byteRam_::byteRamAddr == 12)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 (byteRam_::byteRamIn == 244) ##1 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##1 (byteRam_::byteRamIn == 212) ##2 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##3 (byteRam_::byteRamIn == 2)) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 39) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14) && (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##4 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 221) ##4 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 7) ##1 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 166) ##2 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 42) ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 42) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 28) && (byteRam_::byteRamAddr <= 45) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 81) ##1 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut == 58) ##3 true) |-> (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 157) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 29) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##1 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 183) ##1 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 183) ##2 (byteRam_::byteRamAddr == 126)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 183) ##1 (byteRam_::byteRamAddr == 34) ##1 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62) ##1 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 183) ##1 (byteRam_::byteRamIn == 96) ##1 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 183) ##2 (byteRam_::byteRamIn == 135)) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 152) && (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##1 (byteRam_::byteRamOut == 86) ##2 true) |-> (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 74) ##1 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 82) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 157) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 141) && (byteRam_::byteRamIn <= 155) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 145) && (byteRam_::byteRamIn <= 164) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 43) && (byteRam_::byteRamIn <= 86) ##2 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 94) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25) ##1 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 42) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 81) && (byteRam_::byteRamAddr <= 105) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30) ##1 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 150) && (byteRam_::byteRamIn <= 171) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 81) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 204) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##1 byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##3 (byteRam_::byteRamAddr == 43)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##3 byteRam_::byteRamEn) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##1 byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##1 (byteRam_::byteRamAddr == 45) ##2 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##3 (byteRam_::byteRamIn == 160)) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##1 (byteRam_::byteRamIn == 205) ##2 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##3 byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 195) && (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##2 (byteRam_::byteRamAddr == 31) ##1 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##2 (byteRam_::byteRamOut == 59) ##1 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 168) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41) ##1 (byteRam_::byteRamOut == 183) ##2 true) |-> (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 251) ##2 (byteRam_::byteRamIn == 109) ##1 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 59) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 39) && (byteRam_::byteRamAddr <= 81) ##1 (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 36) && (byteRam_::byteRamAddr <= 48) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 (byteRam_::byteRamAddr == 35) ##2 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##2 (byteRam_::byteRamIn == 205) ##1 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 (byteRam_::byteRamIn == 74) ##2 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 150) && (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 !byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##2 (byteRam_::byteRamAddr == 65) ##1 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 (byteRam_::byteRamAddr == 40)) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##2 !byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 !byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##3 (byteRam_::byteRamIn == 108)) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 197) ##1 (byteRam_::byteRamOut == 0) ##2 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 60) ##1 (byteRam_::byteRamOut == 197) ##3 true) |-> (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 118) && (byteRam_::byteRamIn <= 180) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 121) && (byteRam_::byteRamIn <= 180) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161) ##3 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 129) && (byteRam_::byteRamIn <= 253) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 128) && (byteRam_::byteRamIn <= 254) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##1 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 125) && (byteRam_::byteRamOut <= 182) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 129) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 126) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 215) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##1 (byteRam_::byteRamOut == 251) ##3 true) |-> (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 186) ##1 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 173) ##1 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 220) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 123) && (byteRam_::byteRamOut <= 134) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamIn == 7) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamOut == 112) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamAddr == 91) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 95) && (byteRam_::byteRamIn <= 145) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamAddr == 67) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamAddr == 40) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamIn == 179) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamIn == 164) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamIn == 34) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamAddr == 71) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamIn == 7) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 !byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127) && (byteRam_::byteRamIn >= 205) && (byteRam_::byteRamIn <= 250) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 !byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 182) && (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamIn == 240) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##1 (byteRam_::byteRamOut == 75) ##2 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamAddr == 91) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamAddr == 48) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 105) && (byteRam_::byteRamAddr <= 110) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 112) && (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 (byteRam_::byteRamIn == 240)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 (byteRam_::byteRamIn == 178)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 71) && (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 42) && (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamIn == 131) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamIn == 195) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 88) && (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 142) && (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 179) && (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamAddr == 9) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 (byteRam_::byteRamAddr == 76)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 (byteRam_::byteRamAddr == 61)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 (byteRam_::byteRamAddr == 48)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 (byteRam_::byteRamAddr == 2)) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 102) && (byteRam_::byteRamAddr <= 110) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127) && (byteRam_::byteRamIn >= 189) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##2 (byteRam_::byteRamAddr == 86) ##1 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127) && (byteRam_::byteRamIn >= 189) && (byteRam_::byteRamIn <= 250) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 144) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 97) && (byteRam_::byteRamAddr <= 110) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 168) && (byteRam_::byteRamIn <= 210) ##1 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 175) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 81) ##3 true) |-> (byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 168) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 187) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##4 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##3 !byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##2 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 188) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 36) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 12) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 216)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147) ##3 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr >= 39) && (byteRam_::byteRamAddr <= 82) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##3 !byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 207) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 205) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr >= 36) && (byteRam_::byteRamAddr <= 75) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 38) && (byteRam_::byteRamAddr <= 79) ##3 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 197) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 91) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 206) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 216) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 218) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 215) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 208) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 193) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 210) && (byteRam_::byteRamIn <= 255) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 110) && (byteRam_::byteRamAddr <= 117) ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 81) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 158)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 103) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 182) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 109) && (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 211) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 13) && (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 187) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 69) && (byteRam_::byteRamAddr <= 94) && (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 182)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 126) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 158) && (byteRam_::byteRamIn <= 210) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 94) ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 42) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 158) && (byteRam_::byteRamIn <= 208) ##1 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 206) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 95) ##3 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##2 (byteRam_::byteRamOut == 211)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 57) && (byteRam_::byteRamAddr <= 90) && (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 92) ##2 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 154) && (byteRam_::byteRamIn <= 204) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 83) ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) && (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##3 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 96) ##2 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) && (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) && (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 6) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 192) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 141) ##3 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 44) && (byteRam_::byteRamIn <= 86) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 27) && (byteRam_::byteRamAddr <= 52) ##4 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 157) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 72) && (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##1 (byteRam_::byteRamAddr == 80)) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##1 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 57) && (byteRam_::byteRamIn <= 119) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 byteRam_::byteRamEn) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr == 31)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr == 35)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr == 75)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr == 108)) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 57) && (byteRam_::byteRamIn <= 120) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamIn == 43) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamIn == 35) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamIn == 214) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamIn == 180) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut == 211) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamIn == 164) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamAddr == 82) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr >= 65) && (byteRam_::byteRamAddr <= 92) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamAddr == 84) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamAddr == 103) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 70) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 byteRam_::byteRamEn ##1 (byteRam_::byteRamOut == 0) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamAddr == 63) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 byteRam_::byteRamEn ##1 !byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamAddr == 117) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamAddr == 56) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamAddr == 32) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamIn == 195) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamIn == 161) ##2 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 150) && (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamIn == 147) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamIn == 164) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamIn == 71) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 125) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 97) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamIn == 148) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamAddr == 127) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamAddr == 117) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 166) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamAddr == 106) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 150) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamAddr == 77) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 165) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 132) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 92) && (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamAddr == 56) ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 69) && (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 71) ##3 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 111) && (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamIn == 180) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 13) && (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 122) && (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##4 (byteRam_::byteRamIn == 35)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##4 (byteRam_::byteRamIn == 249)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamRw ##1 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##4 (byteRam_::byteRamIn == 143)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##3 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##4 (byteRam_::byteRamIn == 72)) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22) ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 115) && (byteRam_::byteRamIn <= 164) && (byteRam_::byteRamOut == 39) ##1 byteRam_::byteRamEn ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 156) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 101) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 47) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 81) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 166) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 62) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 134) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 47) && (byteRam_::byteRamAddr <= 84) && (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 115) && (byteRam_::byteRamIn <= 164) && (byteRam_::byteRamOut == 39) ##3 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 201) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 71) && (byteRam_::byteRamAddr <= 126) && (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 126) && (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 169) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 119) && (byteRam_::byteRamAddr <= 127) ##4 (byteRam_::byteRamOut == 59)) |-> (byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 147) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 79) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 106) && (byteRam_::byteRamOut == 39) ##4 true) |-> (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255) ##1 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##4 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##4 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22) ##4 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 118) && (byteRam_::byteRamIn <= 159) && (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 145) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 80) ##4 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 17) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##4 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##4 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 118) && (byteRam_::byteRamIn <= 183) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 140) && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##1 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 164) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 42) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 95) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 176) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 28) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 27) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamIn >= 201) && (byteRam_::byteRamIn <= 222) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 byteRam_::byteRamRw) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamIn >= 192) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 71) && (byteRam_::byteRamIn <= 152) && (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 77) && (byteRam_::byteRamIn <= 149) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamRw ##3 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 164) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr >= 65) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamRw ##2 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamIn >= 195) && (byteRam_::byteRamIn <= 213) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamIn >= 192) && (byteRam_::byteRamIn <= 207) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 28) && (byteRam_::byteRamAddr <= 57) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 95) && (byteRam_::byteRamOut <= 129) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 231) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) && byteRam_::byteRamEn ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 121) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) && (byteRam_::byteRamOut >= 95) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 213) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 29) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 232) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 158) && (byteRam_::byteRamIn <= 208) ##1 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 201)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##2 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##3 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 26)) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##1 !byteRam_::byteRamRw && (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamIn >= 205) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamIn >= 195) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 58) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamIn >= 188) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 253) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 43) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamIn >= 182) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamIn >= 121) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 86) && (byteRam_::byteRamIn <= 129) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 57) && (byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 51) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 254) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 144) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 57) && (byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamIn >= 128) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 86) && (byteRam_::byteRamIn <= 131) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 29) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) && (byteRam_::byteRamOut == 0) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 98) && (byteRam_::byteRamIn <= 149) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) && (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 46) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) && (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 35) && (byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 221) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 37) && (byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 37) && (byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 99) && (byteRam_::byteRamIn <= 152) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 143) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 143) ##3 !byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 215) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 154) && (byteRam_::byteRamIn <= 163) ##4 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##2 (byteRam_::byteRamAddr >= 90) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 64) && (byteRam_::byteRamIn <= 129) ##4 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 208) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##2 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 145) ##4 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##2 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 !byteRam_::byteRamEn) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr == 97) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut == 39) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 61) ##3 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 155) && (byteRam_::byteRamIn <= 168) ##4 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 86) && (byteRam_::byteRamIn <= 129) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 160) ##4 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##2 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 161) ##4 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 28) && (byteRam_::byteRamAddr <= 51) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 2) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##1 !byteRam_::byteRamRw ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 157) && (byteRam_::byteRamIn <= 170) ##4 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 12) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 225)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 41) && (byteRam_::byteRamAddr <= 48) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 47) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 2)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 31)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 5) && (byteRam_::byteRamIn <= 98) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 62) && (byteRam_::byteRamIn <= 126) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 190) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 164) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamOut == 237)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamOut == 242)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 155) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 224)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 81) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) && (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 143) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 byteRam_::byteRamEn) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamAddr == 106) ##2 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) && (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamIn == 147) ##2 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 (byteRam_::byteRamIn == 164)) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 5) && (byteRam_::byteRamIn <= 124) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##3 !byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 167) ##4 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 41) && (byteRam_::byteRamAddr <= 63) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 143) ##1 (byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 (byteRam_::byteRamAddr == 117) ##1 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 28) && (byteRam_::byteRamAddr <= 43) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 197) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 121) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 97) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 41) ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 39) ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 19) && (byteRam_::byteRamAddr <= 37) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 174) && (byteRam_::byteRamIn <= 214) ##2 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 146) && (byteRam_::byteRamIn <= 198) ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 38) && (byteRam_::byteRamAddr <= 79) ##3 (byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##4 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 85) && (byteRam_::byteRamIn <= 170) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) && (byteRam_::byteRamIn >= 138) && (byteRam_::byteRamIn <= 192) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 155) && (byteRam_::byteRamIn <= 205) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamRw ##2 (byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 244) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 247) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 2) ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 38) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 28) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 5) ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 175) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 70) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 57) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 8) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 187) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 25) && (byteRam_::byteRamAddr <= 51) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr == 12) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr == 52) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 212) ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 2) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 95) ##3 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 byteRam_::byteRamRw ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45) ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn == 2) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 118) ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 12) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 12) ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 188) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn == 40) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 22) && (byteRam_::byteRamAddr <= 45) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 182) ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamOut == 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 46) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 91) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn == 76) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 217) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 (byteRam_::byteRamAddr == 5)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr == 16) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 (byteRam_::byteRamAddr == 64)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63) ##4 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 88) && (byteRam_::byteRamIn <= 173) ##4 (byteRam_::byteRamOut == 58)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 (byteRam_::byteRamAddr == 87)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 byteRam_::byteRamEn) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 (byteRam_::byteRamAddr == 80)) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##4 (byteRam_::byteRamAddr == 71)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 141) ##3 (byteRam_::byteRamAddr == 72) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##3 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 229) && (byteRam_::byteRamIn <= 252) && (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 165) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 207) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 69) && (byteRam_::byteRamIn <= 252) && (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 51) && (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 2) && (byteRam_::byteRamAddr <= 3) && (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##3 (byteRam_::byteRamAddr == 72) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 69) && (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 248) && (byteRam_::byteRamIn <= 252) && (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 2) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) && byteRam_::byteRamRw ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) && byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 251) && (byteRam_::byteRamIn <= 252) && (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn == 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 252) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamAddr == 1) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 byteRam_::byteRamEn) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 207) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr == 108) ##2 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr >= 108) && (byteRam_::byteRamAddr <= 117) ##2 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##3 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamAddr == 21) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamAddr == 60) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr == 17) ##2 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamIn == 195) ##2 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn == 9) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##2 (byteRam_::byteRamIn == 14) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr == 89) ##2 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamIn == 192) ##2 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 !byteRam_::byteRamRw ##1 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr >= 69) && (byteRam_::byteRamAddr <= 91) ##1 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr >= 69) && (byteRam_::byteRamAddr <= 117) ##1 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr >= 82) && (byteRam_::byteRamAddr <= 91) ##1 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamIn >= 192) && (byteRam_::byteRamIn <= 248) ##1 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamAddr >= 89) && (byteRam_::byteRamAddr <= 91) ##1 (byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 168) ##1 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##1 (byteRam_::byteRamIn == 49) ##2 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 (byteRam_::byteRamAddr == 41)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 (byteRam_::byteRamAddr == 50)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 (byteRam_::byteRamAddr == 8)) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamRw ##3 (byteRam_::byteRamAddr == 72) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 41) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 50) && (byteRam_::byteRamIn <= 101) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 187) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 42) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 82) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 94) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 94) ##1 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 140) && (byteRam_::byteRamOut <= 173) ##1 (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) && (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 212) ##1 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 130) && (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 145) && (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 58) ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 13) && (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 217) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 22) && (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 167) && (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 132) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 12) ##1 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 91) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 37) && (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 103) ##1 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 156) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 182) ##1 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 72) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##2 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 80) ##1 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 72) && (byteRam_::byteRamIn <= 217) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 80) ##1 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 72) && (byteRam_::byteRamIn <= 109) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 118) ##1 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 42) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 118) ##1 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 57)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 154) && (byteRam_::byteRamIn <= 204) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 70)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 212) ##1 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 96)) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 14) && (byteRam_::byteRamIn <= 217) && (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 92) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 90) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 126) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 32) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamOut == 0) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 3) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 byteRam_::byteRamEn ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 94) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 !byteRam_::byteRamEn ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamOut == 0) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 164) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 135) ##4 (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 31) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 3) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamOut >= 88) && (byteRam_::byteRamOut <= 242) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamAddr >= 27) && (byteRam_::byteRamAddr <= 52) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25) ##1 (byteRam_::byteRamOut >= 203) && (byteRam_::byteRamOut <= 217) ##3 true) |-> (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 173) && (byteRam_::byteRamOut <= 207) ##4 (byteRam_::byteRamOut >= 201) && (byteRam_::byteRamOut <= 242)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamAddr == 72) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62) ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamAddr >= 102) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##1 (byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##3 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamAddr >= 101) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 127) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamAddr >= 62) && (byteRam_::byteRamAddr <= 76) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamAddr >= 100) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 82) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamAddr >= 30) && (byteRam_::byteRamAddr <= 60) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamAddr >= 45) && (byteRam_::byteRamAddr <= 85) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 60) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 123) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##1 (byteRam_::byteRamAddr == 72) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 83) ##1 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 42) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 41) && (byteRam_::byteRamAddr <= 82) ##1 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 69) ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamAddr >= 62) && (byteRam_::byteRamAddr <= 83) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamAddr >= 50) && (byteRam_::byteRamAddr <= 83) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 58) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 217) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn >= 208) && (byteRam_::byteRamIn <= 214) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 118) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 182) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 201) && (byteRam_::byteRamIn <= 212) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 55) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamIn >= 131) && (byteRam_::byteRamIn <= 140) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 90) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 117) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 91) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 21) && (byteRam_::byteRamAddr <= 29) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 148) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 115) && (byteRam_::byteRamIn <= 134) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 134) && (byteRam_::byteRamIn <= 147) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 12) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn >= 161) && (byteRam_::byteRamIn <= 164) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamIn >= 45) && (byteRam_::byteRamIn <= 90) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamIn >= 132) && (byteRam_::byteRamIn <= 147) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamIn >= 47) && (byteRam_::byteRamIn <= 84) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 67) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamIn >= 47) && (byteRam_::byteRamIn <= 98) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##1 (byteRam_::byteRamOut >= 197) && (byteRam_::byteRamOut <= 217) ##1 true) |-> (byteRam_::byteRamIn >= 46) && (byteRam_::byteRamIn <= 96));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##3 (byteRam_::byteRamIn >= 136) && (byteRam_::byteRamIn <= 161) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 196) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 byteRam_::byteRamEn) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##2 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut == 39) ##1 byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut == 39) ##3 !byteRam_::byteRamRw) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 108) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 88) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr >= 88) && (byteRam_::byteRamAddr <= 95) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr >= 82) && (byteRam_::byteRamAddr <= 83) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn >= 72) && (byteRam_::byteRamIn <= 95)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn >= 151) && (byteRam_::byteRamIn <= 152)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 12) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn >= 35) && (byteRam_::byteRamIn <= 43) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 62) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 14) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 82) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 134) && (byteRam_::byteRamIn <= 147) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn >= 181) && (byteRam_::byteRamIn <= 195) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 196) && (byteRam_::byteRamIn <= 255) && (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 196) && (byteRam_::byteRamIn <= 255) && (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 88) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 43) && (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut == 39) ##2 !byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 204) && (byteRam_::byteRamIn <= 208) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 196) && (byteRam_::byteRamIn <= 255) && (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn && (byteRam_::byteRamIn >= 196) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 98) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 129) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr >= 77) && (byteRam_::byteRamAddr <= 84) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamIn >= 49) && (byteRam_::byteRamIn <= 119) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn == 9)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 89) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 131) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 62) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 29) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 164) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 232) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 131) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 95) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr >= 7) && (byteRam_::byteRamAddr <= 25) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 77) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn >= 150) && (byteRam_::byteRamIn <= 164) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 134) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 55) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 127) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 52) && (byteRam_::byteRamAddr <= 75) && (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 20) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 224) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 201) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 148) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 119) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 55) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 32) && (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 48) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 55) && (byteRam_::byteRamAddr <= 85) && (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 125) ##3 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 143) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 125) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 118)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 96)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 57)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 43)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 146) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##2 (byteRam_::byteRamOut == 39) ##2 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##2 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 115) && (byteRam_::byteRamIn <= 164) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 57) && (byteRam_::byteRamIn <= 119) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 28) && (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 215) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 173) ##1 (byteRam_::byteRamAddr == 72) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 208) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 66) && (byteRam_::byteRamAddr <= 89) && (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 41) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 43) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 109) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 186) ##1 (byteRam_::byteRamAddr == 72) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 144) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamAddr == 72) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 (byteRam_::byteRamAddr >= 36) && (byteRam_::byteRamAddr <= 60) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 197) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 58) ##3 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 86) && (byteRam_::byteRamIn <= 129) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 95) ##3 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 91) && (byteRam_::byteRamOut <= 95) ##3 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut >= 75) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 88) && (byteRam_::byteRamOut <= 95) ##3 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##1 (byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 199));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamAddr == 127) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamAddr == 93) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamAddr == 95) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamAddr == 117) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamAddr == 83) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamAddr == 86) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamIn == 35) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamIn == 131) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 33) && (byteRam_::byteRamIn <= 40) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 32) && (byteRam_::byteRamIn <= 41) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 (byteRam_::byteRamIn == 152) ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamIn >= 207) && (byteRam_::byteRamIn <= 218) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 67) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamIn == 207) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut == 193) ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 89) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut >= 102) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 84) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut >= 102) && (byteRam_::byteRamOut <= 193) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 60) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 91) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 21) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 106) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 (byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 54) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 116) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 111) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 !byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 147) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 103) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 62) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 100) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##1 !byteRam_::byteRamEn ##2 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 126) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 (byteRam_::byteRamIn == 197)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 (byteRam_::byteRamIn == 195)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 (byteRam_::byteRamIn == 164)) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 31) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 111) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 byteRam_::byteRamRw) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 59) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 26) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 13) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 86) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 109) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 85) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 27) && (byteRam_::byteRamIn <= 38) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamIn >= 207) && (byteRam_::byteRamIn <= 250) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 66) && (byteRam_::byteRamAddr <= 116) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 35) && (byteRam_::byteRamAddr <= 83) ##1 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 140) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 17) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 150) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 229) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamOut == 0) ##2 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 91) && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamAddr == 74)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 118) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##4 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamOut == 161)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamOut == 194)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamAddr == 24)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamAddr == 35)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamAddr == 59)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 29) && (byteRam_::byteRamIn <= 39) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamAddr == 91)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamAddr == 82)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 (byteRam_::byteRamAddr == 31)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 89) && (byteRam_::byteRamIn <= 171) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 155) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 48) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut == 193) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamIn >= 200) && (byteRam_::byteRamIn <= 244) ##2 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 !byteRam_::byteRamRw && (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 143) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 (byteRam_::byteRamIn >= 6) && (byteRam_::byteRamIn <= 99) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 28) && (byteRam_::byteRamIn <= 39) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 (byteRam_::byteRamIn >= 6) && (byteRam_::byteRamIn <= 116) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 108) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 153) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 187) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##1 byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 127) && (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 170) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 66) && (byteRam_::byteRamAddr <= 125) && (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 (byteRam_::byteRamAddr == 25)) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamAddr == 127) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamAddr == 118) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamAddr == 85) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 208) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 126) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 180) && byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 9) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 180) && byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 50) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamOut == 0) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) && byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 214)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 175)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 140)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 21) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 87) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 31) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn >= 74) && (byteRam_::byteRamIn <= 140)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn >= 59) && (byteRam_::byteRamIn <= 108)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 59) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamIn >= 123) && (byteRam_::byteRamIn <= 244) ##2 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamIn >= 152) && (byteRam_::byteRamIn <= 244) ##2 (byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 211) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 12) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 165) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 86) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 108) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 49) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 109) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 59) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 180) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn >= 148) && (byteRam_::byteRamIn <= 224) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 5) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 byteRam_::byteRamRw ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 164) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 213) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 48) ##2 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 18) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 5) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 224) ##2 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 2) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 225) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 20) ##2 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamOut == 242) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 73) ##2 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 2) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 12) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 26) ##2 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 47) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 82) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 5) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 134) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 90) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 43) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 96) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 53) ##1 (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 60) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 77) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 122) && (byteRam_::byteRamIn <= 185) ##1 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) && byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##3 true) |-> (byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 121) && (byteRam_::byteRamIn <= 183) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 160) && (byteRam_::byteRamOut <= 242) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 91) && (byteRam_::byteRamIn <= 173) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 188) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 42) && (byteRam_::byteRamAddr <= 82) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 181) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 25) && (byteRam_::byteRamAddr <= 45) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 242) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamIn >= 133) && (byteRam_::byteRamIn <= 253) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamIn >= 138) && (byteRam_::byteRamIn <= 250) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 55) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 181) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 25) && (byteRam_::byteRamAddr <= 51) ##1 (byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 83) ##1 (byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##2 (byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 181) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 111) && (byteRam_::byteRamIn <= 160) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 byteRam_::byteRamRw ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 144) && (byteRam_::byteRamIn <= 195) ##2 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamEn) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamIn >= 128) && (byteRam_::byteRamIn <= 181) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamIn >= 3) && (byteRam_::byteRamIn <= 253) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 36) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 36) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 181) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamIn >= 3) && (byteRam_::byteRamIn <= 250) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamAddr == 85) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) && byteRam_::byteRamRw ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn == 208) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn == 180) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn == 9) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 201) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 212) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 29) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 213) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 118) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn == 214) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn == 195) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn == 164) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamIn == 161) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 217) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 37) && (byteRam_::byteRamAddr <= 52) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 115) && (byteRam_::byteRamIn <= 134) ##1 (byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 117) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 55) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 39) ##3 !byteRam_::byteRamEn) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 39) ##3 byteRam_::byteRamRw) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 232) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 182) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 12) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 165) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 91) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 48) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 147) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 164) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 213) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 62) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamOut == 0) ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 83) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 39) ##2 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamOut == 39) ##1 !byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 93) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 134) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 180) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 106) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 86) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 127) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 82) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 80) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 73) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 148) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 147) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 147) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 21) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 134) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 72) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 2) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 35) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 5) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 106) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 106) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 106) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 103) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 2) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 43) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 26) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 117) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 108) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 5) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 179) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 12) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 152) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 147) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 103) ##1 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 73) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr == 95) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr == 88) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn == 249)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn == 72)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr == 84) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn == 152)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn == 151)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn == 143)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn == 95)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 82) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr == 103) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 79) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 (byteRam_::byteRamIn == 35)) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn == 181) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn == 35) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn == 247) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn == 195) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 26) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamAddr == 20) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 43) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##1 (byteRam_::byteRamIn == 224) ##3 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 60) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##4 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 212) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn == 126) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn == 71) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn == 150) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr == 7) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr == 25) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr == 56) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamIn == 164) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 106) && (byteRam_::byteRamOut <= 135) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##3 (byteRam_::byteRamAddr == 77) ##1 true) |-> (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 212) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 57)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 8)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 32)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 127)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 118)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 43)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 117)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 96)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 95)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 70)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 56)) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 197) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 102) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 58) ##1 true) |-> (byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 70)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 38) && (byteRam_::byteRamAddr <= 42) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamIn >= 99) && (byteRam_::byteRamIn <= 172) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 38) && (byteRam_::byteRamAddr <= 44) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 40) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 181) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 90) && (byteRam_::byteRamAddr <= 127) ##1 !byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 152) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamIn >= 80) && (byteRam_::byteRamIn <= 165) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 50) ##3 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 82) && (byteRam_::byteRamAddr <= 95) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 191) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) && (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 60) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) && (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 63) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) && (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 76) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 57) && (byteRam_::byteRamIn <= 117) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 158) && (byteRam_::byteRamIn <= 208) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 39) && (byteRam_::byteRamAddr <= 81) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 94) ##2 !byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 45) && (byteRam_::byteRamAddr <= 62) ##3 (byteRam_::byteRamOut == 181) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) && (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 129) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 152) && (byteRam_::byteRamIn <= 212) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 94) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##2 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 217) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 47) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 93) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 152) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 87) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 108)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 92) && (byteRam_::byteRamAddr <= 95) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 77) ##1 byteRam_::byteRamEn) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 60) ##1 (byteRam_::byteRamAddr >= 39) && (byteRam_::byteRamAddr <= 81) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 100) && (byteRam_::byteRamIn <= 153) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 48) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 76)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 152) && (byteRam_::byteRamIn <= 182) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 108) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 84) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 80) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 63) ##1 (byteRam_::byteRamAddr >= 39) && (byteRam_::byteRamAddr <= 81) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##2 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 82)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 150) && (byteRam_::byteRamIn <= 152) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 201) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 171) && (byteRam_::byteRamIn <= 178) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 183) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 92) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 13) && (byteRam_::byteRamIn <= 19) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn >= 59) && (byteRam_::byteRamIn <= 74)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamOut == 193)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn >= 5) && (byteRam_::byteRamIn <= 12)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 96)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn >= 194) && (byteRam_::byteRamIn <= 195)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 68) && (byteRam_::byteRamAddr <= 95) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 106) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 242) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 86) && (byteRam_::byteRamOut <= 242) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 byteRam_::byteRamEn ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 126) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 49) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 byteRam_::byteRamEn ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 78) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 76) ##1 (byteRam_::byteRamAddr >= 39) && (byteRam_::byteRamAddr <= 81) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 95) && (byteRam_::byteRamOut <= 242) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 109) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 155) ##1 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 60) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 163) ##1 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 82)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 93)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 17) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 31) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 51) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 59) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 8) && (byteRam_::byteRamIn <= 15) ##2 (byteRam_::byteRamAddr == 77) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 140) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 150) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 248) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 78) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 178) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 77) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 152) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 111) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 171) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 152) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 19) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 13) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 83) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 66) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 82) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 207) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 95) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 !byteRam_::byteRamRw) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 147) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 82) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 53) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 83) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 242) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 95) && (byteRam_::byteRamOut <= 181) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 70)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 82) && (byteRam_::byteRamAddr <= 100) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 242)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 205)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 195)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 140)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamOut == 201)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 5)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 10) && (byteRam_::byteRamIn <= 15) ##2 (byteRam_::byteRamAddr == 77) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 12)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 74)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 96)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 77) ##1 (byteRam_::byteRamOut == 181)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 92)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 54) ##3 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 (byteRam_::byteRamIn == 108)) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 59) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 87) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 12) && (byteRam_::byteRamIn <= 15) ##2 (byteRam_::byteRamAddr == 77) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 194) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 150) && (byteRam_::byteRamOut <= 242) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 126) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 132) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 165) && (byteRam_::byteRamIn <= 190) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 157) && (byteRam_::byteRamIn <= 205) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 190) && (byteRam_::byteRamIn <= 213) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 42) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 !byteRam_::byteRamRw ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 59) && (byteRam_::byteRamAddr <= 89) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 183) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 51) && (byteRam_::byteRamAddr <= 74) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 89) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 69) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 172) && (byteRam_::byteRamIn <= 205) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 59) && (byteRam_::byteRamAddr <= 91) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 169) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamIn >= 98) && (byteRam_::byteRamIn <= 169) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 55) && (byteRam_::byteRamAddr <= 82) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 178) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 61) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamIn >= 90) && (byteRam_::byteRamIn <= 169) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamIn >= 135) && (byteRam_::byteRamIn <= 241) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 159) && (byteRam_::byteRamIn <= 205) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 172) && (byteRam_::byteRamIn <= 249) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamAddr >= 76) && (byteRam_::byteRamAddr <= 126) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 95) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 242) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 249) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 70) && (byteRam_::byteRamAddr <= 76)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 86) && (byteRam_::byteRamAddr <= 118) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 48) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 234) && (byteRam_::byteRamOut <= 237) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 197)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 244) && (byteRam_::byteRamIn <= 247)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 57)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 152) && (byteRam_::byteRamIn <= 160) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 160) && (byteRam_::byteRamIn <= 165) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 165) && (byteRam_::byteRamIn <= 182) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 68) && (byteRam_::byteRamIn <= 80)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 109) && (byteRam_::byteRamAddr <= 118)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 12) && (byteRam_::byteRamAddr <= 19) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamIn >= 159) && (byteRam_::byteRamIn <= 242) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut == 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 !byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamIn >= 135) && (byteRam_::byteRamIn <= 249) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 123) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamAddr >= 91) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 201) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 125) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 109) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 49) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 190) && (byteRam_::byteRamIn <= 217) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 31) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 21) && (byteRam_::byteRamAddr <= 31) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 93)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 19)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 87)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 82)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 73)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 80)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 5)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamOut == 237)) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 93) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 93) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 29) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##1 byteRam_::byteRamEn ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 91) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 72) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 74) && (byteRam_::byteRamAddr <= 91) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 161) && (byteRam_::byteRamOut <= 197) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 186) ##1 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 146) && (byteRam_::byteRamIn <= 196) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 100) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 100) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 70)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 87) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 86) ##3 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamAddr >= 74) && (byteRam_::byteRamAddr <= 100) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141) ##3 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 2) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 60) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 72) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 12) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 165) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 106) && (byteRam_::byteRamOut <= 135) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 213) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamAddr >= 67) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 190) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 134) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 82) ##3 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 81) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 46) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut == 58) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamAddr == 72) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamAddr >= 91) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 byteRam_::byteRamEn) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 115) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 62) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 !byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 99) && (byteRam_::byteRamIn <= 170) && (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 141) && (byteRam_::byteRamIn <= 157) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut == 59) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 63) && (byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##3 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 48)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr >= 18) && (byteRam_::byteRamAddr <= 19)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 106)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn >= 160) && (byteRam_::byteRamIn <= 165)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 159) && (byteRam_::byteRamIn <= 207) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 122) && (byteRam_::byteRamIn <= 252) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 252) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 31) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 247)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 197)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 43) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 207) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 237) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 118) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 86) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 80)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 85) && (byteRam_::byteRamIn <= 169) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 48) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 152) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 43)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 19) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 152) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 12) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 180)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 234) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 182) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 109)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 212) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 160) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 165) ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 57)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 118)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 76)) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 99) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 26) && (byteRam_::byteRamAddr <= 52) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 157) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 50) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) && byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 226) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamIn >= 186) && (byteRam_::byteRamIn <= 244) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 47) && (byteRam_::byteRamIn <= 96) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 217) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 190) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 109) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 103) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 21) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 5) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 108) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 31) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 81) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 91) && (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 98) && (byteRam_::byteRamIn <= 145) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 152) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 129) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 201) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##2 (byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 253) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 103) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 66) && (byteRam_::byteRamAddr <= 77) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 byteRam_::byteRamRw) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 18) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 135) && (byteRam_::byteRamIn <= 248) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 61) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 19) && (byteRam_::byteRamAddr <= 55) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 92) && (byteRam_::byteRamAddr <= 126) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 158) && (byteRam_::byteRamIn <= 208) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 32)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 63)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 106)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 62) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 156) ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 145) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 112) ##1 (byteRam_::byteRamIn >= 132) && (byteRam_::byteRamIn <= 244) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 135) && (byteRam_::byteRamIn <= 190) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 byteRam_::byteRamRw) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 95) && (byteRam_::byteRamIn <= 171) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 212) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 118) && (byteRam_::byteRamIn <= 179) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 109) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 81) && (byteRam_::byteRamAddr <= 87) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 31) && (byteRam_::byteRamAddr <= 47) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 87)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 77) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 160)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 147)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 115)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 18)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 43)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 48)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 106)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamIn == 165)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 71) && (byteRam_::byteRamAddr <= 77) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 byteRam_::byteRamRw) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 (byteRam_::byteRamAddr == 19)) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 155) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 66) && (byteRam_::byteRamAddr <= 77) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 35) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 217) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 155) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 155) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 91) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 21) && (byteRam_::byteRamAddr <= 29) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 197) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 135) && (byteRam_::byteRamIn <= 190) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 121) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 201) && (byteRam_::byteRamIn <= 212) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 14) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 62) && (byteRam_::byteRamIn <= 72) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 12) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 108) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 148) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 118) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 182) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 55) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 72) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 62) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 12) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 86) && (byteRam_::byteRamAddr <= 87) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 39) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 154) && (byteRam_::byteRamIn <= 204) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 71) && (byteRam_::byteRamAddr <= 77) && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##3 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 byteRam_::byteRamRw) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 byteRam_::byteRamEn) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 80) && (byteRam_::byteRamAddr <= 82) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 115) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 58) && (byteRam_::byteRamAddr <= 89) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut == 59) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 20) && (byteRam_::byteRamAddr <= 32)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 96)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 118)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 43)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 57)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 83) ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 81) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 31) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 47) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 5) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 165) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 190) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 109) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 59) ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 201) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> byteRam_::byteRamEn);
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 91) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 106) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 47) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 29) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 232) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 217) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 213) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 134) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 165) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 106) && (byteRam_::byteRamOut <= 135) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 147) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 212) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 190) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 199) && (byteRam_::byteRamIn <= 208)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 9) && (byteRam_::byteRamIn <= 80)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 12) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 21) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 5) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 62) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 72) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 2) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 103) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 108) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 212) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 19) && (byteRam_::byteRamAddr <= 43) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 55) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 152) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 55) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 12) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 18) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 242) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 127) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 118) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 147) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 148) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 165) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 140) && (byteRam_::byteRamOut <= 173) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 117) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 182) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 201) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 106) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 212) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 48) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 86) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 103) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 87) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 80) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 5) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 115) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 2) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 73) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 43) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 26) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 82) ##1 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 115) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 29) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 70)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 57)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 127)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 118)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 117)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 95)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 96)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 63)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 20)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 32)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 43)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 56)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamOut == 39)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 106)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 8)) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 165) && (byteRam_::byteRamIn <= 255) ##1 !byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 79) && (byteRam_::byteRamIn <= 161) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 83) ##2 !byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 39) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 148) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 115) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 26) && (byteRam_::byteRamIn <= 31) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 182) && (byteRam_::byteRamIn <= 201) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255) ##1 !byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 234) && (byteRam_::byteRamOut <= 237) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 19) && (byteRam_::byteRamAddr <= 20) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 160) && (byteRam_::byteRamIn <= 165) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 81) && (byteRam_::byteRamAddr <= 87) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 217) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 91) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 68) && (byteRam_::byteRamIn <= 80)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 161)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 180)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 207) && (byteRam_::byteRamIn <= 208)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 165) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 62) && (byteRam_::byteRamIn <= 72) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 217) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 95) && (byteRam_::byteRamIn <= 143) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 108) && (byteRam_::byteRamIn <= 109) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 31) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 182) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 148) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 115) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 147) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 103) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 26) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 !byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22) ##2 !byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 106) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 165) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamRw ##1 !byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 224) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamEn) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 201) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 160) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 237) ##1 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 91) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 213) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 190) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 165) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 208)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 207)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 72) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 147)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 68)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 9)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 247)) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 81) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 164) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 108) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 5) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 232) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 31) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 109) && (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 156) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 98) ##2 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 97) && (byteRam_::byteRamIn <= 147) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 141) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 129) ##1 (byteRam_::byteRamAddr >= 61) && (byteRam_::byteRamAddr <= 81) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 163) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 78) && (byteRam_::byteRamAddr <= 102) ##1 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 60) && (byteRam_::byteRamAddr <= 93) ##3 (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##2 (byteRam_::byteRamAddr == 77) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 45) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 255));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 63) ##2 (byteRam_::byteRamOut >= 35) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 13) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamAddr == 77) && (byteRam_::byteRamOut >= 181) && (byteRam_::byteRamOut <= 207) ##1 true) |-> (byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##2 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63) ##2 true) |-> byteRam_::byteRamRw);
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 75)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 88) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 35) && (byteRam_::byteRamIn <= 247)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 71) && (byteRam_::byteRamIn <= 215) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 247)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 54) && (byteRam_::byteRamIn <= 236) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 19) && (byteRam_::byteRamIn <= 205) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 77) && (byteRam_::byteRamAddr <= 122)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 127) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 0) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 72) && (byteRam_::byteRamAddr <= 106) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 247)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 47) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 247) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 46) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 0) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 135) && (byteRam_::byteRamIn <= 215) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 171) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 77) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 !byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 6) && (byteRam_::byteRamOut <= 13)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 83) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 129) && (byteRam_::byteRamIn <= 250) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 39) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 134) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 150) && (byteRam_::byteRamIn <= 247)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 247) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 75)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 6) && (byteRam_::byteRamOut <= 7)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 13) && (byteRam_::byteRamOut <= 22)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 81) && (byteRam_::byteRamAddr <= 106) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 134) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 106) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 250) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 71) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 !byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 135) && (byteRam_::byteRamIn <= 171) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 88) && (byteRam_::byteRamAddr <= 107) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 !byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 !byteRam_::byteRamRw) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 115) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 167) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 135) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 6)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 22)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 65) && (byteRam_::byteRamAddr <= 106) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 72) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 137) && (byteRam_::byteRamIn <= 236) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 88) && (byteRam_::byteRamAddr <= 95) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 76) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 91) && (byteRam_::byteRamAddr <= 106) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 165) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 98) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 57) && (byteRam_::byteRamAddr <= 118)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 71) && (byteRam_::byteRamIn <= 98) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 171) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 !byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 97) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 byteRam_::byteRamEn ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 !byteRam_::byteRamRw ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamIn >= 27) && (byteRam_::byteRamIn <= 147) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 73) && (byteRam_::byteRamAddr <= 95) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 3)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 103) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 91) && (byteRam_::byteRamAddr <= 97) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 21) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 92) && (byteRam_::byteRamAddr <= 95) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 159) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 194) && (byteRam_::byteRamIn <= 215) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 71) && (byteRam_::byteRamIn <= 83) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 83) && (byteRam_::byteRamIn <= 166) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 29) && (byteRam_::byteRamAddr <= 62) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 194) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 215) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 39) && (byteRam_::byteRamAddr <= 81) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 !byteRam_::byteRamRw ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 137) && (byteRam_::byteRamIn <= 205) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 168) && (byteRam_::byteRamIn <= 236) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 115) && (byteRam_::byteRamIn <= 165) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 180) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 70)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 77) && (byteRam_::byteRamAddr <= 103)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 35) && (byteRam_::byteRamIn <= 126)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 6) && (byteRam_::byteRamOut <= 13)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 135) && (byteRam_::byteRamIn <= 137) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 92) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 88) && (byteRam_::byteRamAddr <= 89) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 59) && (byteRam_::byteRamAddr <= 61) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 80) && (byteRam_::byteRamIn <= 83) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 205) && (byteRam_::byteRamIn <= 215) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 107) && (byteRam_::byteRamAddr <= 126) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 152) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 166) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 86) && (byteRam_::byteRamIn <= 129) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 13)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 7)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 62) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr >= 34) && (byteRam_::byteRamAddr <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 124) && (byteRam_::byteRamIn <= 186) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 byteRam_::byteRamEn ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 190) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 2) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 197) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 38) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 89) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 147) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 59) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 95) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 107) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 126) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 80) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 159) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 137) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 152) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 205) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 71) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 61) && (byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 3) && (byteRam_::byteRamAddr <= 48) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 19) && (byteRam_::byteRamIn <= 108) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 143) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 125) && (byteRam_::byteRamIn <= 186) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamIn >= 99) && (byteRam_::byteRamIn <= 165) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 194) && (byteRam_::byteRamIn <= 236) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 134) && (byteRam_::byteRamIn <= 165) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 35) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 147) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 123) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 67) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 197) && (byteRam_::byteRamIn <= 247)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 180)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 6) && (byteRam_::byteRamOut <= 7)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 13) && (byteRam_::byteRamOut <= 22)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 134) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 165) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 47) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 55) && (byteRam_::byteRamAddr <= 87) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 108) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 49)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 2) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 147) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 54) && (byteRam_::byteRamIn <= 108) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 81) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 187) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 155) && (byteRam_::byteRamIn <= 190) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr >= 2) && (byteRam_::byteRamAddr <= 25) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr >= 25) && (byteRam_::byteRamAddr <= 48) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 89) && (byteRam_::byteRamIn <= 115) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 118)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 203) && (byteRam_::byteRamIn <= 236)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 61) && (byteRam_::byteRamIn <= 108) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 166) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 70)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 205) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 50) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 190) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 35) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 55) && (byteRam_::byteRamAddr <= 95) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 129) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 150) && (byteRam_::byteRamIn <= 195)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 103)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 195) && (byteRam_::byteRamIn <= 214) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 155) && (byteRam_::byteRamIn <= 165) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 6)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 22)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 157) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 115) && (byteRam_::byteRamIn <= 165) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 byteRam_::byteRamEn ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 31) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 152) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 46) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 190) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 79) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 28) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 72) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 144) && (byteRam_::byteRamIn <= 196) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr >= 55) && (byteRam_::byteRamAddr <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 62) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 205) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 50) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 111) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 106) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamIn >= 27) && (byteRam_::byteRamIn <= 75) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 48) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr >= 2) && (byteRam_::byteRamAddr <= 5) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 43) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 130) && (byteRam_::byteRamIn <= 173) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 94) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 165) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 3) && (byteRam_::byteRamIn <= 115)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 218) && (byteRam_::byteRamIn <= 236)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 109)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 97) && (byteRam_::byteRamAddr <= 118) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 234) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 67)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 165) && (byteRam_::byteRamIn <= 180)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 92) && (byteRam_::byteRamIn <= 108) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 215) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 22) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 137) && (byteRam_::byteRamIn <= 168) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 !byteRam_::byteRamRw ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 71) && (byteRam_::byteRamIn <= 126)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 114) && (byteRam_::byteRamAddr <= 122)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 164) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 195)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 88) && (byteRam_::byteRamAddr <= 103)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 197) && (byteRam_::byteRamIn <= 214)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 210) && (byteRam_::byteRamIn <= 247)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 3)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 35) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 155) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 134) && (byteRam_::byteRamIn <= 147) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 165) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 35)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 155) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 127) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 131) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 101) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 105) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 81) && (byteRam_::byteRamAddr <= 106) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 39) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 74) && (byteRam_::byteRamOut <= 75)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 134) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 75) && (byteRam_::byteRamIn <= 93) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 167) && (byteRam_::byteRamOut <= 234) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 174) && (byteRam_::byteRamIn <= 214) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 72) && (byteRam_::byteRamAddr <= 81) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 197) && (byteRam_::byteRamIn <= 205) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 85) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 217) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 21) && (byteRam_::byteRamAddr <= 29) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr >= 78) && (byteRam_::byteRamAddr <= 85) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 87) && (byteRam_::byteRamAddr <= 91) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 81) && (byteRam_::byteRamAddr <= 87) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr >= 34) && (byteRam_::byteRamAddr <= 35) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 217) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 67) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 62) && (byteRam_::byteRamIn <= 72) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 43) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 201) && (byteRam_::byteRamIn <= 225) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 160) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 26) && (byteRam_::byteRamIn <= 43) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 85) && (byteRam_::byteRamIn <= 108) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 137) && (byteRam_::byteRamIn <= 165) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 57) && (byteRam_::byteRamAddr <= 67)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 3) && (byteRam_::byteRamAddr <= 14) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 173) && (byteRam_::byteRamOut <= 181) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 81) && (byteRam_::byteRamIn <= 115)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 180) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 98) && (byteRam_::byteRamAddr <= 109)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 157) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 180)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 195) && (byteRam_::byteRamIn <= 247)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 166) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 108) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 49) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 14) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 59) && (byteRam_::byteRamOut <= 111) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 167) && (byteRam_::byteRamOut <= 181) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn >= 54) && (byteRam_::byteRamIn <= 71) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 13) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 35) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 12) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 49) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 96) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 152) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 71) && (byteRam_::byteRamIn <= 102)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 164)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 174) && (byteRam_::byteRamIn <= 195)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 84) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 52) && (byteRam_::byteRamAddr <= 77)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 109) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 70)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 43)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr == 25) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 62) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 164) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 213) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 87) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 232) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 106) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamIn == 203) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 29) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 13)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 7)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 152) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 165) && (byteRam_::byteRamIn <= 182) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 201) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 165) && (byteRam_::byteRamIn <= 182) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 59) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 63)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 61) && (byteRam_::byteRamIn <= 75) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 60) && (byteRam_::byteRamAddr <= 62) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut == 181) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 48) && (byteRam_::byteRamAddr <= 55) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 203) && (byteRam_::byteRamIn <= 205) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 39) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 75) && (byteRam_::byteRamIn <= 85) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 115) && (byteRam_::byteRamAddr <= 118) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 70) && (byteRam_::byteRamAddr <= 85) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 9) && (byteRam_::byteRamIn <= 80) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 63) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 72) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut == 59) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 81) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 14) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 108) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn == 190) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamAddr == 106) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamAddr == 126) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 91) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamIn == 54) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut == 181) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 12) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr == 5) && (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 55) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 212) && (byteRam_::byteRamIn <= 225) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 26) && (byteRam_::byteRamIn <= 43) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 165) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 20) && (byteRam_::byteRamAddr <= 28)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 57) && (byteRam_::byteRamAddr <= 62)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 108) && (byteRam_::byteRamAddr <= 109)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 97) && (byteRam_::byteRamAddr <= 98) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr >= 1) && (byteRam_::byteRamAddr <= 7)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 102) && (byteRam_::byteRamIn <= 115)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 178) && (byteRam_::byteRamIn <= 180)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 218) && (byteRam_::byteRamIn <= 224)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 231) && (byteRam_::byteRamIn <= 236)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr >= 3) && (byteRam_::byteRamAddr <= 5) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn >= 165) && (byteRam_::byteRamIn <= 168)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 44) && (byteRam_::byteRamIn <= 91) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 156) && (byteRam_::byteRamIn <= 164) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 195) && (byteRam_::byteRamIn <= 199) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 96)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 175) && (byteRam_::byteRamIn <= 180) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 63)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 207) && (byteRam_::byteRamIn <= 214) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 175) && (byteRam_::byteRamIn <= 180)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 207) && (byteRam_::byteRamIn <= 214)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 77) && (byteRam_::byteRamAddr <= 84)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 71) && (byteRam_::byteRamIn <= 76)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 32) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 43) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 35) && (byteRam_::byteRamIn <= 48)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 20) && (byteRam_::byteRamAddr <= 43)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 115) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 182) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 201) && (byteRam_::byteRamIn <= 212) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamOut >= 39) && (byteRam_::byteRamOut <= 59) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 148) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 39) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 89) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 81) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 39) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 118) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 115) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 98) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn == 205) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 62) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 48) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 14) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn == 85) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 3) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn == 75) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 42) && (byteRam_::byteRamIn <= 85) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn == 165) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 60) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 225) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 234) && (byteRam_::byteRamOut <= 242) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 68) && (byteRam_::byteRamIn <= 80) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 26) && (byteRam_::byteRamIn <= 31) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 41) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn == 203)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn == 224)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn == 236)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn == 81)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn == 3)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamIn == 108) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn == 178)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 62)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 5) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 87)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 98)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 108)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamAddr == 97) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 109)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 28)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 48)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 1)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 57)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamOut == 59) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##3 (byteRam_::byteRamOut == 39) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamAddr == 118)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn == 165)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 166) && (byteRam_::byteRamOut <= 183) ##4 (byteRam_::byteRamIn == 115)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 22));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 195) && (byteRam_::byteRamIn <= 214)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 175) && (byteRam_::byteRamIn <= 199)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 83) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 82) && (byteRam_::byteRamIn <= 166) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 152) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 20) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 9) && (byteRam_::byteRamIn <= 68)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 147)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 150) && (byteRam_::byteRamIn <= 164)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 102) && (byteRam_::byteRamIn <= 126)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 197) && (byteRam_::byteRamIn <= 199)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 207) && (byteRam_::byteRamIn <= 208)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 43)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamIn >= 126) && (byteRam_::byteRamIn <= 150)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 109)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 (byteRam_::byteRamAddr >= 52) && (byteRam_::byteRamAddr <= 56)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 237) && (byteRam_::byteRamOut <= 242) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 96)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 118)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 57)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 237) && (byteRam_::byteRamOut <= 242) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 207) && (byteRam_::byteRamIn <= 208) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 197) && (byteRam_::byteRamIn <= 199) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 147) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 83) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 212) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 103) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 5) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 201) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 26) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 147) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr == 48) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 182) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 152) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 63)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 47) && (byteRam_::byteRamAddr <= 72) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 43) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 79) && (byteRam_::byteRamAddr <= 103) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 80) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 242) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 242) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 237) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 127) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 70)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 207) && (byteRam_::byteRamIn <= 247)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 109)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 127) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 68)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 140)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 140) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 147)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 147) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 195) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 43)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 118)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 57)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 117)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 109)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 63)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 207) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 95)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 106)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 56)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr == 8)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 207)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 64) && (byteRam_::byteRamAddr <= 94) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 72) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 89) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 6) && (byteRam_::byteRamOut <= 13)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 190) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 127) ##3 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 26) && (byteRam_::byteRamIn <= 43) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 201) && (byteRam_::byteRamIn <= 225) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 81) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 157) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 56) && (byteRam_::byteRamAddr <= 63)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 164) && (byteRam_::byteRamIn <= 180)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 161)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 109)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 190) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 65) && (byteRam_::byteRamAddr <= 106) ##2 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 165) && (byteRam_::byteRamIn <= 182) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 147) && (byteRam_::byteRamIn <= 152) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 96) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 25) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 50) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 5) && (byteRam_::byteRamAddr <= 29) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 190) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 13) && (byteRam_::byteRamOut <= 22)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 26) && (byteRam_::byteRamIn <= 35) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 104) && (byteRam_::byteRamIn <= 157) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 54) && (byteRam_::byteRamAddr <= 79) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 0) && (byteRam_::byteRamAddr <= 30) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 50) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 62) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 156) && (byteRam_::byteRamIn <= 164)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 207) && (byteRam_::byteRamIn <= 214)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 43)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 117) && (byteRam_::byteRamAddr <= 127)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 195) && (byteRam_::byteRamIn <= 199)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 175) && (byteRam_::byteRamIn <= 180)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 32)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 85) && (byteRam_::byteRamAddr <= 96)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 180) && (byteRam_::byteRamIn <= 182) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 103) && (byteRam_::byteRamIn <= 115) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 127) && (byteRam_::byteRamIn <= 131) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 201) && (byteRam_::byteRamIn <= 212) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 22)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 213) && (byteRam_::byteRamIn <= 232) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 22) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 53) && (byteRam_::byteRamAddr <= 78) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn >= 31) && (byteRam_::byteRamIn <= 35) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut >= 237) && (byteRam_::byteRamOut <= 242) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn >= 140) && (byteRam_::byteRamIn <= 147)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 106) && (byteRam_::byteRamAddr <= 109)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 95) && (byteRam_::byteRamAddr <= 96)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamAddr >= 8) && (byteRam_::byteRamAddr <= 20)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 32) && (byteRam_::byteRamAddr <= 63) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 103) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 131) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 152) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 180) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 201) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 212) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamIn == 26) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 46) && (byteRam_::byteRamOut <= 49) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 14) && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 58) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (!byteRam_::byteRamRw && (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 35) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 237) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##1 (byteRam_::byteRamOut == 242) ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 212) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 209) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 147)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 140)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamIn == 68)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 81) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 32) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##4 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##1 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (byteRam_::reset) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 46) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (byteRam_::reset ##4 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 104) && (byteRam_::byteRamAddr <= 127) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 35) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 212) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut == 49) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 219) && (byteRam_::byteRamIn <= 255) ##3 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 63) && (byteRam_::byteRamIn <= 126) ##4 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 124) ##4 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 60) && (byteRam_::byteRamIn <= 89) ##2 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 0) && (byteRam_::byteRamIn <= 81) ##4 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 43) && (byteRam_::byteRamAddr <= 83) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 63) && (byteRam_::byteRamAddr <= 95) ##3 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 52) && (byteRam_::byteRamIn <= 103) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 106) && (byteRam_::byteRamOut <= 135) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 62) && (byteRam_::byteRamAddr <= 93) ##3 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamIn >= 2) && (byteRam_::byteRamIn <= 89) ##2 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 197) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamAddr >= 47) && (byteRam_::byteRamAddr <= 72) ##2 (byteRam_::byteRamIn == 80)) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 179) && (byteRam_::byteRamOut <= 212) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 140) && (byteRam_::byteRamOut <= 173) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 227) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) (byteRam_::byteRamEn ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 129) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 106) && (byteRam_::byteRamOut <= 135) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 145) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 197) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 140) && (byteRam_::byteRamOut <= 173) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 111) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 193) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 129) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 121) && (byteRam_::byteRamOut <= 183) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 157) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 58) && (byteRam_::byteRamOut <= 150) ##2 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 32) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 39));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##3 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 49));
assert property(@(posedge byteRam_::clk) ((byteRam_::byteRamOut >= 80) && (byteRam_::byteRamOut <= 251) ##1 (byteRam_::byteRamOut >= 22) && (byteRam_::byteRamOut <= 63) ##2 true) |-> (byteRam_::byteRamOut >= 0) && (byteRam_::byteRamOut <= 75));
