static void sbc_tlv_decoder(tlv_info_t* tlv_info, int ett, proto_tree* sbc_tree, packet_info *pinfo, tvbuff_t *tvb, guint offset, guint tlv_offset)\r\n{\r\nproto_item *tlv_item, *ti;\r\nproto_tree *tlv_tree;\r\ngint tlv_type = get_tlv_type(tlv_info),\r\ntlv_len = get_tlv_length(tlv_info),\r\nvalue;\r\ngfloat power_bpsk;\r\ngfloat power_qpsk;\r\ngfloat power_qam16;\r\ngfloat power_qam64;\r\ngfloat current_power;\r\nswitch (tlv_type)\r\n{\r\ncase SBC_BW_ALLOC_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_bw_alloc_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_bw_alloc_support_rsvd0, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_bw_alloc_support_duplex, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_bw_alloc_support_rsvd1, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TRANSITION_GAPS:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_transition_gaps, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nti = proto_tree_add_item(tlv_tree, hf_sbc_ssttg, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_item_append_text(ti, " us (ranges: TDD 0-50; H-FDD 0-100)");\r\nti = proto_tree_add_item(tlv_tree, hf_sbc_ssrtg, tvb, (offset + 1), 1, ENC_BIG_ENDIAN);\r\nproto_item_append_text(ti, " us (ranges: TDD 0-50; H-FDD 0-100)");\r\nbreak;\r\ncase SBC_MAC_PDU:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_mac_pdu, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_mac_pdu_piggybacked, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_mac_pdu_fsn, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_mac_pdu_rsvd, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_REQ_MAX_TRANSMIT_POWER:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_max_transmit_power, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\npower_bpsk = (gfloat)(tvb_get_guint8(tvb, offset) - 128) / 2;\r\npower_qpsk = (gfloat)(tvb_get_guint8(tvb, (offset + 1)) - 128) / 2;\r\npower_qam16 = (gfloat)(tvb_get_guint8(tvb, (offset + 2)) - 128) / 2;\r\npower_qam64 = (gfloat)(tvb_get_guint8(tvb, (offset + 3)) - 128) / 2;\r\nproto_tree_add_float_format_value(tlv_tree, hf_sbc_bpsk, tvb, offset, 1, power_bpsk, "%.2f dBm", (gdouble)power_bpsk);\r\nproto_tree_add_float_format_value(tlv_tree, hf_sbc_qpsk, tvb, (offset + 1), 1, power_qpsk, "%.2f dBm", (gdouble)power_qpsk);\r\nproto_tree_add_float_format_value(tlv_tree, hf_sbc_qam16, tvb, (offset + 2), 1, power_qam16, "%.2f dBm", (gdouble)power_qam16);\r\nproto_tree_add_float_format_value(tlv_tree, hf_sbc_qam64, tvb, (offset + 3), 1, power_qam64, "%.2f dBm", (gdouble)power_qam64);\r\nbreak;\r\ncase SBC_REQ_CURR_TRANSMITTED_POWER:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_curr_transmit_power, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nvalue = tvb_get_guint8(tvb, offset);\r\ncurrent_power = (gfloat)(value - 128) / 2;\r\nproto_tree_add_float_format_value(tlv_tree, hf_sbc_current_transmitted_power, tvb, offset, 1, current_power, "%.2f dBm (Value: 0x%x)", (gdouble)current_power, value);\r\nbreak;\r\ncase SBC_SS_FFT_SIZES:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ss_fft_sizes, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nif (include_cor2_changes)\r\n{\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_fft_rsvd1, tvb, offset, 1, ENC_BIG_ENDIAN);\r\n} else {\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_fft_256, tvb, offset, 1, ENC_BIG_ENDIAN);\r\n}\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_fft_2048, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_fft_128, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_fft_512, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_fft_1024, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_fft_rsvd2, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_SS_DEMODULATOR:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ss_demodulator, tvb, tlv_offset, ENC_NA);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nif (tlv_len == 1)\r\n{\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_64qam, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_btc, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_ctc, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_stc, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_cc_with_optional_interleaver, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_harq_chase, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_harq_ctc_ir, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_reserved, tvb, offset, 1, ENC_BIG_ENDIAN);\r\n}\r\nelse\r\n{\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_64qam_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_btc_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_ctc_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_stc_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_cc_with_optional_interleaver_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_harq_chase_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_harq_ctc_ir_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_reserved_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_harq_cc_ir_2, tvb, offset , 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_ldpc_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_dedicated_pilots_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_reserved1_2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\n}\r\nbreak;\r\ncase SBC_SS_MODULATOR:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ss_modulator, tvb, tlv_offset, ENC_NA);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_modulator_64qam, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_modulator_btc, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_modulator_ctc, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_modulator_stc, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_modulator_harq_chase, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_modulator_ctc_ir, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_modulator_cc_ir, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_modulator_ldpc, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_SS_NUM_UL_ARQ_ACK_CHANNEL:\r\nadd_tlv_subtree(tlv_info, sbc_tree, hf_sbc_number_ul_arq_ack_channel, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_SS_NUM_DL_ARQ_ACK_CHANNEL:\r\nadd_tlv_subtree(tlv_info, sbc_tree, hf_sbc_number_dl_arq_ack_channel, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_SS_PERMUTATION_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ss_permutation_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_optimal_pusc, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_optimal_fusc, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_amc_1x6, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_amc_2x3, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_amc_3x2, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_amc_with_harq_map, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_tusc1_support, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_tusc2_support, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_SS_DEMODULATOR_MIMO_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ss_demodulator_mimo_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_mimo_2_ann_stc_matrix_a, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_mimo_2_ann_stc_matrix_b_vertical, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_mimo_2_ann_stc_matrix_b_horizontal, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_a, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_b_vertical, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_b_horizontal, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_c_vertical, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_c_horizontal, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_demodulator_mimo_rsvd, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_SS_MIMO_UPLINK_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ss_mimo_uplink_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_mimo_uplink_support_2_ann_sttd, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_mimo_uplink_support_2_ann_sm_vertical, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_mimo_uplink_support_1_ann_coop_sm, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_mimo_uplink_support_rsvd, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_SS_OFDMA_AAS_PRIVATE_MAP_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ss_ofdma_aas_private, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_aas_harq_map_capability, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_aas_private_map_support, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_aas_reduced_private_map_support, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_aas_private_chain_enable, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_aas_private_map_dl_frame_offset, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_aas_private_ul_frame_offset, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_aas_private_map_concurrency, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_SS_OFDMA_AAS_CAPABILITIES:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ofdma_aas_capabilities, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_ofdma_aas_zone, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_ofdma_aas_diversity_map_scan, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_ofdma_aas_fbck_rsp_support, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_ofdma_downlink_aas_preamble, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_ofdma_uplink_aas_preamble, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_ofdma_aas_capabilities_rsvd, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_SS_CINR_MEASUREMENT_CAPABILITY:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ss_cinr_measure_capability, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_phy_cinr_measurement_preamble, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_phy_cinr_measurement_permutation_zone_from_pilot_subcarriers, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_phy_cinr_measurement_permutation_zone_from_data_subcarriers, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_effective_cinr_measurement_preamble, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_effective_cinr_measurement_permutation_zone_from_pilot_subcarriers, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_effective_cinr_measurement_permutation_zone_from_data_subcarriers, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_support_2_concurrent_cqi_channels,tvb,offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ss_frequency_selectivity_characterization_report,tvb,offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_PKM_FLOW_CONTROL:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_pkm_flow_control, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\nif(tvb_get_guint8(tvb, offset) == 0)\r\nproto_item_append_text(tlv_item, " (default - no limit)");\r\nbreak;\r\ncase SBC_AUTH_POLICY_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_auth_policy, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_privacy_802_16, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_privacy_rsvd, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_MAX_SECURITY_ASSOCIATIONS:\r\nadd_tlv_subtree(tlv_info, sbc_tree, hf_sbc_max_security_associations, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_27_EXTENSION_CAPABILITY:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_27_extension_capability, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_27_extension_capability_bit0, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_27_extension_capability_reserved, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_28_HO_TRIGGER_METRIC_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_28_ho_trigger_metric_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_28_ho_trigger_metric_support_bit0, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_28_ho_trigger_metric_support_bit1, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_28_ho_trigger_metric_support_bit2, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_28_ho_trigger_metric_support_bit3, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_28_ho_trigger_metric_support_reserved, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_167_ASSOCIATION_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_167_association_type_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_167_association_type_support_bit0, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_167_association_type_support_bit1, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_167_association_type_support_bit2, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_167_association_type_support_bit3, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_167_association_type_support_bit4, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_167_association_type_support_reserved, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_170_UPLINK_POWER_CONTROL_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_ofdma_ss_uplink_power_control_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_ss_uplink_power_control_support_open_loop, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_ss_uplink_power_control_support_aas_preamble, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_ofdma_ss_uplink_power_control_support_rsvd, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_171_MINIMUM_NUM_OF_FRAMES:\r\nadd_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_171_minimum_num_of_frames, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_172:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_172, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_172_harq_map_capability, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_172_extended_harq_ie_capability, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_172_sub_map_capability_first_zone, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_172_sub_map_capability_other_zones, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_172_dl_region_definition_support, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_172_reserved, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_173_UL_CONTROL_CHANNEL_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_173_ul_ctl_channel_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_173_3_bit_mimo_fast_feedback, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_173_enhanced_fast_feedback, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_173_ul_ack, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_173_reserved, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_173_uep_fast_feedback, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_173_measurement_report, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_173_primary_secondary_fast_feedback, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_173_diuc_cqi_fast_feedback, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_174_OFDMA_MS_CSIT_CAPABILITY:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_174_ofdma_ms_csit_capability, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_174_csit_compatibility_type_a, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_174_csit_compatibility_type_b, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_174_power_assignment_capability, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_174_sounding_rsp_time_capability, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_174_max_num_simultanous_sounding_instructions, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_174_ss_csit_type_a_support, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_174_ss_csit_reserved, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_175_MAX_NUM_BST_PER_FRM_CAPABILITY_HARQ:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_175_max_num_bst_per_frm_capability_harq, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_175_max_num_ul_harq_bst, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_175_max_num_ul_harq_per_frm_include_one_non_harq_bst, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_175_max_num_dl_harq_bst_per_harq_per_frm, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_176:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_176, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit0, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit1, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit2, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit3, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit4, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit5, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit6, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit7, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit8, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit9, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit10, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit11, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit12, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit13, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit14, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit15, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit16, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit17, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit18, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_bit19, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_176_reserved, tvb, offset, 3, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_177_OFDMA_SS_MODULATOR_FOR_MIMO_SUPPORT:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_177_ofdma_ss_modulator_for_mimo_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nif (include_cor2_changes)\r\n{\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_stc_matrix_a, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_stc_matrix_b_vertical, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_stc_matrix_b_horizontal, tvb, offset, 1, ENC_BIG_ENDIAN);\r\n} else {\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_two_transmit_antennas, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_capable_of_transmit_diversity, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_capable_of_spacial_multiplexing, tvb, offset, 1, ENC_BIG_ENDIAN);\r\n}\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_beamforming, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_adaptive_rate_ctl, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_single_antenna, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nif (include_cor2_changes)\r\n{\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_collaborative_sm_with_one_antenna, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_collaborative_sm_with_two_antennas, tvb, offset, 1, ENC_BIG_ENDIAN);\r\n} else {\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_capable_of_two_antenna, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_177_rsvd, tvb, offset, 1, ENC_BIG_ENDIAN);\r\n}\r\nbreak;\r\ncase SBC_TLV_T_178_SDMA_PILOT_CAPABILITY:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_178_sdma_pilot_capability, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_178_sdma_pilot_pattern_support_for_amc_zone, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_178_reserved, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_179_OFDMA_MULTIPLE_DL_BURST_PROFILE_CAPABILITY:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_179_ofdma_multiple_dl_burst_profile_support, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_179_dl_bst_profile_for_multiple_fec, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_179_ul_bst_profile_for_multiple_fec, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_179_reserved, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_204_OFDMA_PARAMETERS_SETS:\r\nif (include_cor2_changes)\r\n{\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_204_ofdma_parameters_sets, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_204_ofdma_parameters_sets_phy_set_a, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_204_ofdma_parameters_sets_phy_set_b, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_204_ofdma_parameters_sets_harq_parameters_set, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_204_ofdma_parameters_sets_mac_set_a, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_204_ofdma_parameters_sets_mac_set_b, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_204_ofdma_parameters_sets_reserved, tvb, offset, 1, ENC_BIG_ENDIAN);\r\n}\r\nbreak;\r\ncase SBC_TLV_T_162_HARQ_INCREMENTAL_REDUNDANCY_BUFFER_CAPABILITY:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_NEP, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_aggregation_flag_for_dl, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_reserved1, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_162_ul_harq_incremental_redundancy_buffer_capability_NEP, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_aggregation_flag_for_ul, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_reserved2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase SBC_TLV_T_163_HARQ_CHASE_COMBINING_AND_CC_IR_BUFFER_CAPABILITY:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_163_dl_harq_buffering_capability_for_chase_combining, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability_aggregation_flag_dl, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability_reserved1, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_163_ul_harq_buffering_capability_for_chase_combining, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability_aggregation_flag_ul, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability_reserved2, tvb, offset, 2, ENC_BIG_ENDIAN);\r\nbreak;\r\ncase PKM_ATTR_SECURITY_NEGOTIATION_PARAMETERS:\r\ntlv_tree = add_protocol_subtree(tlv_info, ett, sbc_tree, proto_mac_mgmt_msg_sbc_decoder, tvb, tlv_offset, tlv_len, "Security Negotiation Parameters");\r\nwimax_security_negotiation_parameters_decoder(tvb_new_subset_length(tvb, offset, tlv_len), pinfo, tlv_tree);\r\nbreak;\r\ncase SBC_TLV_T_26_POWER_SAVE_CLASS_TYPES_CAPABILITY:\r\ntlv_item = add_tlv_subtree(tlv_info, sbc_tree, hf_sbc_power_save_class_types_capability, tvb, tlv_offset, ENC_BIG_ENDIAN);\r\ntlv_tree = proto_item_add_subtree(tlv_item, ett);\r\nproto_tree_add_item(tlv_tree, hf_sbc_power_save_class_types_capability_bit0, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_power_save_class_types_capability_bit1, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_power_save_class_types_capability_bit2, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_power_save_class_types_capability_bits34, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nproto_tree_add_item(tlv_tree, hf_sbc_power_save_class_types_capability_bits567, tvb, offset, 1, ENC_BIG_ENDIAN);\r\nbreak;\r\ndefault:\r\nadd_tlv_subtree(tlv_info, sbc_tree, hf_sbc_unknown_type, tvb, tlv_offset, ENC_NA);\r\nbreak;\r\n}\r\n}\r\nstatic int dissect_mac_mgmt_msg_sbc_req_decoder(tvbuff_t *tvb, packet_info *pinfo, proto_tree *tree, void* data _U_)\r\n{\r\nguint offset = 0;\r\nguint tvb_len;\r\ngint tlv_type, tlv_len, tlv_value_offset;\r\nproto_item *sbc_item;\r\nproto_tree *sbc_tree;\r\ntlv_info_t tlv_info;\r\n{\r\ntvb_len = tvb_reported_length(tvb);\r\nsbc_item = proto_tree_add_protocol_format(tree, proto_mac_mgmt_msg_sbc_decoder, tvb, offset, -1, "SS Basic Capability Request (SBC-REQ)");\r\nsbc_tree = proto_item_add_subtree(sbc_item, ett_mac_mgmt_msg_sbc_decoder);\r\nwhile(offset < tvb_len)\r\n{\r\ninit_tlv_info(&tlv_info, tvb, offset);\r\ntlv_type = get_tlv_type(&tlv_info);\r\ntlv_len = get_tlv_length(&tlv_info);\r\nif (tlv_type == -1 || tlv_len > MAX_TLV_LEN || tlv_len < 1)\r\n{\r\ncol_append_sep_str(pinfo->cinfo, COL_INFO, NULL, "SBC-REQ TLV error");\r\nproto_tree_add_item(sbc_tree, hf_sbc_invalid_tlv, tvb, offset, (tvb_len - offset), ENC_NA);\r\nbreak;\r\n}\r\nif (tlv_type == 0)\r\n{\r\ncol_append_sep_str(pinfo->cinfo, COL_INFO, NULL, "Invalid SBC TLV type");\r\nproto_tree_add_item(sbc_tree, hf_sbc_unknown_type, tvb, offset, 1, ENC_NA);\r\noffset++;\r\ncontinue;\r\n}\r\ntlv_value_offset = get_tlv_value_offset(&tlv_info);\r\n#ifdef DEBUG\r\nproto_tree_add_protocol_format(sbc_tree, proto_mac_mgmt_msg_sbc_decoder, tvb, offset, (tlv_len + tlv_value_offset), "SBC-REQ Type: %u (%u bytes, offset=%u, tlv_len=%u, tvb_len=%u)", tlv_type, (tlv_len + tlv_value_offset), offset, tlv_len, tvb_len);\r\n#endif\r\nsbc_tlv_decoder(&tlv_info, ett_sbc_req_tlv_subtree, sbc_tree, pinfo, tvb, offset+tlv_value_offset, offset);\r\noffset += (tlv_len+tlv_value_offset);\r\n}\r\n}\r\nreturn tvb_captured_length(tvb);\r\n}\r\nstatic int dissect_mac_mgmt_msg_sbc_rsp_decoder(tvbuff_t *tvb, packet_info *pinfo, proto_tree *tree, void* data _U_)\r\n{\r\nguint offset = 0;\r\nguint tvb_len;\r\ngint tlv_type, tlv_len, tlv_value_offset;\r\nproto_item *sbc_item;\r\nproto_tree *sbc_tree;\r\ntlv_info_t tlv_info;\r\n{\r\ntvb_len = tvb_reported_length(tvb);\r\nsbc_item = proto_tree_add_protocol_format(tree, proto_mac_mgmt_msg_sbc_decoder, tvb, offset, -1, "SS Basic Capability Response (SBC-RSP)");\r\nsbc_tree = proto_item_add_subtree(sbc_item, ett_mac_mgmt_msg_sbc_decoder);\r\nwhile(offset < tvb_len)\r\n{\r\ninit_tlv_info(&tlv_info, tvb, offset);\r\ntlv_type = get_tlv_type(&tlv_info);\r\ntlv_len = get_tlv_length(&tlv_info);\r\nif (tlv_type == -1 || tlv_len > MAX_TLV_LEN || tlv_len < 1)\r\n{\r\ncol_append_sep_str(pinfo->cinfo, COL_INFO, NULL, "SBC-RSP TLV error");\r\nproto_tree_add_item(sbc_tree, hf_sbc_invalid_tlv, tvb, offset, (tvb_len - offset), ENC_NA);\r\nbreak;\r\n}\r\nif (tlv_type == 0)\r\n{\r\ncol_append_sep_str(pinfo->cinfo, COL_INFO, NULL, "Invalid SBC TLV type");\r\nproto_tree_add_item(sbc_tree, hf_sbc_unknown_type, tvb, offset, 1, ENC_NA);\r\noffset++;\r\ncontinue;\r\n}\r\ntlv_value_offset = get_tlv_value_offset(&tlv_info);\r\n#ifdef DEBUG\r\nproto_tree_add_protocol_format(sbc_tree, proto_mac_mgmt_msg_sbc_decoder, tvb, offset, (tlv_len + tlv_value_offset), "SBC-RSP Type: %u (%u bytes, offset=%u, tlv_len=%u, tvb_len=%u)", tlv_type, (tlv_len + tlv_value_offset), offset, tlv_len, tvb_len);\r\n#endif\r\nsbc_tlv_decoder(&tlv_info, ett_sbc_rsp_tlv_subtree, sbc_tree, pinfo, tvb, offset+tlv_value_offset, offset);\r\noffset += (tlv_len+tlv_value_offset);\r\n}\r\n}\r\nreturn tvb_captured_length(tvb);\r\n}\r\nvoid proto_register_mac_mgmt_msg_sbc(void)\r\n{\r\nstatic hf_register_info hf_sbc[] =\r\n{\r\n{\r\n&hf_sbc_tlv_t_167_association_type_support,\r\n{\r\n"Association Type Support", "wmx.sbc.association_type_support",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_167_association_type_support_bit0,\r\n{\r\n"Scanning Without Association: association not supported", "wmx.sbc.association_type_support.bit0",\r\nFT_BOOLEAN, 8, TFS(&tfs_yes_no_sbc), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_167_association_type_support_bit1,\r\n{\r\n"Association Level 0: scanning or association without coordination", "wmx.sbc.association_type_support.bit1",\r\nFT_BOOLEAN, 8, TFS(&tfs_yes_no_sbc), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_167_association_type_support_bit2,\r\n{\r\n"Association Level 1: association with coordination", "wmx.sbc.association_type_support.bit2",\r\nFT_BOOLEAN, 8, TFS(&tfs_yes_no_sbc), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_167_association_type_support_bit3,\r\n{\r\n"Association Level 2: network assisted association", "wmx.sbc.association_type_support.bit3",\r\nFT_BOOLEAN, 8, TFS(&tfs_yes_no_sbc), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_167_association_type_support_bit4,\r\n{\r\n"Desired Association Support", "wmx.sbc.association_type_support.bit4",\r\nFT_BOOLEAN, 8, TFS(&tfs_yes_no_sbc), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_167_association_type_support_reserved,\r\n{\r\n"Reserved", "wmx.sbc.association_type_support.reserved",\r\nFT_UINT8, BASE_HEX, NULL, 0xE0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_auth_policy,\r\n{\r\n"Authorization Policy Support", "wmx.sbc.auth_policy",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_privacy_802_16,\r\n{\r\n"IEEE 802.16 Privacy", "wmx.sbc.auth_policy.802_16",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_privacy_rsvd,\r\n{\r\n"Reserved", "wmx.sbc.auth_policy.rsvd",\r\nFT_UINT8, BASE_HEX, NULL, 0xFE, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_bw_alloc_support,\r\n{\r\n"Bandwidth Allocation Support", "wmx.sbc.bw_alloc_support",\r\nFT_UINT8, BASE_HEX, NULL, 0x00, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_bw_alloc_support_duplex,\r\n{\r\n"Duplex", "wmx.sbc.bw_alloc_support.duplex",\r\nFT_BOOLEAN, 8, TFS(&tfs_sbc_bw_alloc_support_duplex), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_bw_alloc_support_rsvd0,\r\n{\r\n"Reserved", "wmx.sbc.bw_alloc_support.rsvd0",\r\nFT_UINT8, BASE_HEX, NULL, 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_bw_alloc_support_rsvd1,\r\n{\r\n"Reserved", "wmx.sbc.bw_alloc_support.rsvd1",\r\nFT_UINT8, BASE_HEX, NULL, 0xFC, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_curr_transmit_power,\r\n{\r\n"Current transmitted power", "wmx.sbc.curr_transmit_power",\r\nFT_UINT8, BASE_HEX, NULL, 0x00, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_effective_cinr_measurement_preamble,\r\n{\r\n"Effective CINR Measurement For A Permutation Zone From Preamble", "wmx.sbc.effective_cinr_measure_permutation_zone_preamble",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_effective_cinr_measurement_permutation_zone_from_pilot_subcarriers,\r\n{\r\n"Effective CINR Measurement For A Permutation Zone From Pilot Subcarriers", "wmx.sbc.effective_cinr_measure_permutation_zone.pilot_subcarriers",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_effective_cinr_measurement_permutation_zone_from_data_subcarriers,\r\n{\r\n"Effective CINR Measurement For A Permutation Zone From Data Subcarriers", "wmx.sbc.effective_cinr_measure_permutation_zone.data_subcarriers",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_27_extension_capability,\r\n{\r\n"Extension Capability", "wmx.sbc.extension_capability",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_27_extension_capability_bit0,\r\n{\r\n"Supported Extended Subheader Format", "wmx.sbc.extension_capability.bit0",\r\nFT_BOOLEAN, 8, TFS(&tfs_yes_no_sbc), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_27_extension_capability_reserved,\r\n{\r\n"Reserved", "wmx.sbc.extension_capability.reserved",\r\nFT_UINT8, BASE_HEX, NULL, 0xFE, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_frequency_selectivity_characterization_report,\r\n{\r\n"Frequency Selectivity Characterization Report", "wmx.sbc.frequency_selectivity_characterization_report",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability,\r\n{\r\n"HARQ Chase Combining And CC-IR Buffer Capability", "wmx.sbc.harq_chase_combining_and_cc_ir_buffer_capability",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability_aggregation_flag_dl,\r\n{\r\n"Aggregation Flag For DL", "wmx.sbc.harq_chase_combining_and_cc_ir_buffer_capability.aggregation_flag_dl",\r\nFT_UINT16, BASE_HEX, NULL, 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability_aggregation_flag_ul,\r\n{\r\n"Aggregation Flag for UL", "wmx.sbc.harq_chase_combining_and_cc_ir_buffer_capability.aggregation_flag_ul",\r\nFT_UINT16, BASE_HEX, NULL, 0x4000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_163_dl_harq_buffering_capability_for_chase_combining,\r\n{\r\n"Downlink HARQ Buffering Capability For Chase Combining (K)", "wmx.sbc.harq_chase_combining_and_cc_ir_buffer_capability.dl_harq_buffering_capability_for_chase_combining",\r\nFT_UINT16, BASE_HEX, NULL, 0x3F, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability_reserved1,\r\n{\r\n"Reserved", "wmx.sbc.harq_chase_combining_and_cc_ir_buffer_capability.reserved1",\r\nFT_UINT16, BASE_HEX, NULL, 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_163_harq_chase_combining_and_cc_ir_buffer_capability_reserved2,\r\n{\r\n"Reserved", "wmx.sbc.harq_chase_combining_and_cc_ir_buffer_capability.reserved2",\r\nFT_UINT16, BASE_HEX, NULL, 0x8000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_163_ul_harq_buffering_capability_for_chase_combining,\r\n{\r\n"Uplink HARQ buffering capability for chase combining (K)", "wmx.sbc.harq_chase_combining_and_cc_ir_buffer_capability.ul_harq_buffering_capability_for_chase_combining",\r\nFT_UINT16, BASE_HEX, NULL, 0x3F00, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability,\r\n{\r\n"HARQ Incremental Buffer Capability", "wmx.sbc.harq_incremental_redundancy_buffer_capability",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_aggregation_flag_for_dl,\r\n{\r\n"Aggregation Flag for DL", "wmx.sbc.harq_incremental_redundancy_buffer_capability.aggregation_flag_for_dl",\r\nFT_UINT16, BASE_HEX, NULL, 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_aggregation_flag_for_ul,\r\n{\r\n"Aggregation Flag For UL", "wmx.sbc.harq_incremental_redundancy_buffer_capability.aggregation_flag_for_ul",\r\nFT_UINT16, BASE_HEX, NULL, 0x1000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_NEP,\r\n{\r\n"NEP Value Indicating Downlink HARQ Buffering Capability For Incremental Redundancy CTC", "wmx.sbc.harq_incremental_redundancy_buffer_capability.dl_incremental_redundancy_ctc",\r\nFT_UINT16, BASE_HEX, NULL, 0xF, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_reserved1,\r\n{\r\n"Reserved", "wmx.sbc.harq_incremental_redundancy_buffer_capability.reserved",\r\nFT_UINT16, BASE_HEX, NULL, 0xE0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_162_harq_incremental_redundancy_buffer_capability_reserved2,\r\n{\r\n"Reserved", "wmx.sbc.harq_incremental_redundancy_buffer_capability.reserved2",\r\nFT_UINT16, BASE_HEX, NULL, 0xE000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_162_ul_harq_incremental_redundancy_buffer_capability_NEP,\r\n{\r\n"NEP Value Indicating Uplink HARQ Buffering Capability For Incremental Redundancy CTC", "wmx.sbc.harq_incremental_redundancy_buffer_capability.ul_incremental_redundancy_ctc",\r\nFT_UINT16,BASE_HEX, NULL, 0xF00, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_aas_harq_map_capability,\r\n{\r\n"H-ARQ MAP Capability", "wmx.sbc.harq_map_capability",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_28_ho_trigger_metric_support,\r\n{\r\n"HO Trigger Metric Support", "wmx.sbc.ho_trigger_metric_support",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_28_ho_trigger_metric_support_bit0,\r\n{\r\n"BS CINR Mean", "wmx.sbc.ho_trigger_metric_support.bit0",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_28_ho_trigger_metric_support_bit1,\r\n{\r\n"BS RSSI Mean", "wmx.sbc.ho_trigger_metric_support.bit1",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_28_ho_trigger_metric_support_bit2,\r\n{\r\n"BS Relative Delay", "wmx.sbc.ho_trigger_metric_support.bit2",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_28_ho_trigger_metric_support_bit3,\r\n{\r\n"BS RTD", "wmx.sbc.ho_trigger_metric_support.bit3",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_28_ho_trigger_metric_support_reserved,\r\n{\r\n"Reserved", "wmx.sbc.ho_trigger_metric_support.reserved",\r\nFT_UINT8, BASE_HEX, NULL, 0xF0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_invalid_tlv,\r\n{\r\n"Invalid TLV", "wmx.sbc.invalid_tlv",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_mac_pdu,\r\n{\r\n"Capabilities For Construction And Transmission Of MAC PDUs", "wmx.sbc.mac_pdu",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_mac_pdu_piggybacked,\r\n{\r\n"Ability To Receive Requests Piggybacked With Data", "wmx.sbc.mac_pdu.bit0",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_mac_pdu_fsn,\r\n{\r\n"Ability To Use 3-bit FSN Values Used When Forming MAC PDUs On Non-ARQ Connections", "wmx.sbc.mac_pdu.bit1",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_175_max_num_bst_per_frm_capability_harq,\r\n{\r\n"Maximum Number Of Burst Per Frame Capability In HARQ", "wmx.sbc.max_num_bst_per_frm_capability_harq",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_175_max_num_dl_harq_bst_per_harq_per_frm,\r\n{\r\n"Maximum Numbers Of DL HARQ Bursts Per HARQ Enabled Of MS Per Frame (default(0)=1)", "wmx.sbc.max_num_bst_per_frm_capability_harq.max_num_dl_harq_bst_per_harq_per_frm",\r\nFT_UINT8, BASE_DEC, NULL, 0xF0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_175_max_num_ul_harq_bst,\r\n{\r\n"Maximum Number Of UL HARQ Burst Per HARQ Enabled MS Per Frame (default(0)=1)", "wmx.sbc.max_num_bst_per_frm_capability_harq.max_num_ul_harq_bst",\r\nFT_UINT8, BASE_DEC, NULL, 0x7, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_175_max_num_ul_harq_per_frm_include_one_non_harq_bst,\r\n{\r\n"Whether The Maximum Number Of UL HARQ Bursts Per Frame (i.e. Bits# 2-0) Includes The One Non-HARQ Burst", "wmx.sbc.max_num_bst_per_frm_capability_harq.max_num_ul_harq_per_frm_include_one_non_harq_bst",\r\nFT_BOOLEAN, 8, TFS(&tfs_yes_no_sbc), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_max_security_associations,\r\n{\r\n"Maximum Number Of Security Association Supported By The SS", "wmx.sbc.max_security_associations",\r\nFT_UINT8, BASE_DEC, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_number_dl_arq_ack_channel,\r\n{\r\n"The Number Of DL HARQ ACK Channel", "wmx.sbc.number_dl_arq_ack_channel",\r\nFT_UINT8, BASE_DEC, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_number_ul_arq_ack_channel,\r\n{\r\n"The Number Of UL HARQ ACK Channel", "wmx.sbc.number_ul_arq_ack_channel",\r\nFT_UINT8, BASE_DEC, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_aas_capabilities,\r\n{\r\n"OFDMA AAS Capability", "wmx.sbc.ofdma_aas_capability",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_ofdma_aas_capabilities_rsvd,\r\n{\r\n"Reserved", "wmx.sbc.ofdma_aas_capabilities.rsvd",\r\nFT_UINT16, BASE_HEX, NULL, 0xFFE0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_ofdma_aas_diversity_map_scan,\r\n{\r\n"AAS Diversity Map Scan (AAS DLFP)", "wmx.sbc.ofdma_aas_diversity_map_scan",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_ofdma_aas_fbck_rsp_support,\r\n{\r\n"AAS-FBCK-RSP Support", "wmx.sbc.ofdma_aas_fbck_rsp_support",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_ofdma_aas_zone,\r\n{\r\n"AAS Zone", "wmx.sbc.ofdma_aas_zone",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_ofdma_downlink_aas_preamble,\r\n{\r\n"Downlink AAS Preamble", "wmx.sbc.ofdma_downlink_aas_preamble",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176,\r\n{\r\n"OFDMA MS Demodulator For MIMO Support In DL", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl",\r\nFT_BOOLEAN, BASE_NONE, TFS(&tfs_supported), 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit0,\r\n{\r\n"2-antenna STC Matrix A", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit0",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit1,\r\n{\r\n"2-antenna STC Matrix B, vertical coding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit1",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit2,\r\n{\r\n"Four Receive Antennas", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit2",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n#if 0\r\n{\r\n&hf_sbc_tlv_t_176_bit2_cor2,\r\n{\r\n"2-antenna STC matrix B, horizontal coding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit2",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n#endif\r\n{\r\n&hf_sbc_tlv_t_176_bit3,\r\n{\r\n"4-antenna STC Matrix A", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit3",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit4,\r\n{\r\n"4-antenna STC Matrix B, vertical coding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit4",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit5,\r\n{\r\n"4-antenna STC Matrix B, horizontal coding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit5",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit6,\r\n{\r\n"4-antenna STC Matrix C, vertical coding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit6",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit7,\r\n{\r\n"4-antenna STC Matrix C, horizontal coding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit7",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit8,\r\n{\r\n"3-antenna STC Matrix A", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit8",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x100, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit9,\r\n{\r\n"3-antenna STC Matrix B", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit9",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x200, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit10,\r\n{\r\n"3-antenna STC Matrix C, vertical coding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit10",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x400, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit11,\r\n{\r\n"3-antenna STC Matrix C, horizontal coding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit11",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x800, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit12,\r\n{\r\n"Capable Of Calculating Precoding Weight", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit12",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x1000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit13,\r\n{\r\n"Capable Of Adaptive Rate Control", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit13",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x2000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit14,\r\n{\r\n"Capable Of Calculating Channel Matrix", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit14",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x4000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit15,\r\n{\r\n"Capable Of Antenna Grouping", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit15",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x8000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit16,\r\n{\r\n"Capable Of Antenna Selection", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit16",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x10000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit17,\r\n{\r\n"Capable Of Codebook Based Precoding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit17",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x20000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit18,\r\n{\r\n"Capable Of Long-term Precoding", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit18",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x40000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_bit19,\r\n{\r\n"Capable Of MIMO Midamble", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.bit19",\r\nFT_BOOLEAN, 24, TFS(&tfs_supported), 0x80000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_176_reserved,\r\n{\r\n"Reserved", "wmx.sbc.ofdma_ms_demodulator_for_mimo_support_in_dl.reserved",\r\nFT_UINT24, BASE_HEX, NULL, 0xF00000, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_179_ofdma_multiple_dl_burst_profile_support,\r\n{\r\n"OFDMA Multiple Downlink Burst Profile Capability", "wmx.sbc.ofdma_multiple_dl_burst_profile_support",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_179_dl_bst_profile_for_multiple_fec,\r\n{\r\n"Downlink burst profile for multiple FEC types", "wmx.sbc.ofdma_multiple_dl_burst_profile_support.dl_bst_profile_for_multiple_fec",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_179_reserved,\r\n{\r\n"Reserved", "wmx.sbc.ofdma_multiple_dl_burst_profile_support.reserved",\r\nFT_UINT8, BASE_HEX, NULL, 0xFC, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_179_ul_bst_profile_for_multiple_fec,\r\n{\r\n"Uplink burst profile for multiple FEC types", "wmx.sbc.ofdma_multiple_dl_burst_profile_support.ul_burst_profile_for_multiple_fec_types",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_cinr_measure_capability,\r\n{\r\n"OFDMA SS CINR Measurement Capability", "wmx.sbc.ofdma_ss_cinr_measure_capability",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_mimo_uplink_support,\r\n{\r\n"OFDMA SS MIMO uplink support", "wmx.sbc.ofdma_ss_mimo_uplink_support",\r\nFT_UINT8, BASE_HEX, NULL, 0x00, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_mimo_uplink_support_2_ann_sttd,\r\n{\r\n"2-antenna STTD", "wmx.sbc.ofdma_ss_mimo_uplink_support.2_antenna_sttd",\r\nFT_UINT8, BASE_HEX, NULL, 0x01, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_mimo_uplink_support_2_ann_sm_vertical,\r\n{\r\n"2-antenna SM with vertical coding", "wmx.sbc.ofdma_ss_mimo_uplink_support.2_antenna_sm_with_vertical_coding",\r\nFT_UINT8, BASE_HEX, NULL, 0x02, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_mimo_uplink_support_1_ann_coop_sm,\r\n{\r\n"Single-antenna cooperative SM", "wmx.sbc.ofdma_ss_mimo_uplink_support.single_antenna_coop_sm",\r\nFT_UINT8, BASE_HEX, NULL, 0x04, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_ofdma_uplink_aas_preamble,\r\n{\r\n"Uplink AAS Preamble", "wmx.sbc.ofdma_uplink_aas_preamble",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_phy_cinr_measurement_preamble,\r\n{\r\n"Physical CINR Measurement From The Preamble", "wmx.sbc.phy_cinr_measure_preamble",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_phy_cinr_measurement_permutation_zone_from_pilot_subcarriers,\r\n{\r\n"Physical CINR Measurement For A Permutation Zone From Pilot Subcarriers", "wmx.sbc.phy_cinr_measure_permutation_zone.pilot_subcarriers",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_phy_cinr_measurement_permutation_zone_from_data_subcarriers,\r\n{\r\n"Physical CINR Measurement For A Permutation Zone From Data Subcarriers", "wmx.sbc.phy_cinr_measure_permutation_zone.data_subcarriers",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_pkm_flow_control,\r\n{\r\n"PKM Flow Control", "wmx.sbc.pkm_flow_control",\r\nFT_UINT8, BASE_DEC, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_power_save_class_types_capability,\r\n{\r\n"Power Save Class Types Capability", "wmx.sbc.power_save_class_types_capability",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_power_save_class_types_capability_bit0,\r\n{\r\n"Power Save Class Type I", "wmx.sbc.power_save_class_types_capability.bit0",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_power_save_class_types_capability_bit1,\r\n{\r\n"Power Save Class Type II", "wmx.sbc.power_save_class_types_capability.bit1",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_power_save_class_types_capability_bit2,\r\n{\r\n"Power Save Class Type III", "wmx.sbc.power_save_class_types_capability.bit2",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_power_save_class_types_capability_bits34,\r\n{\r\n"Number Of Power Save Class Type Instances Supported From Class Type I and II", "wmx.sbc.power_save_class_types_capability.bits34",\r\nFT_UINT8, BASE_DEC, NULL, 0x18, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_power_save_class_types_capability_bits567,\r\n{\r\n"Number Of Power Save Class Type Instances Supported From Class Type III", "wmx.sbc.power_save_class_types_capability.bits567",\r\nFT_UINT8, BASE_DEC, NULL, 0xE0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_aas_private_chain_enable,\r\n{\r\n"Private Map Chain Enable", "wmx.sbc.private_chain_enable",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_aas_private_map_concurrency,\r\n{\r\n"Private Map Chain Concurrency", "wmx.sbc.private_map_concurrency",\r\nFT_UINT8, BASE_HEX, NULL, 0xC0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_aas_private_map_dl_frame_offset,\r\n{\r\n"Private Map DL Frame Offset", "wmx.sbc.private_map_dl_frame_offset",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_aas_private_map_support,\r\n{\r\n"Private Map Support", "wmx.sbc.private_map_support",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_ofdma_aas_private,\r\n{\r\n"OFDMA AAS Private Map Support", "wmx.sbc.private_map_support.ofdma_aas",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_aas_reduced_private_map_support,\r\n{\r\n"Reduced Private Map Support", "wmx.sbc.private_map_support.reduced",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_aas_private_ul_frame_offset,\r\n{\r\n"Private Map UL Frame Offset", "wmx.sbc.private_ul_frame_offset",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_mac_pdu_rsvd,\r\n{\r\n"Reserved", "wmx.sbc.mac_pdu.rsvd",\r\nFT_UINT8, BASE_HEX, NULL, 0xFC, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_max_transmit_power,\r\n{\r\n"Maximum Transmit Power", "wmx.sbc.max_transmit_power",\r\nFT_UINT32, BASE_HEX, NULL, 0x00, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_bpsk,\r\n{\r\n"BPSK", "wmx.sbc.bpsk",\r\nFT_FLOAT, BASE_NONE, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_qpsk,\r\n{\r\n"QPSK", "wmx.sbc.qpsk",\r\nFT_FLOAT, BASE_NONE, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_qam16,\r\n{\r\n"QAM16", "wmx.sbc.qam16",\r\nFT_FLOAT, BASE_NONE, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_qam64,\r\n{\r\n"QAM64", "wmx.sbc.qam64",\r\nFT_FLOAT, BASE_NONE, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_current_transmitted_power,\r\n{\r\n"Current Transmitted Power", "wmx.sbc.current_transmitted_power",\r\nFT_FLOAT, BASE_NONE, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_2_ann_stc_matrix_a,\r\n{\r\n"2-antenna STC Matrix A", "wmx.sbc.ss_demodulator.mimo.2.antenna.stc.matrix.a",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_2_ann_stc_matrix_b_horizontal,\r\n{\r\n"2-antenna STC Matrix B, horizontal coding", "wmx.sbc.ss_demodulator.mimo.2.antenna.stc.matrix.b.horizontal",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_2_ann_stc_matrix_b_vertical,\r\n{\r\n"2-antenna STC Matrix B, vertical coding", "wmx.sbc.ss_demodulator.mimo.2.antenna.stc.matrix.b.vertical",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_a,\r\n{\r\n"4-antenna STC Matrix A", "wmx.sbc.ss_demodulator.mimo.4.antenna.stc.matrix.a",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_b_horizontal,\r\n{\r\n"4-antenna STC Matrix B, horizontal coding", "wmx.sbc.ss_demodulator.mimo.4.antenna.stc.matrix.b.horizontal",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_b_vertical,\r\n{\r\n"4-antenna STC Matrix B, vertical coding", "wmx.sbc.ss_demodulator.mimo.4.antenna.stc.matrix.b.vertical",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_c_horizontal,\r\n{\r\n"4-antenna STC Matrix C, horizontal coding", "wmx.sbc.ss_demodulator.mimo.4.antenna.stc.matrix.c.horizontal",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_4_ann_stc_matrix_c_vertical,\r\n{\r\n"4-antenna STC Matrix C, vertical coding", "wmx.sbc.ss_demodulator.mimo.4.antenna.stc.matrix.c.vertical",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_rsvd,\r\n{\r\n"Reserved", "wmx.sbc.ss_demodulator.mimo.reserved",\r\nFT_UINT16, BASE_HEX, NULL, 0xFF00, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_mimo_support,\r\n{\r\n"OFDMA SS Demodulator For MIMO Support", "wmx.sbc.ss_demodulator.mimo.support",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_ss_uplink_power_control_support,\r\n{\r\n"OFDMA SS uplink power control support", "wmx.sbc.ofdma_ss_uplink_power_control_support",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_ss_uplink_power_control_support_open_loop,\r\n{\r\n"Open loop", "wmx.sbc.ofdma_ss_uplink_power_control_support.open_loop",\r\nFT_UINT8, BASE_HEX, NULL, 0x01, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_ss_uplink_power_control_support_aas_preamble,\r\n{\r\n"AAS preamble", "wmx.sbc.ofdma_ss_uplink_power_control_support.aas_preamble",\r\nFT_UINT8, BASE_HEX, NULL, 0x02, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ofdma_ss_uplink_power_control_support_rsvd,\r\n{\r\n"Reserved", "wmx.sbc.ofdma_ss_uplink_power_control_support.rsvd",\r\nFT_UINT8, BASE_HEX, NULL, 0xFC, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_172_dl_region_definition_support,\r\n{\r\n"DL Region Definition Support", "wmx.sbc.ofdma_map_capability.dl_region_definition_support",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_172,\r\n{\r\n"Support For Extended HARQ", "wmx.sbc.ofdma_map_capability.extended_harq",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_172_extended_harq_ie_capability,\r\n{\r\n"Extended HARQ IE Capability", "wmx.sbc.ofdma_map_capability.extended_harq_ie_capability",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_172_harq_map_capability,\r\n{\r\n"HARQ MAP Capability", "wmx.sbc.ofdma_map_capability.harq_map_capability",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_171_minimum_num_of_frames,\r\n{\r\n"The Minimum Number Of Frames That SS Takes To Switch From The Open Loop Power Control Scheme To The Closed Loop Power Control Scheme Or Vice Versa", "wmx.sbc.ofdma_ss_uplink_power_control_support.minimum_num_of_frames",\r\nFT_UINT8, BASE_DEC, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_172_reserved,\r\n{\r\n"Reserved", "wmx.sbc.ofdma_map_capability.reserved",\r\nFT_UINT8, BASE_HEX, NULL, 0xE0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_172_sub_map_capability_first_zone,\r\n{\r\n"Sub MAP Capability For First Zone", "wmx.sbc.ofdma_map_capability.sub_map_capability_first_zone",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_172_sub_map_capability_other_zones,\r\n{\r\n"Sub MAP Capability For Other Zones", "wmx.sbc.ofdma_map_capability.sub_map_capability_other_zones",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_174_ofdma_ms_csit_capability,\r\n{\r\n"OFDMA MS CSIT Capability", "wmx.sbc.ofdma_ms_csit_capability",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_174_csit_compatibility_type_a,\r\n{\r\n"CSIT Compatibility Type A", "wmx.sbc.ofdma_ms_csit_capability.csit_compatibility_type_a",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_174_csit_compatibility_type_b,\r\n{\r\n"CSIT Compatibility Type B", "wmx.sbc.ofdma_ms_csit_capability.csit_compatibility_type_b",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_174_max_num_simultanous_sounding_instructions,\r\n{\r\n"Max Number Of Simultaneous Sounding Instructions", "wmx.sbc.ofdma_ms_csit_capability.max_num_simultaneous_sounding_instructions",\r\nFT_UINT16, BASE_DEC, NULL, 0x03C0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_174_power_assignment_capability,\r\n{\r\n"Power Assignment Capability", "wmx.sbc.ofdma_ms_csit_capability.power_assignment_capability",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_174_ss_csit_reserved,\r\n{\r\n"Reserved", "wmx.sbc.ofdma_ms_csit_capability.reserved",\r\nFT_UINT16, BASE_HEX, NULL, 0xF800, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_174_sounding_rsp_time_capability,\r\n{\r\n"Sounding Response Time Capability", "wmx.sbc.ofdma_ms_csit_capability.sounding_response_time_capability",\r\nFT_UINT16, BASE_HEX, VALS(vals_sounding_rsp_time_cap_codings), 0x0038, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_174_ss_csit_type_a_support,\r\n{\r\n"SS Does Not Support P Values Of 9 And 18 When Supporting CSIT Type A", "wmx.sbc.ofdma_ms_csit_capability.type_a_support",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x0400, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_204_ofdma_parameters_sets,\r\n{\r\n"OFDMA parameters sets", "wmx.sbc.ofdma_parameters_sets",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_204_ofdma_parameters_sets_phy_set_a,\r\n{\r\n"Support OFDMA PHY parameter set A", "wmx.sbc.ofdma_parameters_sets.phy_set_a",\r\nFT_UINT8, BASE_HEX, NULL, 0x01, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_204_ofdma_parameters_sets_phy_set_b,\r\n{\r\n"Support OFDMA PHY parameter set B", "wmx.sbc.ofdma_parameters_sets.phy_set_b",\r\nFT_UINT8, BASE_HEX, NULL, 0x02, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_204_ofdma_parameters_sets_harq_parameters_set,\r\n{\r\n"HARQ parameters set", "wmx.sbc.ofdma_parameters_sets.harq_parameters_set",\r\nFT_UINT8, BASE_HEX, VALS(vals_sbc_harq_parameters_set), 0x1C, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_204_ofdma_parameters_sets_mac_set_a,\r\n{\r\n"Support OFDMA MAC parameters set A", "wmx.sbc.ofdma_parameters_sets.mac_set_a",\r\nFT_UINT8, BASE_HEX, NULL, 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_204_ofdma_parameters_sets_mac_set_b,\r\n{\r\n"Support OFDMA MAC parameters set B", "wmx.sbc.ofdma_parameters_sets.mac_set_b",\r\nFT_UINT8, BASE_HEX, NULL, 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_204_ofdma_parameters_sets_reserved,\r\n{\r\n"Reserved", "wmx.sbc.ofdma_parameters_sets.reserved",\r\nFT_UINT8, BASE_HEX, NULL, 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_ofdma_ss_modulator_for_mimo_support,\r\n{\r\n"OFDMA SS Modulator For MIMO Support", "wmx.sbc.ofdma_ss_modulator_for_mimo_support",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_adaptive_rate_ctl,\r\n{\r\n"Capable Of Adaptive Rate Control", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.capable_adaptive_rate_control",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_beamforming,\r\n{\r\n"Capable Of Beamforming", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.capable_beamforming",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_single_antenna,\r\n{\r\n"Capable of single antenna transmission", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.capable_single_antenna",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_stc_matrix_b_horizontal,\r\n{\r\n"Capable of 2-antenna STC Matrix B, Horizontal coding", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.stc_matrix_b_horizontal",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_two_transmit_antennas,\r\n{\r\n"Two transmit antennas", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.two_transmit_antennas",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_capable_of_transmit_diversity,\r\n{\r\n"Capable of transmit diversity", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.capable_of_transmit_diversity",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_capable_of_spacial_multiplexing,\r\n{\r\n"Capable of spatial multiplexing", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.capable_of_spatial_multiplexing",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_stc_matrix_b_vertical,\r\n{\r\n"Capable of 2-antenna STC Matrix B, Vertical coding", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.stc_matrix_b_vertical",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_collaborative_sm_with_one_antenna,\r\n{\r\n"Capable of collaborative SM with one antenna", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.collaborative_sm_with_one_antenna",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_collaborative_sm_with_two_antennas,\r\n{\r\n"Collaborative SM with two antennas", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.collaborative_sm_with_two_antennas",\r\nFT_UINT8, BASE_HEX, NULL, 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_capable_of_two_antenna,\r\n{\r\n"Capable of two antenna", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.capable_of_two_antenna",\r\nFT_UINT8, BASE_HEX, NULL, 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_rsvd,\r\n{\r\n"Reserved", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.rsvd",\r\nFT_UINT8, BASE_HEX, NULL, 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_177_stc_matrix_a,\r\n{\r\n"Capable of 2-antenna STC Matrix A", "wmx.sbc.ofdma_ss_modulator_for_mimo_support.stc_matrix_a",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_178_sdma_pilot_capability,\r\n{\r\n"SDMA Pilot Capability", "wmx.sbc.sdma_pilot_capability",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_178_reserved,\r\n{\r\n"Reserved", "wmx.sbc.sdma_pilot_capability.reserved",\r\nFT_UINT8, BASE_HEX, NULL, 0xFC, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_178_sdma_pilot_pattern_support_for_amc_zone,\r\n{\r\n"SDMA Pilot Patterns Support For AMC Zone", "wmx.sbc.sdma_pilot_capability.sdma_pilot_pattern_support_for_amc_zone",\r\nFT_UINT8, BASE_HEX, VALS(vals_sbc_sdma_str), 0x03, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator,\r\n{\r\n"OFDMA SS Demodulator", "wmx.sbc.ss_demodulator",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_64qam,\r\n{\r\n"64-QAM", "wmx.sbc.ss_demodulator.64qam",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_btc,\r\n{\r\n"BTC", "wmx.sbc.ss_demodulator.btc",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_cc_with_optional_interleaver,\r\n{\r\n"CC with Optional Interleaver", "wmx.sbc.ss_demodulator.cc_with_optional_interleaver",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_ctc,\r\n{\r\n"CTC", "wmx.sbc.ss_demodulator.ctc",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_64qam_2,\r\n{\r\n"64-QAM", "wmx.sbc.ss_demodulator.64qam",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_btc_2,\r\n{\r\n"BTC", "wmx.sbc.ss_demodulator.btc",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_cc_with_optional_interleaver_2,\r\n{\r\n"CC with Optional Interleaver", "wmx.sbc.ss_demodulator.cc_with_optional_interleaver",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_ctc_2,\r\n{\r\n"CTC", "wmx.sbc.ss_demodulator.ctc",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_dedicated_pilots_2,\r\n{\r\n"Dedicated Pilots", "wmx.sbc.ss_demodulator.dedicated_pilots",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x400, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_harq_cc_ir_2,\r\n{\r\n"HARQ CC_IR", "wmx.sbc.ss_demodulator.harq.cc.ir",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x100, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_harq_chase,\r\n{\r\n"HARQ Chase", "wmx.sbc.ss_demodulator.harq.chase",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_harq_chase_2,\r\n{\r\n"HARQ Chase", "wmx.sbc.ss_demodulator.harq.chase",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_harq_ctc_ir,\r\n{\r\n"HARQ CTC_IR", "wmx.sbc.ss_demodulator.harq.ctc.ir",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_harq_ctc_ir_2,\r\n{\r\n"HARQ CTC_IR", "wmx.sbc.ss_demodulator.harq.ctc.ir",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_ldpc_2,\r\n{\r\n"LDPC", "wmx.sbc.ss_demodulator.ldpc",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x200, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_reserved,\r\n{\r\n"Reserved", "wmx.sbc.ss_demodulator.reserved1",\r\nFT_UINT8, BASE_HEX, NULL, 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_reserved_2,\r\n{\r\n"Reserved", "wmx.sbc.ss_demodulator.reserved2",\r\nFT_UINT16, BASE_HEX, NULL, 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_reserved1_2,\r\n{\r\n"Reserved", "wmx.sbc.ss_demodulator.reserved2",\r\nFT_UINT16, BASE_HEX, NULL, 0x800, NULL, HFILL\r\n}\r\n},\r\n#if 0\r\n{\r\n&hf_sbc_ss_demodulator_reserved1,\r\n{\r\n"Reserved", "wmx.sbc.ss_demodulator.reserved1",\r\nFT_UINT16, BASE_HEX, NULL, 0xFFFF, NULL, HFILL\r\n}\r\n},\r\n#endif\r\n{\r\n&hf_sbc_ss_demodulator_stc,\r\n{\r\n"STC", "wmx.sbc.ss_demodulator.stc",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_demodulator_stc_2,\r\n{\r\n"STC", "wmx.sbc.ss_demodulator.stc",\r\nFT_BOOLEAN, 16, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_fft_sizes,\r\n{\r\n"OFDMA SS FFT Sizes", "wmx.sbc.ss_fft_sizes",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_fft_128,\r\n{\r\n"FFT-128", "wmx.sbc.ss_fft_sizes.128",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_fft_256,\r\n{\r\n"FFT-256", "wmx.sbc.ss_fft_sizes.256",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_fft_512,\r\n{\r\n"FFT-512", "wmx.sbc.ss_fft_sizes.512",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_fft_1024,\r\n{\r\n"FFT-1024", "wmx.sbc.ss_fft_sizes.1024",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_fft_2048,\r\n{\r\n"FFT-2048", "wmx.sbc.ss_fft_sizes.2048",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_fft_rsvd1,\r\n{\r\n"Reserved", "wmx.sbc_ss_fft_sizes_rsvd1",\r\nFT_UINT8, BASE_HEX, NULL, 0x01, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_fft_rsvd2,\r\n{\r\n"Reserved", "wmx.sbc.ss_fft_sizes.rsvd2",\r\nFT_UINT8, BASE_HEX, NULL, 0xE0, NULL, HFILL\r\n}\r\n},\r\n#if 0\r\n{\r\n&hf_sbc_ofdm_ss_minimum_num_of_frames,\r\n{\r\n"SS minimum number of frames", "wmx.sbc.ss_minimum_num_of_frames",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n#endif\r\n{\r\n&hf_sbc_ss_mimo_uplink_support_rsvd,\r\n{\r\n"Reserved", "wmx.sbc.ss_mimo_ul_support.rsvd",\r\nFT_UINT8, BASE_HEX, NULL, 0xF8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_modulator,\r\n{\r\n"OFDMA SS Modulator", "wmx.sbc.ss_modulator",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_modulator_64qam,\r\n{\r\n"64-QAM", "wmx.sbc.ss_modulator.64qam",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_modulator_btc,\r\n{\r\n"BTC", "wmx.sbc.ss_modulator.btc",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_modulator_cc_ir,\r\n{\r\n"CC_IR", "wmx.sbc.ss_modulator.cc_ir",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_modulator_ctc,\r\n{\r\n"CTC", "wmx.sbc.ss_modulator.ctc",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_modulator_ctc_ir,\r\n{\r\n"CTC_IR", "wmx.sbc.ss_modulator.ctc_ir",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_modulator_harq_chase,\r\n{\r\n"HARQ Chase", "wmx.sbc.ss_modulator.harq_chase",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_modulator_ldpc,\r\n{\r\n"LDPC", "wmx.sbc.ss_modulator.ldpc",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_modulator_stc,\r\n{\r\n"STC", "wmx.sbc.ss_modulator.stc",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_permutation_support,\r\n{\r\n"OFMDA SS Permutation Support", "wmx.sbc.ss_permutation_support",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_amc_1x6,\r\n{\r\n"AMC 1x6", "wmx.sbc.ss_permutation_support.amc_1x6",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_amc_2x3,\r\n{\r\n"AMC 2x3", "wmx.sbc.ss_permutation_support.amc_2x3",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_amc_3x2,\r\n{\r\n"AMC 3x2", "wmx.sbc.ss_permutation_support.amc_3x2",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_amc_with_harq_map,\r\n{\r\n"AMC Support With H-ARQ Map", "wmx.sbc.ss_permutation_support.amc_support_harq_map",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_optimal_fusc,\r\n{\r\n"Optional FUSC", "wmx.sbc.ss_permutation_support.optimal_fusc",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_optimal_pusc,\r\n{\r\n"Optional PUSC", "wmx.sbc.ss_permutation_support.optimal_pusc",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_tusc1_support,\r\n{\r\n"TUSC1", "wmx.sbc.ss_permutation_support.tusc1_support",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_tusc2_support,\r\n{\r\n"TUSC2", "wmx.sbc.ss_permutation_support.tusc2_support",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ssrtg,\r\n{\r\n"SSRTG", "wmx.sbc.ssrtg",\r\nFT_UINT8, BASE_DEC, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ssttg,\r\n{\r\n"SSTTG", "wmx.sbc.ssttg",\r\nFT_UINT8, BASE_DEC, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_ss_support_2_concurrent_cqi_channels,\r\n{\r\n"Support for 2 Concurrent CQI Channels", "wmx.sbc.support_2_concurrent_cqi_channels",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_transition_gaps,\r\n{\r\n"Subscriber Transition Gaps", "wmx.sbc.transition_gaps",\r\nFT_UINT16, BASE_HEX, NULL, 0x00, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_173_ul_ctl_channel_support,\r\n{\r\n"Uplink Control Channel Support", "wmx.sbc.ul_ctl_channel_support",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_173_3_bit_mimo_fast_feedback,\r\n{\r\n"3-bit MIMO Fast-feedback", "wmx.sbc.ul_ctl_channel_support.3bit_mimo_fast_feedback",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x1, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_173_diuc_cqi_fast_feedback,\r\n{\r\n"DIUC-CQI Fast-feedback", "wmx.sbc.ul_ctl_channel_support.diuc_cqi_fast_feedback",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x80, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_173_enhanced_fast_feedback,\r\n{\r\n"Enhanced Fast_feedback", "wmx.sbc.ul_ctl_channel_support.enhanced_fast_feedback",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x2, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_173_measurement_report,\r\n{\r\n"A Measurement Report Shall Be Performed On The Last DL Burst", "wmx.sbc.ul_ctl_channel_support.measurement_report",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x20, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_173_primary_secondary_fast_feedback,\r\n{\r\n"Primary/Secondary FAST_FEEDBACK", "wmx.sbc.ul_ctl_channel_support.primary_secondary_fast_feedback",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x40, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_173_reserved,\r\n{\r\n"Reserved", "wmx.sbc.ul_ctl_channel_support.reserved",\r\nFT_UINT8, BASE_HEX, NULL, 0x8, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_173_uep_fast_feedback,\r\n{\r\n"UEP Fast-feedback", "wmx.sbc.ul_ctl_channel_support.uep_fast_feedback",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x10, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_tlv_t_173_ul_ack,\r\n{\r\n"UL ACK", "wmx.sbc.ul_ctl_channel_support.ul_ack",\r\nFT_BOOLEAN, 8, TFS(&tfs_supported), 0x4, NULL, HFILL\r\n}\r\n},\r\n{\r\n&hf_sbc_unknown_type,\r\n{\r\n"Unknown SBC type", "wmx.sbc.unknown_tlv_type",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL\r\n}\r\n}\r\n};\r\nstatic gint *ett_sbc[] =\r\n{\r\n&ett_mac_mgmt_msg_sbc_decoder,\r\n&ett_sbc_req_tlv_subtree,\r\n&ett_sbc_rsp_tlv_subtree,\r\n};\r\nproto_mac_mgmt_msg_sbc_decoder = proto_register_protocol (\r\n"WiMax SBC-REQ/RSP Messages",\r\n"WiMax SBC-REQ/RSP (sbc)",\r\n"wmx.sbc"\r\n);\r\nproto_register_field_array(proto_mac_mgmt_msg_sbc_decoder, hf_sbc, array_length(hf_sbc));\r\nproto_register_subtree_array(ett_sbc, array_length(ett_sbc));\r\nregister_dissector("mac_mgmt_msg_sbc_rsp_handler", dissect_mac_mgmt_msg_sbc_rsp_decoder, -1);\r\n}\r\nvoid\r\nproto_reg_handoff_mac_mgmt_msg_sbc(void)\r\n{\r\ndissector_handle_t sbc_handle;\r\nsbc_handle = create_dissector_handle(dissect_mac_mgmt_msg_sbc_req_decoder, proto_mac_mgmt_msg_sbc_decoder);\r\ndissector_add_uint("wmx.mgmtmsg", MAC_MGMT_MSG_SBC_REQ, sbc_handle);\r\nsbc_handle = create_dissector_handle(dissect_mac_mgmt_msg_sbc_rsp_decoder, proto_mac_mgmt_msg_sbc_decoder);\r\ndissector_add_uint("wmx.mgmtmsg", MAC_MGMT_MSG_SBC_RSP, sbc_handle);\r\n}
