#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17c5520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17d0060 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x17c3130 .functor NOT 1, L_0x17f26c0, C4<0>, C4<0>, C4<0>;
L_0x17d0b40 .functor XOR 1, L_0x17f22b0, L_0x17f2400, C4<0>, C4<0>;
L_0x17c31a0 .functor XOR 1, L_0x17d0b40, L_0x17f2550, C4<0>, C4<0>;
v0x17f14c0_0 .net *"_ivl_10", 0 0, L_0x17f2550;  1 drivers
v0x17f15c0_0 .net *"_ivl_12", 0 0, L_0x17c31a0;  1 drivers
v0x17f16a0_0 .net *"_ivl_2", 0 0, L_0x17f21f0;  1 drivers
v0x17f1760_0 .net *"_ivl_4", 0 0, L_0x17f22b0;  1 drivers
v0x17f1840_0 .net *"_ivl_6", 0 0, L_0x17f2400;  1 drivers
v0x17f1970_0 .net *"_ivl_8", 0 0, L_0x17d0b40;  1 drivers
v0x17f1a50_0 .var "clk", 0 0;
v0x17f1af0_0 .net "in", 7 0, v0x17f0d60_0;  1 drivers
v0x17f1b90_0 .net "parity_dut", 0 0, L_0x17f2130;  1 drivers
v0x17f1c30_0 .net "parity_ref", 0 0, L_0x17f2000;  1 drivers
v0x17f1cd0_0 .var/2u "stats1", 159 0;
v0x17f1d70_0 .var/2u "strobe", 0 0;
v0x17f1e30_0 .net "tb_match", 0 0, L_0x17f26c0;  1 drivers
v0x17f1ef0_0 .net "tb_mismatch", 0 0, L_0x17c3130;  1 drivers
L_0x17f21f0 .concat [ 1 0 0 0], L_0x17f2000;
L_0x17f22b0 .concat [ 1 0 0 0], L_0x17f2000;
L_0x17f2400 .concat [ 1 0 0 0], L_0x17f2130;
L_0x17f2550 .concat [ 1 0 0 0], L_0x17f2000;
L_0x17f26c0 .cmp/eeq 1, L_0x17f21f0, L_0x17c31a0;
S_0x17d01f0 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x17d0060;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x17c33a0_0 .net "in", 7 0, v0x17f0d60_0;  alias, 1 drivers
v0x17c3440_0 .net "parity", 0 0, L_0x17f2000;  alias, 1 drivers
L_0x17f2000 .reduce/xor v0x17f0d60_0;
S_0x17f0a10 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x17d0060;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x17f0c80_0 .net "clk", 0 0, v0x17f1a50_0;  1 drivers
v0x17f0d60_0 .var "in", 7 0;
E_0x17ce950/0 .event negedge, v0x17f0c80_0;
E_0x17ce950/1 .event posedge, v0x17f0c80_0;
E_0x17ce950 .event/or E_0x17ce950/0, E_0x17ce950/1;
S_0x17f0e60 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x17d0060;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x17f1090_0 .net "in", 7 0, v0x17f0d60_0;  alias, 1 drivers
v0x17f11a0_0 .net "parity", 0 0, L_0x17f2130;  alias, 1 drivers
L_0x17f2130 .reduce/xor v0x17f0d60_0;
S_0x17f12c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x17d0060;
 .timescale -12 -12;
E_0x17ce780 .event anyedge, v0x17f1d70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f1d70_0;
    %nor/r;
    %assign/vec4 v0x17f1d70_0, 0;
    %wait E_0x17ce780;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17f0a10;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17ce950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x17f0d60_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17d0060;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f1d70_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x17d0060;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f1a50_0;
    %inv;
    %store/vec4 v0x17f1a50_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x17d0060;
T_4 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f0c80_0, v0x17f1ef0_0, v0x17f1af0_0, v0x17f1c30_0, v0x17f1b90_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17d0060;
T_5 ;
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_5.1 ;
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x17d0060;
T_6 ;
    %wait E_0x17ce950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f1cd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f1cd0_0, 4, 32;
    %load/vec4 v0x17f1e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f1cd0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f1cd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f1cd0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x17f1c30_0;
    %load/vec4 v0x17f1c30_0;
    %load/vec4 v0x17f1b90_0;
    %xor;
    %load/vec4 v0x17f1c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f1cd0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x17f1cd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f1cd0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/reduction/reduction_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/reduction/iter0/response27/top_module.sv";
