
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035563                       # Number of seconds simulated
sim_ticks                                 35562691161                       # Number of ticks simulated
final_tick                               565127071098                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 292980                       # Simulator instruction rate (inst/s)
host_op_rate                                   379566                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3230636                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907504                       # Number of bytes of host memory used
host_seconds                                 11007.95                       # Real time elapsed on the host
sim_insts                                  3225106998                       # Number of instructions simulated
sim_ops                                    4178248367                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1950976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2118400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1902336                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5976704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1331840                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1331840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15242                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16550                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14862                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 46693                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10405                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10405                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39592                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54860190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59568045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53492465                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               168061072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39592                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46791                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             140372                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37450484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37450484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37450484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54860190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59568045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53492465                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205511556                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85282234                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31009462                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25435080                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018648                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12993848                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12083035                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158615                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87119                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32034078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170367475                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31009462                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15241650                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36603915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10815905                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6635215                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15668289                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805829                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84038144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47434229     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660846      4.36%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194250      3.80%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439917      4.09%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3000341      3.57%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573546      1.87%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1023972      1.22%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2711914      3.23%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17999129     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84038144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363610                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.997690                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33696348                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6217271                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34820164                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545875                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8758477                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080399                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6783                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202047709                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51113                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8758477                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35370860                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2711412                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       810728                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33661198                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2725461                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195183478                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12042                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1704308                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748458                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271161275                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910127001                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910127001                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102902011                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17838                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7243773                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19235495                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10021873                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242975                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3282826                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183989092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147819440                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279222                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61078158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186624213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1800                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84038144                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758957                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29814723     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17826951     21.21%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12012714     14.29%     70.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7633918      9.08%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7528695      8.96%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4428447      5.27%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3394434      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744408      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653854      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84038144                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084500     70.16%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            37      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202462     13.10%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258827     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121613420     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017555      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15744166     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8428277      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147819440                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733297                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545826                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010458                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381502068                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245102159                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143671811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149365266                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263452                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7023366                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          533                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1086                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2280200                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8758477                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1956101                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163045                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184022936                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       312940                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19235495                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10021873                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17822                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118377                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7766                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1086                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363119                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145238725                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14794350                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580711                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22984213                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587250                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8189863                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703036                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143818488                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143671811                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93722304                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261824886                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684663                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357958                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61604559                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043757                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75279667                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626228                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171622                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29972224     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20448860     27.16%     66.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8369737     11.12%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293733      5.70%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3690628      4.90%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1815320      2.41%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1995023      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009999      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3684143      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75279667                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3684143                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255622003                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376819790                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1244090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852822                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852822                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172577                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172577                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655750688                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197098219                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189484372                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85282234                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30786475                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25022228                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2103029                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13037713                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12019469                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3252547                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89044                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30919312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170770392                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30786475                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15272016                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37565901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11284020                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6229018                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15145153                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       906086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83848621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46282720     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3301663      3.94%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2663197      3.18%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6488894      7.74%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1751833      2.09%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2266367      2.70%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1638346      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          914965      1.09%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18540636     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83848621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360995                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.002415                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32347964                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6040994                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36123437                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243358                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9092859                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5257747                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41850                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204171954                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81287                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9092859                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34717315                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1356347                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1194113                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33941258                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3546721                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196947999                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30888                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1469511                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1103442                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1279                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275766971                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919455852                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919455852                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169058797                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106708136                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40031                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22384                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9720174                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18364812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9342269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       147091                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3208272                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186260686                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38482                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147975020                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       286183                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64333853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196517506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5730                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83848621                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764788                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886022                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28993244     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18054133     21.53%     56.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11923577     14.22%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8765544     10.45%     80.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7520271      8.97%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3910411      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3339457      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628652      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713332      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83848621                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         867366     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176258     14.47%     85.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174706     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123300736     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2106126      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16375      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14696385      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7855398      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147975020                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735121                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1218337                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381303179                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250633675                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144207441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149193357                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553855                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7238630                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2876                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          658                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2383914                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9092859                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         552871                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80660                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186299170                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       408925                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18364812                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9342269                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22106                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          658                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1261118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2439930                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145623757                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13784380                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2351261                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21437004                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20539092                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7652624                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.707551                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144302994                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144207441                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93977622                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265357559                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690944                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354155                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99040517                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121631240                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64668708                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2107736                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74755761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627048                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139723                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28966655     38.75%     38.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20754945     27.76%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8447593     11.30%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4742555      6.34%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3886626      5.20%     89.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1582282      2.12%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1882161      2.52%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940988      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3551956      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74755761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99040517                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121631240                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18084532                       # Number of memory references committed
system.switch_cpus1.commit.loads             11126181                       # Number of loads committed
system.switch_cpus1.commit.membars              16376                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17476050                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109594173                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2476208                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3551956                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257503753                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381698617                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43716                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1433613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99040517                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121631240                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99040517                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861084                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861084                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161326                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161326                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655126796                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199340814                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188385835                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32752                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85282234                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31085480                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27183624                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1964728                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15611398                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14962569                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2235154                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62273                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36662933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172986432                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31085480                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17197723                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35613346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9645223                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4162518                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18075080                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       780346                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84108112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.367166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48494766     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1761387      2.09%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3230556      3.84%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3027516      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4997343      5.94%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5197190      6.18%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1227230      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          922880      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15249244     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84108112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364501                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.028399                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37818332                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4021971                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34467449                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       136722                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7663637                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3375611                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5660                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     193521683                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7663637                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39404969                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1376969                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       457264                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33003477                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2201795                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188438456                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        752162                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       889308                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    250117979                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    857693379                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    857693379                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163019286                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        87098660                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22187                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10852                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5891300                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29037309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6297846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104794                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2192226                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178379594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21687                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150648180                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       198107                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53345924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146504068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84108112                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791125                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.839918                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28999322     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15691916     18.66%     53.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13770498     16.37%     69.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8388656      9.97%     79.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8779446     10.44%     89.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5180208      6.16%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2273582      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       606888      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       417596      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84108112                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         592016     66.38%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        189996     21.30%     87.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       109792     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118136372     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1185363      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10838      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25969342     17.24%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5346265      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150648180                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766466                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             891804                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386494383                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231747679                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145757447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151539984                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       368862                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8259779                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          986                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1538272                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7663637                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         736113                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64218                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178401285                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       209278                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29037309                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6297846                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10851                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1048555                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2202891                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147847056                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24964547                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2801124                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30181424                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22352914                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5216877                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733621                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145919588                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145757447                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89557635                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218437372                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709119                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409992                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109559464                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124428507                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53973463                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1969938                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76444475                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627698                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.321947                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35069319     45.88%     45.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16233712     21.24%     67.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9086498     11.89%     79.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3073224      4.02%     83.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2948610      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1233135      1.61%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3300729      4.32%     92.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       956346      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4542902      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76444475                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109559464                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124428507                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25537101                       # Number of memory references committed
system.switch_cpus2.commit.loads             20777527                       # Number of loads committed
system.switch_cpus2.commit.membars              10836                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19488239                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108610142                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1679421                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4542902                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250303543                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364474055                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1174122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109559464                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124428507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109559464                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.778410                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.778410                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.284669                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.284669                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       684021114                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191000877                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199553111                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21672                       # number of misc regfile writes
system.l2.replacements                          46696                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1273955                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79464                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.031851                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           503.314263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.977753                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6179.289339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.081429                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5105.749291                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.282085                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5894.771131                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5778.714963                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4443.903646                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4838.916101                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.188577                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.155815                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.179894                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.176352                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.135617                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.147672                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80336                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55486                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39239                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  175061                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            47688                       # number of Writeback hits
system.l2.Writeback_hits::total                 47688                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55486                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39239                       # number of demand (read+write) hits
system.l2.demand_hits::total                   175061                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80336                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55486                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39239                       # number of overall hits
system.l2.overall_hits::total                  175061                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15242                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16550                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14862                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 46693                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15242                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16550                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14862                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46693                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15242                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16550                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14862                       # number of overall misses
system.l2.overall_misses::total                 46693                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       434196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    836290336                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       550971                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    863938695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       678258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    800462943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2502355399                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       434196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    836290336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       550971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    863938695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       678258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    800462943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2502355399                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       434196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    836290336                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       550971                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    863938695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       678258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    800462943                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2502355399                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95578                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        72036                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        54101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              221754                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        47688                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             47688                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        72036                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        54101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               221754                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        72036                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        54101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              221754                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.159472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.229746                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.274708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.210562                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.159472                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.229746                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.274708                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210562                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.159472                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.229746                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.274708                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210562                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39472.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54867.493505                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42382.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52201.733837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45217.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53859.705491                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53591.660399                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39472.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54867.493505                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42382.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52201.733837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45217.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53859.705491                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53591.660399                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39472.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54867.493505                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42382.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52201.733837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45217.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53859.705491                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53591.660399                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10405                       # number of writebacks
system.l2.writebacks::total                     10405                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16550                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14862                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            46693                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46693                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46693                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       371927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    748723339                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       477142                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    768159370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       591190                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    714354057                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2232677025                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       371927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    748723339                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       477142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    768159370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       591190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    714354057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2232677025                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       371927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    748723339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       477142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    768159370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       591190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    714354057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2232677025                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.159472                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.229746                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.274708                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.210562                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.159472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.229746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.274708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.159472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.229746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.274708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210562                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33811.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49122.381512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36703.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46414.463444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39412.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48065.809245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47816.097167                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33811.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49122.381512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36703.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46414.463444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39412.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48065.809245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47816.097167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33811.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49122.381512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36703.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46414.463444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39412.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48065.809245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47816.097167                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996603                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675938                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843332.010889                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996603                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15668277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15668277                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15668277                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15668277                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15668277                       # number of overall hits
system.cpu0.icache.overall_hits::total       15668277                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       524625                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       524625                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       524625                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       524625                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       524625                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       524625                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15668289                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15668289                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15668289                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15668289                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15668289                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15668289                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43718.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43718.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43718.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43718.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43718.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43718.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       446536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       446536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       446536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       446536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       446536                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       446536                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40594.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40594.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40594.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40594.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40594.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40594.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95578                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191894178                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95834                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2002.360102                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.480850                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.519150                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915941                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084059                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11629859                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11629859                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16995                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16995                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19339339                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19339339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19339339                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19339339                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356797                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356797                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356842                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356842                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356842                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356842                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10379183056                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10379183056                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1891424                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1891424                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10381074480                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10381074480                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10381074480                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10381074480                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11986656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11986656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19696181                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19696181                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19696181                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19696181                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029766                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029766                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018117                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018117                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018117                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018117                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29089.883200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29089.883200                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42031.644444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42031.644444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29091.515236                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29091.515236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29091.515236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29091.515236                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16972                       # number of writebacks
system.cpu0.dcache.writebacks::total            16972                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261219                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261219                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261264                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261264                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95578                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95578                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95578                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95578                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1620147197                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1620147197                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1620147197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1620147197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1620147197                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1620147197                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16951.047281                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16951.047281                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16951.047281                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16951.047281                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16951.047281                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16951.047281                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997117                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020225892                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056907.040323                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997117                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15145137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15145137                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15145137                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15145137                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15145137                       # number of overall hits
system.cpu1.icache.overall_hits::total       15145137                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       727582                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       727582                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       727582                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       727582                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       727582                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       727582                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15145153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15145153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15145153                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15145153                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15145153                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15145153                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45473.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45473.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45473.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45473.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45473.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45473.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       565866                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       565866                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       565866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       565866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       565866                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       565866                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43528.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43528.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43528.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43528.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43528.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43528.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 72036                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181169840                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72292                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2506.084214                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.715113                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.284887                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901231                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098769                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10472565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10472565                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6925600                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6925600                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21739                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21739                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16376                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16376                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17398165                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17398165                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17398165                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17398165                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154048                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154048                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154048                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154048                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154048                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154048                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4936727237                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4936727237                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4936727237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4936727237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4936727237                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4936727237                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10626613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10626613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6925600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6925600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17552213                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17552213                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17552213                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17552213                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014496                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014496                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008777                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008777                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008777                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008777                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32046.681794                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32046.681794                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32046.681794                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32046.681794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32046.681794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32046.681794                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19473                       # number of writebacks
system.cpu1.dcache.writebacks::total            19473                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82012                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82012                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82012                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82012                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72036                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72036                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        72036                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        72036                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        72036                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        72036                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1387414597                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1387414597                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1387414597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1387414597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1387414597                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1387414597                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19260.017172                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19260.017172                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19260.017172                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19260.017172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19260.017172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19260.017172                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.993934                       # Cycle average of tags in use
system.cpu2.icache.total_refs               929541054                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1715020.394834                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.993934                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024029                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18075064                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18075064                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18075064                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18075064                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18075064                       # number of overall hits
system.cpu2.icache.overall_hits::total       18075064                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       782994                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       782994                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       782994                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       782994                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       782994                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       782994                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18075080                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18075080                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18075080                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18075080                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18075080                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18075080                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48937.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48937.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48937.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48937.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48937.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48937.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       709952                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       709952                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       709952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       709952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       709952                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       709952                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47330.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47330.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47330.133333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47330.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47330.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47330.133333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54101                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               232400217                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54357                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4275.442298                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.363221                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.636779                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833450                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166550                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22671443                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22671443                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4737882                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4737882                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10852                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10852                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10836                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10836                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27409325                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27409325                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27409325                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27409325                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171958                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171958                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       171958                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        171958                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       171958                       # number of overall misses
system.cpu2.dcache.overall_misses::total       171958                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7011949106                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7011949106                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7011949106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7011949106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7011949106                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7011949106                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22843401                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22843401                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4737882                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4737882                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27581283                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27581283                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27581283                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27581283                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007528                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007528                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006235                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006235                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006235                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006235                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40777.103165                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40777.103165                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40777.103165                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40777.103165                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40777.103165                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40777.103165                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11243                       # number of writebacks
system.cpu2.dcache.writebacks::total            11243                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       117857                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       117857                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       117857                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       117857                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       117857                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       117857                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54101                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54101                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54101                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54101                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1146927580                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1146927580                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1146927580                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1146927580                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1146927580                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1146927580                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001962                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001962                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21199.748249                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21199.748249                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21199.748249                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21199.748249                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21199.748249                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21199.748249                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
