

================================================================
== Vitis HLS Report for 'rijndaelDecrypt_hls'
================================================================
* Date:           Fri Apr 30 15:16:38 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        aes_decrypt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.00 ns|  1.460 ns|     0.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      183|      183|  0.366 us|  0.366 us|  184|  184|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 112
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%ct_addr_1 = getelementptr i8 %ct, i64 0, i64 1" [aes_dec_hls.cpp:156]   --->   Operation 113 'getelementptr' 'ct_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.67ns)   --->   "%ct_load_1 = load i4 %ct_addr_1" [aes_dec_hls.cpp:156]   --->   Operation 114 'load' 'ct_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 115 [1/2] (0.67ns)   --->   "%ct_load_1 = load i4 %ct_addr_1" [aes_dec_hls.cpp:156]   --->   Operation 115 'load' 'ct_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ct_addr_2 = getelementptr i8 %ct, i64 0, i64 2" [aes_dec_hls.cpp:156]   --->   Operation 116 'getelementptr' 'ct_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (0.67ns)   --->   "%ct_load_2 = load i4 %ct_addr_2" [aes_dec_hls.cpp:156]   --->   Operation 117 'load' 'ct_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 118 [1/2] (0.67ns)   --->   "%ct_load_2 = load i4 %ct_addr_2" [aes_dec_hls.cpp:156]   --->   Operation 118 'load' 'ct_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%ct_addr_3 = getelementptr i8 %ct, i64 0, i64 3" [aes_dec_hls.cpp:156]   --->   Operation 119 'getelementptr' 'ct_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (0.67ns)   --->   "%ct_load_3 = load i4 %ct_addr_3" [aes_dec_hls.cpp:156]   --->   Operation 120 'load' 'ct_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 121 [1/2] (0.67ns)   --->   "%ct_load_3 = load i4 %ct_addr_3" [aes_dec_hls.cpp:156]   --->   Operation 121 'load' 'ct_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%ct_addr_5 = getelementptr i8 %ct, i64 0, i64 5" [aes_dec_hls.cpp:157]   --->   Operation 122 'getelementptr' 'ct_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (0.67ns)   --->   "%ct_load_5 = load i4 %ct_addr_5" [aes_dec_hls.cpp:157]   --->   Operation 123 'load' 'ct_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 124 [1/2] (0.67ns)   --->   "%ct_load_5 = load i4 %ct_addr_5" [aes_dec_hls.cpp:157]   --->   Operation 124 'load' 'ct_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%ct_addr_6 = getelementptr i8 %ct, i64 0, i64 6" [aes_dec_hls.cpp:157]   --->   Operation 125 'getelementptr' 'ct_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (0.67ns)   --->   "%ct_load_6 = load i4 %ct_addr_6" [aes_dec_hls.cpp:157]   --->   Operation 126 'load' 'ct_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 127 [1/2] (0.67ns)   --->   "%ct_load_6 = load i4 %ct_addr_6" [aes_dec_hls.cpp:157]   --->   Operation 127 'load' 'ct_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%ct_addr_7 = getelementptr i8 %ct, i64 0, i64 7" [aes_dec_hls.cpp:157]   --->   Operation 128 'getelementptr' 'ct_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (0.67ns)   --->   "%ct_load_7 = load i4 %ct_addr_7" [aes_dec_hls.cpp:157]   --->   Operation 129 'load' 'ct_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 0.67>
ST_7 : Operation 130 [1/2] (0.67ns)   --->   "%ct_load_7 = load i4 %ct_addr_7" [aes_dec_hls.cpp:157]   --->   Operation 130 'load' 'ct_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%ct_addr_9 = getelementptr i8 %ct, i64 0, i64 9" [aes_dec_hls.cpp:158]   --->   Operation 131 'getelementptr' 'ct_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [2/2] (0.67ns)   --->   "%ct_load_9 = load i4 %ct_addr_9" [aes_dec_hls.cpp:158]   --->   Operation 132 'load' 'ct_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i32 %rk, i64 0, i64 0" [aes_dec_hls.cpp:156]   --->   Operation 133 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [2/2] (1.23ns)   --->   "%rk_load = load i6 %rk_addr" [aes_dec_hls.cpp:156]   --->   Operation 134 'load' 'rk_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_8 : Operation 135 [1/2] (0.67ns)   --->   "%ct_load_9 = load i4 %ct_addr_9" [aes_dec_hls.cpp:158]   --->   Operation 135 'load' 'ct_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%ct_addr_10 = getelementptr i8 %ct, i64 0, i64 10" [aes_dec_hls.cpp:158]   --->   Operation 136 'getelementptr' 'ct_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [2/2] (0.67ns)   --->   "%ct_load_10 = load i4 %ct_addr_10" [aes_dec_hls.cpp:158]   --->   Operation 137 'load' 'ct_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 138 [1/2] (1.23ns)   --->   "%rk_load = load i6 %rk_addr" [aes_dec_hls.cpp:156]   --->   Operation 138 'load' 'rk_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i32 %rk_load" [aes_dec_hls.cpp:156]   --->   Operation 139 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_108 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %ct_load_2, i8 %ct_load_3" [aes_dec_hls.cpp:156]   --->   Operation 140 'bitconcatenate' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln156_1 = trunc i32 %rk_load" [aes_dec_hls.cpp:156]   --->   Operation 141 'trunc' 'trunc_ln156_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln156_2 = trunc i32 %rk_load" [aes_dec_hls.cpp:156]   --->   Operation 142 'trunc' 'trunc_ln156_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.18ns)   --->   "%xor_ln153_1 = xor i16 %trunc_ln156_1, i16 %tmp_108" [aes_dec_hls.cpp:153]   --->   Operation 143 'xor' 'xor_ln153_1' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%rk_addr_1 = getelementptr i32 %rk, i64 0, i64 1" [aes_dec_hls.cpp:157]   --->   Operation 144 'getelementptr' 'rk_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [2/2] (1.23ns)   --->   "%rk_load_1 = load i6 %rk_addr_1" [aes_dec_hls.cpp:157]   --->   Operation 145 'load' 'rk_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_9 : Operation 146 [1/2] (0.67ns)   --->   "%ct_load_10 = load i4 %ct_addr_10" [aes_dec_hls.cpp:158]   --->   Operation 146 'load' 'ct_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%ct_addr_11 = getelementptr i8 %ct, i64 0, i64 11" [aes_dec_hls.cpp:158]   --->   Operation 147 'getelementptr' 'ct_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [2/2] (0.67ns)   --->   "%ct_load_11 = load i4 %ct_addr_11" [aes_dec_hls.cpp:158]   --->   Operation 148 'load' 'ct_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln162_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_1, i32 8, i32 15" [aes_dec_hls.cpp:162]   --->   Operation 149 'partselect' 'trunc_ln162_33' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %ct_load_1, i8 %ct_load_2, i8 %ct_load_3" [aes_dec_hls.cpp:156]   --->   Operation 150 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.33ns)   --->   "%xor_ln153 = xor i8 %trunc_ln156_2, i8 %ct_load_3" [aes_dec_hls.cpp:153]   --->   Operation 151 'xor' 'xor_ln153' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.35ns)   --->   "%xor_ln153_2 = xor i24 %trunc_ln156, i24 %tmp_107" [aes_dec_hls.cpp:153]   --->   Operation 152 'xor' 'xor_ln153_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/2] (1.23ns)   --->   "%rk_load_1 = load i6 %rk_addr_1" [aes_dec_hls.cpp:157]   --->   Operation 153 'load' 'rk_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i32 %rk_load_1" [aes_dec_hls.cpp:157]   --->   Operation 154 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln157_1 = trunc i32 %rk_load_1" [aes_dec_hls.cpp:157]   --->   Operation 155 'trunc' 'trunc_ln157_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %ct_load_6, i8 %ct_load_7" [aes_dec_hls.cpp:157]   --->   Operation 156 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln157_2 = trunc i32 %rk_load_1" [aes_dec_hls.cpp:157]   --->   Operation 157 'trunc' 'trunc_ln157_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.18ns)   --->   "%xor_ln153_3 = xor i16 %trunc_ln157_2, i16 %tmp_110" [aes_dec_hls.cpp:153]   --->   Operation 158 'xor' 'xor_ln153_3' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/2] (0.67ns)   --->   "%ct_load_11 = load i4 %ct_addr_11" [aes_dec_hls.cpp:158]   --->   Operation 159 'load' 'ct_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%rk_addr_2 = getelementptr i32 %rk, i64 0, i64 2" [aes_dec_hls.cpp:158]   --->   Operation 160 'getelementptr' 'rk_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [2/2] (1.23ns)   --->   "%rk_load_2 = load i6 %rk_addr_2" [aes_dec_hls.cpp:158]   --->   Operation 161 'load' 'rk_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%ct_addr_13 = getelementptr i8 %ct, i64 0, i64 13" [aes_dec_hls.cpp:159]   --->   Operation 162 'getelementptr' 'ct_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [2/2] (0.67ns)   --->   "%ct_load_13 = load i4 %ct_addr_13" [aes_dec_hls.cpp:159]   --->   Operation 163 'load' 'ct_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln162_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_2, i32 16, i32 23" [aes_dec_hls.cpp:162]   --->   Operation 164 'partselect' 'trunc_ln162_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln162_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_3, i32 8, i32 15" [aes_dec_hls.cpp:162]   --->   Operation 165 'partselect' 'trunc_ln162_50' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %ct_load_5, i8 %ct_load_6, i8 %ct_load_7" [aes_dec_hls.cpp:157]   --->   Operation 166 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.35ns)   --->   "%xor_ln153_4 = xor i24 %trunc_ln157_1, i24 %tmp_109" [aes_dec_hls.cpp:153]   --->   Operation 167 'xor' 'xor_ln153_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.33ns)   --->   "%xor_ln153_5 = xor i8 %trunc_ln157, i8 %ct_load_7" [aes_dec_hls.cpp:153]   --->   Operation 168 'xor' 'xor_ln153_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/2] (1.23ns)   --->   "%rk_load_2 = load i6 %rk_addr_2" [aes_dec_hls.cpp:158]   --->   Operation 169 'load' 'rk_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_111 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %ct_load_10, i8 %ct_load_11" [aes_dec_hls.cpp:158]   --->   Operation 170 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i32 %rk_load_2" [aes_dec_hls.cpp:158]   --->   Operation 171 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln158_1 = trunc i32 %rk_load_2" [aes_dec_hls.cpp:158]   --->   Operation 172 'trunc' 'trunc_ln158_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln158_2 = trunc i32 %rk_load_2" [aes_dec_hls.cpp:158]   --->   Operation 173 'trunc' 'trunc_ln158_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.18ns)   --->   "%xor_ln153_8 = xor i16 %trunc_ln158, i16 %tmp_111" [aes_dec_hls.cpp:153]   --->   Operation 174 'xor' 'xor_ln153_8' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/2] (0.67ns)   --->   "%ct_load_13 = load i4 %ct_addr_13" [aes_dec_hls.cpp:159]   --->   Operation 175 'load' 'ct_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%ct_addr_14 = getelementptr i8 %ct, i64 0, i64 14" [aes_dec_hls.cpp:159]   --->   Operation 176 'getelementptr' 'ct_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [2/2] (0.67ns)   --->   "%ct_load_14 = load i4 %ct_addr_14" [aes_dec_hls.cpp:159]   --->   Operation 177 'load' 'ct_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%rk_addr_3 = getelementptr i32 %rk, i64 0, i64 3" [aes_dec_hls.cpp:159]   --->   Operation 178 'getelementptr' 'rk_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [2/2] (1.23ns)   --->   "%rk_load_3 = load i6 %rk_addr_3" [aes_dec_hls.cpp:159]   --->   Operation 179 'load' 'rk_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln162_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_8, i32 8, i32 15" [aes_dec_hls.cpp:162]   --->   Operation 180 'partselect' 'trunc_ln162_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln162_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_4, i32 16, i32 23" [aes_dec_hls.cpp:162]   --->   Operation 181 'partselect' 'trunc_ln162_32' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_112 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %ct_load_9, i8 %ct_load_10, i8 %ct_load_11" [aes_dec_hls.cpp:158]   --->   Operation 182 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.35ns)   --->   "%xor_ln153_6 = xor i24 %trunc_ln158_2, i24 %tmp_112" [aes_dec_hls.cpp:153]   --->   Operation 183 'xor' 'xor_ln153_6' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.33ns)   --->   "%xor_ln153_7 = xor i8 %trunc_ln158_1, i8 %ct_load_11" [aes_dec_hls.cpp:153]   --->   Operation 184 'xor' 'xor_ln153_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/2] (0.67ns)   --->   "%ct_load_14 = load i4 %ct_addr_14" [aes_dec_hls.cpp:159]   --->   Operation 185 'load' 'ct_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%ct_addr_15 = getelementptr i8 %ct, i64 0, i64 15" [aes_dec_hls.cpp:159]   --->   Operation 186 'getelementptr' 'ct_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [2/2] (0.67ns)   --->   "%ct_load_15 = load i4 %ct_addr_15" [aes_dec_hls.cpp:159]   --->   Operation 187 'load' 'ct_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 188 [1/2] (1.23ns)   --->   "%rk_load_3 = load i6 %rk_addr_3" [aes_dec_hls.cpp:159]   --->   Operation 188 'load' 'rk_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i32 %rk_load_3" [aes_dec_hls.cpp:159]   --->   Operation 189 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln159_1 = trunc i32 %rk_load_3" [aes_dec_hls.cpp:159]   --->   Operation 190 'trunc' 'trunc_ln159_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln159_2 = trunc i32 %rk_load_3" [aes_dec_hls.cpp:159]   --->   Operation 191 'trunc' 'trunc_ln159_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln162_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_6, i32 16, i32 23" [aes_dec_hls.cpp:162]   --->   Operation 192 'partselect' 'trunc_ln162_49' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.02>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%ct_addr = getelementptr i8 %ct, i64 0, i64 0" [aes_dec_hls.cpp:156]   --->   Operation 193 'getelementptr' 'ct_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [2/2] (0.67ns)   --->   "%ct_load = load i4 %ct_addr" [aes_dec_hls.cpp:156]   --->   Operation 194 'load' 'ct_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 195 [1/2] (0.67ns)   --->   "%ct_load_15 = load i4 %ct_addr_15" [aes_dec_hls.cpp:159]   --->   Operation 195 'load' 'ct_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %ct_load_13, i8 %ct_load_14, i8 %ct_load_15" [aes_dec_hls.cpp:159]   --->   Operation 196 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %ct_load_14, i8 %ct_load_15" [aes_dec_hls.cpp:159]   --->   Operation 197 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.33ns)   --->   "%xor_ln153_9 = xor i8 %trunc_ln159_2, i8 %ct_load_15" [aes_dec_hls.cpp:153]   --->   Operation 198 'xor' 'xor_ln153_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.18ns)   --->   "%xor_ln153_10 = xor i16 %trunc_ln159_1, i16 %tmp_114" [aes_dec_hls.cpp:153]   --->   Operation 199 'xor' 'xor_ln153_10' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.35ns)   --->   "%xor_ln153_11 = xor i24 %trunc_ln159, i24 %tmp_113" [aes_dec_hls.cpp:153]   --->   Operation 200 'xor' 'xor_ln153_11' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_11, i32 16, i32 23" [aes_dec_hls.cpp:162]   --->   Operation 201 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln162_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_10, i32 8, i32 15" [aes_dec_hls.cpp:162]   --->   Operation 202 'partselect' 'trunc_ln162_16' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 203 [1/2] (0.67ns)   --->   "%ct_load = load i4 %ct_addr" [aes_dec_hls.cpp:156]   --->   Operation 203 'load' 'ct_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln156_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ct_load, i8 %ct_load_1, i8 %ct_load_2, i8 %ct_load_3" [aes_dec_hls.cpp:156]   --->   Operation 204 'bitconcatenate' 'or_ln156_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.35ns)   --->   "%s0 = xor i32 %rk_load, i32 %or_ln156_2" [aes_dec_hls.cpp:156]   --->   Operation 205 'xor' 's0' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%ct_addr_4 = getelementptr i8 %ct, i64 0, i64 4" [aes_dec_hls.cpp:157]   --->   Operation 206 'getelementptr' 'ct_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [2/2] (0.67ns)   --->   "%ct_load_4 = load i4 %ct_addr_4" [aes_dec_hls.cpp:157]   --->   Operation 207 'load' 'ct_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0, i32 24, i32 31" [aes_dec_hls.cpp:162]   --->   Operation 208 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln162_1 = zext i8 %trunc_ln4" [aes_dec_hls.cpp:162]   --->   Operation 209 'zext' 'zext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%Td0_addr_1 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_1" [aes_dec_hls.cpp:162]   --->   Operation 210 'getelementptr' 'Td0_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [2/2] (1.23ns)   --->   "%Td0_load_1 = load i8 %Td0_addr_1" [aes_dec_hls.cpp:162]   --->   Operation 211 'load' 'Td0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln162_2 = zext i8 %trunc_ln162_1" [aes_dec_hls.cpp:162]   --->   Operation 212 'zext' 'zext_ln162_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%Td0_addr_2 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_2" [aes_dec_hls.cpp:162]   --->   Operation 213 'getelementptr' 'Td0_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [2/2] (1.23ns)   --->   "%Td0_load_2 = load i8 %Td0_addr_2" [aes_dec_hls.cpp:162]   --->   Operation 214 'load' 'Td0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln162_3 = zext i8 %xor_ln153_5" [aes_dec_hls.cpp:162]   --->   Operation 215 'zext' 'zext_ln162_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%Td0_addr_3 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_3" [aes_dec_hls.cpp:162]   --->   Operation 216 'getelementptr' 'Td0_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [2/2] (1.23ns)   --->   "%Td0_load_3 = load i8 %Td0_addr_3" [aes_dec_hls.cpp:162]   --->   Operation 217 'load' 'Td0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 15 <SV = 14> <Delay = 1.23>
ST_15 : Operation 218 [1/2] (0.67ns)   --->   "%ct_load_4 = load i4 %ct_addr_4" [aes_dec_hls.cpp:157]   --->   Operation 218 'load' 'ct_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln157_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ct_load_4, i8 %ct_load_5, i8 %ct_load_6, i8 %ct_load_7" [aes_dec_hls.cpp:157]   --->   Operation 219 'bitconcatenate' 'or_ln157_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.35ns)   --->   "%s1 = xor i32 %rk_load_1, i32 %or_ln157_2" [aes_dec_hls.cpp:157]   --->   Operation 220 'xor' 's1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%ct_addr_8 = getelementptr i8 %ct, i64 0, i64 8" [aes_dec_hls.cpp:158]   --->   Operation 221 'getelementptr' 'ct_addr_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [2/2] (0.67ns)   --->   "%ct_load_8 = load i4 %ct_addr_8" [aes_dec_hls.cpp:158]   --->   Operation 222 'load' 'ct_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 223 [1/2] (1.23ns)   --->   "%Td0_load_1 = load i8 %Td0_addr_1" [aes_dec_hls.cpp:162]   --->   Operation 223 'load' 'Td0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_15 : Operation 224 [1/2] (1.23ns)   --->   "%Td0_load_2 = load i8 %Td0_addr_2" [aes_dec_hls.cpp:162]   --->   Operation 224 'load' 'Td0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_15 : Operation 225 [1/2] (1.23ns)   --->   "%Td0_load_3 = load i8 %Td0_addr_3" [aes_dec_hls.cpp:162]   --->   Operation 225 'load' 'Td0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%lshr_ln162_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1, i32 24, i32 31" [aes_dec_hls.cpp:162]   --->   Operation 226 'partselect' 'lshr_ln162_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln162_5 = zext i8 %trunc_ln162_s" [aes_dec_hls.cpp:162]   --->   Operation 227 'zext' 'zext_ln162_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%Td0_addr_5 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_5" [aes_dec_hls.cpp:162]   --->   Operation 228 'getelementptr' 'Td0_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [2/2] (1.23ns)   --->   "%Td0_load_5 = load i8 %Td0_addr_5" [aes_dec_hls.cpp:162]   --->   Operation 229 'load' 'Td0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln162_6 = zext i8 %trunc_ln162_16" [aes_dec_hls.cpp:162]   --->   Operation 230 'zext' 'zext_ln162_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%Td0_addr_6 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_6" [aes_dec_hls.cpp:162]   --->   Operation 231 'getelementptr' 'Td0_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [2/2] (1.23ns)   --->   "%Td0_load_6 = load i8 %Td0_addr_6" [aes_dec_hls.cpp:162]   --->   Operation 232 'load' 'Td0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln162_7 = zext i8 %xor_ln153_7" [aes_dec_hls.cpp:162]   --->   Operation 233 'zext' 'zext_ln162_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%Td0_addr_7 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_7" [aes_dec_hls.cpp:162]   --->   Operation 234 'getelementptr' 'Td0_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [2/2] (1.23ns)   --->   "%Td0_load_7 = load i8 %Td0_addr_7" [aes_dec_hls.cpp:162]   --->   Operation 235 'load' 'Td0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 1.46>
ST_16 : Operation 236 [1/2] (0.67ns)   --->   "%ct_load_8 = load i4 %ct_addr_8" [aes_dec_hls.cpp:158]   --->   Operation 236 'load' 'ct_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln158_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ct_load_8, i8 %ct_load_9, i8 %ct_load_10, i8 %ct_load_11" [aes_dec_hls.cpp:158]   --->   Operation 237 'bitconcatenate' 'or_ln158_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.35ns)   --->   "%s2 = xor i32 %rk_load_2, i32 %or_ln158_2" [aes_dec_hls.cpp:158]   --->   Operation 238 'xor' 's2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%ct_addr_12 = getelementptr i8 %ct, i64 0, i64 12" [aes_dec_hls.cpp:159]   --->   Operation 239 'getelementptr' 'ct_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [2/2] (0.67ns)   --->   "%ct_load_12 = load i4 %ct_addr_12" [aes_dec_hls.cpp:159]   --->   Operation 240 'load' 'ct_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 241 [2/2] (1.46ns)   --->   "%tmp = call i32 @rotr, i32 %Td0_load_1, i5 8" [aes_dec_hls.cpp:162]   --->   Operation 241 'call' 'tmp' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 242 [2/2] (1.46ns)   --->   "%tmp_1 = call i32 @rotr, i32 %Td0_load_2, i5 16" [aes_dec_hls.cpp:162]   --->   Operation 242 'call' 'tmp_1' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 243 [2/2] (1.46ns)   --->   "%tmp_2 = call i32 @rotr, i32 %Td0_load_3, i5 24" [aes_dec_hls.cpp:162]   --->   Operation 243 'call' 'tmp_2' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 244 [1/2] (1.23ns)   --->   "%Td0_load_5 = load i8 %Td0_addr_5" [aes_dec_hls.cpp:162]   --->   Operation 244 'load' 'Td0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_16 : Operation 245 [1/2] (1.23ns)   --->   "%Td0_load_6 = load i8 %Td0_addr_6" [aes_dec_hls.cpp:162]   --->   Operation 245 'load' 'Td0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_16 : Operation 246 [1/2] (1.23ns)   --->   "%Td0_load_7 = load i8 %Td0_addr_7" [aes_dec_hls.cpp:162]   --->   Operation 246 'load' 'Td0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%lshr_ln162_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2, i32 24, i32 31" [aes_dec_hls.cpp:162]   --->   Operation 247 'partselect' 'lshr_ln162_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln162_9 = zext i8 %trunc_ln162_32" [aes_dec_hls.cpp:162]   --->   Operation 248 'zext' 'zext_ln162_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%Td0_addr_9 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_9" [aes_dec_hls.cpp:162]   --->   Operation 249 'getelementptr' 'Td0_addr_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [2/2] (1.23ns)   --->   "%Td0_load_9 = load i8 %Td0_addr_9" [aes_dec_hls.cpp:162]   --->   Operation 250 'load' 'Td0_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln162_10 = zext i8 %trunc_ln162_33" [aes_dec_hls.cpp:162]   --->   Operation 251 'zext' 'zext_ln162_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%Td0_addr_10 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_10" [aes_dec_hls.cpp:162]   --->   Operation 252 'getelementptr' 'Td0_addr_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [2/2] (1.23ns)   --->   "%Td0_load_10 = load i8 %Td0_addr_10" [aes_dec_hls.cpp:162]   --->   Operation 253 'load' 'Td0_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln162_11 = zext i8 %xor_ln153_9" [aes_dec_hls.cpp:162]   --->   Operation 254 'zext' 'zext_ln162_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%Td0_addr_11 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_11" [aes_dec_hls.cpp:162]   --->   Operation 255 'getelementptr' 'Td0_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 256 [2/2] (1.23ns)   --->   "%Td0_load_11 = load i8 %Td0_addr_11" [aes_dec_hls.cpp:162]   --->   Operation 256 'load' 'Td0_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 1.46>
ST_17 : Operation 257 [1/2] (0.67ns)   --->   "%ct_load_12 = load i4 %ct_addr_12" [aes_dec_hls.cpp:159]   --->   Operation 257 'load' 'ct_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln159_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ct_load_12, i8 %ct_load_13, i8 %ct_load_14, i8 %ct_load_15" [aes_dec_hls.cpp:159]   --->   Operation 258 'bitconcatenate' 'or_ln159_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.35ns)   --->   "%s3 = xor i32 %rk_load_3, i32 %or_ln159_2" [aes_dec_hls.cpp:159]   --->   Operation 259 'xor' 's3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i8 %lshr_ln" [aes_dec_hls.cpp:162]   --->   Operation 260 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%Td0_addr = getelementptr i32 %Td0, i64 0, i64 %zext_ln162" [aes_dec_hls.cpp:162]   --->   Operation 261 'getelementptr' 'Td0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [2/2] (1.23ns)   --->   "%Td0_load = load i8 %Td0_addr" [aes_dec_hls.cpp:162]   --->   Operation 262 'load' 'Td0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_17 : Operation 263 [1/2] (1.38ns)   --->   "%tmp = call i32 @rotr, i32 %Td0_load_1, i5 8" [aes_dec_hls.cpp:162]   --->   Operation 263 'call' 'tmp' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 264 [1/2] (1.38ns)   --->   "%tmp_1 = call i32 @rotr, i32 %Td0_load_2, i5 16" [aes_dec_hls.cpp:162]   --->   Operation 264 'call' 'tmp_1' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 265 [1/2] (1.38ns)   --->   "%tmp_2 = call i32 @rotr, i32 %Td0_load_3, i5 24" [aes_dec_hls.cpp:162]   --->   Operation 265 'call' 'tmp_2' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%rk_addr_4 = getelementptr i32 %rk, i64 0, i64 4" [aes_dec_hls.cpp:162]   --->   Operation 266 'getelementptr' 'rk_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 267 [2/2] (1.23ns)   --->   "%rk_load_4 = load i6 %rk_addr_4" [aes_dec_hls.cpp:162]   --->   Operation 267 'load' 'rk_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_17 : Operation 268 [2/2] (1.46ns)   --->   "%tmp_3 = call i32 @rotr, i32 %Td0_load_5, i5 8" [aes_dec_hls.cpp:162]   --->   Operation 268 'call' 'tmp_3' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 269 [2/2] (1.46ns)   --->   "%tmp_4 = call i32 @rotr, i32 %Td0_load_6, i5 16" [aes_dec_hls.cpp:162]   --->   Operation 269 'call' 'tmp_4' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 270 [2/2] (1.46ns)   --->   "%tmp_5 = call i32 @rotr, i32 %Td0_load_7, i5 24" [aes_dec_hls.cpp:162]   --->   Operation 270 'call' 'tmp_5' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 271 [1/2] (1.23ns)   --->   "%Td0_load_9 = load i8 %Td0_addr_9" [aes_dec_hls.cpp:162]   --->   Operation 271 'load' 'Td0_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_17 : Operation 272 [1/2] (1.23ns)   --->   "%Td0_load_10 = load i8 %Td0_addr_10" [aes_dec_hls.cpp:162]   --->   Operation 272 'load' 'Td0_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_17 : Operation 273 [1/2] (1.23ns)   --->   "%Td0_load_11 = load i8 %Td0_addr_11" [aes_dec_hls.cpp:162]   --->   Operation 273 'load' 'Td0_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%lshr_ln162_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3, i32 24, i32 31" [aes_dec_hls.cpp:162]   --->   Operation 274 'partselect' 'lshr_ln162_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln162_13 = zext i8 %trunc_ln162_49" [aes_dec_hls.cpp:162]   --->   Operation 275 'zext' 'zext_ln162_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%Td0_addr_13 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_13" [aes_dec_hls.cpp:162]   --->   Operation 276 'getelementptr' 'Td0_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [2/2] (1.23ns)   --->   "%Td0_load_13 = load i8 %Td0_addr_13" [aes_dec_hls.cpp:162]   --->   Operation 277 'load' 'Td0_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln162_14 = zext i8 %trunc_ln162_50" [aes_dec_hls.cpp:162]   --->   Operation 278 'zext' 'zext_ln162_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%Td0_addr_14 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_14" [aes_dec_hls.cpp:162]   --->   Operation 279 'getelementptr' 'Td0_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [2/2] (1.23ns)   --->   "%Td0_load_14 = load i8 %Td0_addr_14" [aes_dec_hls.cpp:162]   --->   Operation 280 'load' 'Td0_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln162_15 = zext i8 %xor_ln153" [aes_dec_hls.cpp:162]   --->   Operation 281 'zext' 'zext_ln162_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%Td0_addr_15 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_15" [aes_dec_hls.cpp:162]   --->   Operation 282 'getelementptr' 'Td0_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 283 [2/2] (1.23ns)   --->   "%Td0_load_15 = load i8 %Td0_addr_15" [aes_dec_hls.cpp:162]   --->   Operation 283 'load' 'Td0_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 1.46>
ST_18 : Operation 284 [1/2] (1.23ns)   --->   "%Td0_load = load i8 %Td0_addr" [aes_dec_hls.cpp:162]   --->   Operation 284 'load' 'Td0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_18 : Operation 285 [1/2] (1.23ns)   --->   "%rk_load_4 = load i6 %rk_addr_4" [aes_dec_hls.cpp:162]   --->   Operation 285 'load' 'rk_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_18 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_13)   --->   "%trunc_ln162_3 = trunc i32 %rk_load_4" [aes_dec_hls.cpp:162]   --->   Operation 286 'trunc' 'trunc_ln162_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_13)   --->   "%trunc_ln162_4 = trunc i32 %Td0_load" [aes_dec_hls.cpp:162]   --->   Operation 287 'trunc' 'trunc_ln162_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_13)   --->   "%trunc_ln162_9 = trunc i32 %tmp" [aes_dec_hls.cpp:162]   --->   Operation 288 'trunc' 'trunc_ln162_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_13)   --->   "%trunc_ln162_10 = trunc i32 %tmp_2" [aes_dec_hls.cpp:162]   --->   Operation 289 'trunc' 'trunc_ln162_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_13)   --->   "%trunc_ln162_14 = trunc i32 %tmp_1" [aes_dec_hls.cpp:162]   --->   Operation 290 'trunc' 'trunc_ln162_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_13)   --->   "%xor_ln162_3 = xor i16 %trunc_ln162_10, i16 %trunc_ln162_9" [aes_dec_hls.cpp:162]   --->   Operation 291 'xor' 'xor_ln162_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_13)   --->   "%xor_ln162_8 = xor i16 %trunc_ln162_4, i16 %trunc_ln162_3" [aes_dec_hls.cpp:162]   --->   Operation 292 'xor' 'xor_ln162_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_13)   --->   "%xor_ln162_9 = xor i16 %xor_ln162_3, i16 %trunc_ln162_14" [aes_dec_hls.cpp:162]   --->   Operation 293 'xor' 'xor_ln162_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_13 = xor i16 %xor_ln162_9, i16 %xor_ln162_8" [aes_dec_hls.cpp:153]   --->   Operation 294 'xor' 'xor_ln153_13' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln162_4 = zext i8 %lshr_ln162_3" [aes_dec_hls.cpp:162]   --->   Operation 295 'zext' 'zext_ln162_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%Td0_addr_4 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_4" [aes_dec_hls.cpp:162]   --->   Operation 296 'getelementptr' 'Td0_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 297 [2/2] (1.23ns)   --->   "%Td0_load_4 = load i8 %Td0_addr_4" [aes_dec_hls.cpp:162]   --->   Operation 297 'load' 'Td0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_18 : Operation 298 [1/2] (1.38ns)   --->   "%tmp_3 = call i32 @rotr, i32 %Td0_load_5, i5 8" [aes_dec_hls.cpp:162]   --->   Operation 298 'call' 'tmp_3' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 299 [1/2] (1.38ns)   --->   "%tmp_4 = call i32 @rotr, i32 %Td0_load_6, i5 16" [aes_dec_hls.cpp:162]   --->   Operation 299 'call' 'tmp_4' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 300 [1/2] (1.38ns)   --->   "%tmp_5 = call i32 @rotr, i32 %Td0_load_7, i5 24" [aes_dec_hls.cpp:162]   --->   Operation 300 'call' 'tmp_5' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%rk_addr_5 = getelementptr i32 %rk, i64 0, i64 5" [aes_dec_hls.cpp:162]   --->   Operation 301 'getelementptr' 'rk_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [2/2] (1.23ns)   --->   "%rk_load_5 = load i6 %rk_addr_5" [aes_dec_hls.cpp:162]   --->   Operation 302 'load' 'rk_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_18 : Operation 303 [2/2] (1.46ns)   --->   "%tmp_6 = call i32 @rotr, i32 %Td0_load_9, i5 8" [aes_dec_hls.cpp:162]   --->   Operation 303 'call' 'tmp_6' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 304 [2/2] (1.46ns)   --->   "%tmp_7 = call i32 @rotr, i32 %Td0_load_10, i5 16" [aes_dec_hls.cpp:162]   --->   Operation 304 'call' 'tmp_7' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 305 [2/2] (1.46ns)   --->   "%tmp_8 = call i32 @rotr, i32 %Td0_load_11, i5 24" [aes_dec_hls.cpp:162]   --->   Operation 305 'call' 'tmp_8' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 306 [1/2] (1.23ns)   --->   "%Td0_load_13 = load i8 %Td0_addr_13" [aes_dec_hls.cpp:162]   --->   Operation 306 'load' 'Td0_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_18 : Operation 307 [1/2] (1.23ns)   --->   "%Td0_load_14 = load i8 %Td0_addr_14" [aes_dec_hls.cpp:162]   --->   Operation 307 'load' 'Td0_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_18 : Operation 308 [1/2] (1.23ns)   --->   "%Td0_load_15 = load i8 %Td0_addr_15" [aes_dec_hls.cpp:162]   --->   Operation 308 'load' 'Td0_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln163_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_13, i32 8, i32 15" [aes_dec_hls.cpp:163]   --->   Operation 309 'partselect' 'trunc_ln163_33' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.46>
ST_19 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_12)   --->   "%trunc_ln162 = trunc i32 %rk_load_4" [aes_dec_hls.cpp:162]   --->   Operation 310 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_12)   --->   "%trunc_ln162_2 = trunc i32 %Td0_load" [aes_dec_hls.cpp:162]   --->   Operation 311 'trunc' 'trunc_ln162_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_14)   --->   "%trunc_ln162_5 = trunc i32 %rk_load_4" [aes_dec_hls.cpp:162]   --->   Operation 312 'trunc' 'trunc_ln162_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_14)   --->   "%trunc_ln162_6 = trunc i32 %Td0_load" [aes_dec_hls.cpp:162]   --->   Operation 313 'trunc' 'trunc_ln162_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node t0)   --->   "%xor_ln162 = xor i32 %Td0_load, i32 %rk_load_4" [aes_dec_hls.cpp:162]   --->   Operation 314 'xor' 'xor_ln162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_14)   --->   "%trunc_ln162_7 = trunc i32 %tmp" [aes_dec_hls.cpp:162]   --->   Operation 315 'trunc' 'trunc_ln162_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_14)   --->   "%trunc_ln162_8 = trunc i32 %tmp_2" [aes_dec_hls.cpp:162]   --->   Operation 316 'trunc' 'trunc_ln162_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_12)   --->   "%trunc_ln162_11 = trunc i32 %tmp" [aes_dec_hls.cpp:162]   --->   Operation 317 'trunc' 'trunc_ln162_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_12)   --->   "%trunc_ln162_12 = trunc i32 %tmp_2" [aes_dec_hls.cpp:162]   --->   Operation 318 'trunc' 'trunc_ln162_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node t0)   --->   "%xor_ln162_1 = xor i32 %tmp_2, i32 %tmp" [aes_dec_hls.cpp:162]   --->   Operation 319 'xor' 'xor_ln162_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_12)   --->   "%trunc_ln162_13 = trunc i32 %tmp_1" [aes_dec_hls.cpp:162]   --->   Operation 320 'trunc' 'trunc_ln162_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_12)   --->   "%xor_ln162_2 = xor i8 %trunc_ln162_12, i8 %trunc_ln162_11" [aes_dec_hls.cpp:162]   --->   Operation 321 'xor' 'xor_ln162_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_14)   --->   "%trunc_ln162_15 = trunc i32 %tmp_1" [aes_dec_hls.cpp:162]   --->   Operation 322 'trunc' 'trunc_ln162_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_14)   --->   "%xor_ln162_4 = xor i24 %trunc_ln162_8, i24 %trunc_ln162_7" [aes_dec_hls.cpp:162]   --->   Operation 323 'xor' 'xor_ln162_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node t0)   --->   "%xor_ln162_5 = xor i32 %xor_ln162_1, i32 %tmp_1" [aes_dec_hls.cpp:162]   --->   Operation 324 'xor' 'xor_ln162_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_14)   --->   "%xor_ln162_6 = xor i24 %trunc_ln162_6, i24 %trunc_ln162_5" [aes_dec_hls.cpp:162]   --->   Operation 325 'xor' 'xor_ln162_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_14)   --->   "%xor_ln162_7 = xor i24 %xor_ln162_4, i24 %trunc_ln162_15" [aes_dec_hls.cpp:162]   --->   Operation 326 'xor' 'xor_ln162_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_12)   --->   "%xor_ln162_10 = xor i8 %trunc_ln162_2, i8 %trunc_ln162" [aes_dec_hls.cpp:162]   --->   Operation 327 'xor' 'xor_ln162_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_12)   --->   "%xor_ln162_11 = xor i8 %xor_ln162_2, i8 %trunc_ln162_13" [aes_dec_hls.cpp:162]   --->   Operation 328 'xor' 'xor_ln162_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (0.35ns) (out node of the LUT)   --->   "%t0 = xor i32 %xor_ln162_5, i32 %xor_ln162" [aes_dec_hls.cpp:162]   --->   Operation 329 'xor' 't0' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 330 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_12 = xor i8 %xor_ln162_11, i8 %xor_ln162_10" [aes_dec_hls.cpp:153]   --->   Operation 330 'xor' 'xor_ln153_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_14 = xor i24 %xor_ln162_7, i24 %xor_ln162_6" [aes_dec_hls.cpp:153]   --->   Operation 331 'xor' 'xor_ln153_14' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [1/2] (1.23ns)   --->   "%Td0_load_4 = load i8 %Td0_addr_4" [aes_dec_hls.cpp:162]   --->   Operation 332 'load' 'Td0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_19 : Operation 333 [1/2] (1.23ns)   --->   "%rk_load_5 = load i6 %rk_addr_5" [aes_dec_hls.cpp:162]   --->   Operation 333 'load' 'rk_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_19 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_15)   --->   "%trunc_ln162_17 = trunc i32 %rk_load_5" [aes_dec_hls.cpp:162]   --->   Operation 334 'trunc' 'trunc_ln162_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_15)   --->   "%trunc_ln162_18 = trunc i32 %Td0_load_4" [aes_dec_hls.cpp:162]   --->   Operation 335 'trunc' 'trunc_ln162_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_15)   --->   "%trunc_ln162_27 = trunc i32 %tmp_3" [aes_dec_hls.cpp:162]   --->   Operation 336 'trunc' 'trunc_ln162_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_15)   --->   "%trunc_ln162_28 = trunc i32 %tmp_5" [aes_dec_hls.cpp:162]   --->   Operation 337 'trunc' 'trunc_ln162_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_15)   --->   "%trunc_ln162_29 = trunc i32 %tmp_4" [aes_dec_hls.cpp:162]   --->   Operation 338 'trunc' 'trunc_ln162_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_15)   --->   "%xor_ln162_15 = xor i16 %trunc_ln162_28, i16 %trunc_ln162_27" [aes_dec_hls.cpp:162]   --->   Operation 339 'xor' 'xor_ln162_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_15)   --->   "%xor_ln162_23 = xor i16 %trunc_ln162_18, i16 %trunc_ln162_17" [aes_dec_hls.cpp:162]   --->   Operation 340 'xor' 'xor_ln162_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_15)   --->   "%xor_ln162_24 = xor i16 %xor_ln162_15, i16 %trunc_ln162_29" [aes_dec_hls.cpp:162]   --->   Operation 341 'xor' 'xor_ln162_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 342 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_15 = xor i16 %xor_ln162_24, i16 %xor_ln162_23" [aes_dec_hls.cpp:153]   --->   Operation 342 'xor' 'xor_ln153_15' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln162_8 = zext i8 %lshr_ln162_6" [aes_dec_hls.cpp:162]   --->   Operation 343 'zext' 'zext_ln162_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%Td0_addr_8 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_8" [aes_dec_hls.cpp:162]   --->   Operation 344 'getelementptr' 'Td0_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 345 [2/2] (1.23ns)   --->   "%Td0_load_8 = load i8 %Td0_addr_8" [aes_dec_hls.cpp:162]   --->   Operation 345 'load' 'Td0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_19 : Operation 346 [1/2] (1.38ns)   --->   "%tmp_6 = call i32 @rotr, i32 %Td0_load_9, i5 8" [aes_dec_hls.cpp:162]   --->   Operation 346 'call' 'tmp_6' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 347 [1/2] (1.38ns)   --->   "%tmp_7 = call i32 @rotr, i32 %Td0_load_10, i5 16" [aes_dec_hls.cpp:162]   --->   Operation 347 'call' 'tmp_7' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 348 [1/2] (1.38ns)   --->   "%tmp_8 = call i32 @rotr, i32 %Td0_load_11, i5 24" [aes_dec_hls.cpp:162]   --->   Operation 348 'call' 'tmp_8' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%rk_addr_6 = getelementptr i32 %rk, i64 0, i64 6" [aes_dec_hls.cpp:162]   --->   Operation 349 'getelementptr' 'rk_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 350 [2/2] (1.23ns)   --->   "%rk_load_6 = load i6 %rk_addr_6" [aes_dec_hls.cpp:162]   --->   Operation 350 'load' 'rk_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_19 : Operation 351 [2/2] (1.46ns)   --->   "%tmp_9 = call i32 @rotr, i32 %Td0_load_13, i5 8" [aes_dec_hls.cpp:162]   --->   Operation 351 'call' 'tmp_9' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 352 [2/2] (1.46ns)   --->   "%tmp_s = call i32 @rotr, i32 %Td0_load_14, i5 16" [aes_dec_hls.cpp:162]   --->   Operation 352 'call' 'tmp_s' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 353 [2/2] (1.46ns)   --->   "%tmp_10 = call i32 @rotr, i32 %Td0_load_15, i5 24" [aes_dec_hls.cpp:162]   --->   Operation 353 'call' 'tmp_10' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0, i32 24, i32 31" [aes_dec_hls.cpp:163]   --->   Operation 354 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln163_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_14, i32 16, i32 23" [aes_dec_hls.cpp:163]   --->   Operation 355 'partselect' 'trunc_ln163_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln163_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_15, i32 8, i32 15" [aes_dec_hls.cpp:163]   --->   Operation 356 'partselect' 'trunc_ln163_50' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.42>
ST_20 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_16)   --->   "%trunc_ln162_19 = trunc i32 %rk_load_5" [aes_dec_hls.cpp:162]   --->   Operation 357 'trunc' 'trunc_ln162_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_16)   --->   "%trunc_ln162_20 = trunc i32 %Td0_load_4" [aes_dec_hls.cpp:162]   --->   Operation 358 'trunc' 'trunc_ln162_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_17)   --->   "%trunc_ln162_21 = trunc i32 %rk_load_5" [aes_dec_hls.cpp:162]   --->   Operation 359 'trunc' 'trunc_ln162_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_17)   --->   "%trunc_ln162_22 = trunc i32 %Td0_load_4" [aes_dec_hls.cpp:162]   --->   Operation 360 'trunc' 'trunc_ln162_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node t1)   --->   "%xor_ln162_13 = xor i32 %Td0_load_4, i32 %rk_load_5" [aes_dec_hls.cpp:162]   --->   Operation 361 'xor' 'xor_ln162_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_17)   --->   "%trunc_ln162_23 = trunc i32 %tmp_3" [aes_dec_hls.cpp:162]   --->   Operation 362 'trunc' 'trunc_ln162_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_17)   --->   "%trunc_ln162_24 = trunc i32 %tmp_5" [aes_dec_hls.cpp:162]   --->   Operation 363 'trunc' 'trunc_ln162_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_16)   --->   "%trunc_ln162_25 = trunc i32 %tmp_3" [aes_dec_hls.cpp:162]   --->   Operation 364 'trunc' 'trunc_ln162_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_16)   --->   "%trunc_ln162_26 = trunc i32 %tmp_5" [aes_dec_hls.cpp:162]   --->   Operation 365 'trunc' 'trunc_ln162_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node t1)   --->   "%xor_ln162_14 = xor i32 %tmp_5, i32 %tmp_3" [aes_dec_hls.cpp:162]   --->   Operation 366 'xor' 'xor_ln162_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_16)   --->   "%trunc_ln162_30 = trunc i32 %tmp_4" [aes_dec_hls.cpp:162]   --->   Operation 367 'trunc' 'trunc_ln162_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_16)   --->   "%xor_ln162_16 = xor i24 %trunc_ln162_26, i24 %trunc_ln162_25" [aes_dec_hls.cpp:162]   --->   Operation 368 'xor' 'xor_ln162_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_17)   --->   "%trunc_ln162_31 = trunc i32 %tmp_4" [aes_dec_hls.cpp:162]   --->   Operation 369 'trunc' 'trunc_ln162_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_17)   --->   "%xor_ln162_17 = xor i8 %trunc_ln162_24, i8 %trunc_ln162_23" [aes_dec_hls.cpp:162]   --->   Operation 370 'xor' 'xor_ln162_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node t1)   --->   "%xor_ln162_18 = xor i32 %xor_ln162_14, i32 %tmp_4" [aes_dec_hls.cpp:162]   --->   Operation 371 'xor' 'xor_ln162_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_17)   --->   "%xor_ln162_19 = xor i8 %trunc_ln162_22, i8 %trunc_ln162_21" [aes_dec_hls.cpp:162]   --->   Operation 372 'xor' 'xor_ln162_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_17)   --->   "%xor_ln162_20 = xor i8 %xor_ln162_17, i8 %trunc_ln162_31" [aes_dec_hls.cpp:162]   --->   Operation 373 'xor' 'xor_ln162_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_16)   --->   "%xor_ln162_21 = xor i24 %trunc_ln162_20, i24 %trunc_ln162_19" [aes_dec_hls.cpp:162]   --->   Operation 374 'xor' 'xor_ln162_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_16)   --->   "%xor_ln162_22 = xor i24 %xor_ln162_16, i24 %trunc_ln162_30" [aes_dec_hls.cpp:162]   --->   Operation 375 'xor' 'xor_ln162_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 376 [1/1] (0.35ns) (out node of the LUT)   --->   "%t1 = xor i32 %xor_ln162_18, i32 %xor_ln162_13" [aes_dec_hls.cpp:162]   --->   Operation 376 'xor' 't1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_16 = xor i24 %xor_ln162_22, i24 %xor_ln162_21" [aes_dec_hls.cpp:153]   --->   Operation 377 'xor' 'xor_ln153_16' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 378 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_17 = xor i8 %xor_ln162_20, i8 %xor_ln162_19" [aes_dec_hls.cpp:153]   --->   Operation 378 'xor' 'xor_ln153_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 379 [1/2] (1.23ns)   --->   "%Td0_load_8 = load i8 %Td0_addr_8" [aes_dec_hls.cpp:162]   --->   Operation 379 'load' 'Td0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_20 : Operation 380 [1/2] (1.23ns)   --->   "%rk_load_6 = load i6 %rk_addr_6" [aes_dec_hls.cpp:162]   --->   Operation 380 'load' 'rk_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_20 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_20)   --->   "%trunc_ln162_38 = trunc i32 %rk_load_6" [aes_dec_hls.cpp:162]   --->   Operation 381 'trunc' 'trunc_ln162_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_20)   --->   "%trunc_ln162_39 = trunc i32 %Td0_load_8" [aes_dec_hls.cpp:162]   --->   Operation 382 'trunc' 'trunc_ln162_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_20)   --->   "%trunc_ln162_40 = trunc i32 %tmp_6" [aes_dec_hls.cpp:162]   --->   Operation 383 'trunc' 'trunc_ln162_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_20)   --->   "%trunc_ln162_41 = trunc i32 %tmp_8" [aes_dec_hls.cpp:162]   --->   Operation 384 'trunc' 'trunc_ln162_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_20)   --->   "%trunc_ln162_48 = trunc i32 %tmp_7" [aes_dec_hls.cpp:162]   --->   Operation 385 'trunc' 'trunc_ln162_48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_20)   --->   "%xor_ln162_30 = xor i16 %trunc_ln162_41, i16 %trunc_ln162_40" [aes_dec_hls.cpp:162]   --->   Operation 386 'xor' 'xor_ln162_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_20)   --->   "%xor_ln162_32 = xor i16 %trunc_ln162_39, i16 %trunc_ln162_38" [aes_dec_hls.cpp:162]   --->   Operation 387 'xor' 'xor_ln162_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_20)   --->   "%xor_ln162_33 = xor i16 %xor_ln162_30, i16 %trunc_ln162_48" [aes_dec_hls.cpp:162]   --->   Operation 388 'xor' 'xor_ln162_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 389 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_20 = xor i16 %xor_ln162_33, i16 %xor_ln162_32" [aes_dec_hls.cpp:153]   --->   Operation 389 'xor' 'xor_ln153_20' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln162_12 = zext i8 %lshr_ln162_9" [aes_dec_hls.cpp:162]   --->   Operation 390 'zext' 'zext_ln162_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%Td0_addr_12 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_12" [aes_dec_hls.cpp:162]   --->   Operation 391 'getelementptr' 'Td0_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 392 [2/2] (1.23ns)   --->   "%Td0_load_12 = load i8 %Td0_addr_12" [aes_dec_hls.cpp:162]   --->   Operation 392 'load' 'Td0_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_20 : Operation 393 [1/2] (1.38ns)   --->   "%tmp_9 = call i32 @rotr, i32 %Td0_load_13, i5 8" [aes_dec_hls.cpp:162]   --->   Operation 393 'call' 'tmp_9' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 394 [1/2] (1.38ns)   --->   "%tmp_s = call i32 @rotr, i32 %Td0_load_14, i5 16" [aes_dec_hls.cpp:162]   --->   Operation 394 'call' 'tmp_s' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 395 [1/2] (1.38ns)   --->   "%tmp_10 = call i32 @rotr, i32 %Td0_load_15, i5 24" [aes_dec_hls.cpp:162]   --->   Operation 395 'call' 'tmp_10' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 396 [1/1] (0.00ns)   --->   "%rk_addr_7 = getelementptr i32 %rk, i64 0, i64 7" [aes_dec_hls.cpp:162]   --->   Operation 396 'getelementptr' 'rk_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 397 [2/2] (1.23ns)   --->   "%rk_load_7 = load i6 %rk_addr_7" [aes_dec_hls.cpp:162]   --->   Operation 397 'load' 'rk_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln163_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_20, i32 8, i32 15" [aes_dec_hls.cpp:163]   --->   Operation 398 'partselect' 'trunc_ln163_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%lshr_ln163_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1, i32 24, i32 31" [aes_dec_hls.cpp:163]   --->   Operation 399 'partselect' 'lshr_ln163_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln163_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_16, i32 16, i32 23" [aes_dec_hls.cpp:163]   --->   Operation 400 'partselect' 'trunc_ln163_32' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.42>
ST_21 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_18)   --->   "%trunc_ln162_34 = trunc i32 %rk_load_6" [aes_dec_hls.cpp:162]   --->   Operation 401 'trunc' 'trunc_ln162_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_18)   --->   "%trunc_ln162_35 = trunc i32 %Td0_load_8" [aes_dec_hls.cpp:162]   --->   Operation 402 'trunc' 'trunc_ln162_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_19)   --->   "%trunc_ln162_36 = trunc i32 %rk_load_6" [aes_dec_hls.cpp:162]   --->   Operation 403 'trunc' 'trunc_ln162_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_19)   --->   "%trunc_ln162_37 = trunc i32 %Td0_load_8" [aes_dec_hls.cpp:162]   --->   Operation 404 'trunc' 'trunc_ln162_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node t2)   --->   "%xor_ln162_26 = xor i32 %Td0_load_8, i32 %rk_load_6" [aes_dec_hls.cpp:162]   --->   Operation 405 'xor' 'xor_ln162_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_19)   --->   "%trunc_ln162_42 = trunc i32 %tmp_6" [aes_dec_hls.cpp:162]   --->   Operation 406 'trunc' 'trunc_ln162_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_19)   --->   "%trunc_ln162_43 = trunc i32 %tmp_8" [aes_dec_hls.cpp:162]   --->   Operation 407 'trunc' 'trunc_ln162_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_18)   --->   "%trunc_ln162_44 = trunc i32 %tmp_6" [aes_dec_hls.cpp:162]   --->   Operation 408 'trunc' 'trunc_ln162_44' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_18)   --->   "%trunc_ln162_45 = trunc i32 %tmp_8" [aes_dec_hls.cpp:162]   --->   Operation 409 'trunc' 'trunc_ln162_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node t2)   --->   "%xor_ln162_27 = xor i32 %tmp_8, i32 %tmp_6" [aes_dec_hls.cpp:162]   --->   Operation 410 'xor' 'xor_ln162_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_18)   --->   "%trunc_ln162_46 = trunc i32 %tmp_7" [aes_dec_hls.cpp:162]   --->   Operation 411 'trunc' 'trunc_ln162_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_18)   --->   "%xor_ln162_28 = xor i24 %trunc_ln162_45, i24 %trunc_ln162_44" [aes_dec_hls.cpp:162]   --->   Operation 412 'xor' 'xor_ln162_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_19)   --->   "%trunc_ln162_47 = trunc i32 %tmp_7" [aes_dec_hls.cpp:162]   --->   Operation 413 'trunc' 'trunc_ln162_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_19)   --->   "%xor_ln162_29 = xor i8 %trunc_ln162_43, i8 %trunc_ln162_42" [aes_dec_hls.cpp:162]   --->   Operation 414 'xor' 'xor_ln162_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node t2)   --->   "%xor_ln162_31 = xor i32 %xor_ln162_27, i32 %tmp_7" [aes_dec_hls.cpp:162]   --->   Operation 415 'xor' 'xor_ln162_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_19)   --->   "%xor_ln162_34 = xor i8 %trunc_ln162_37, i8 %trunc_ln162_36" [aes_dec_hls.cpp:162]   --->   Operation 416 'xor' 'xor_ln162_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_19)   --->   "%xor_ln162_35 = xor i8 %xor_ln162_29, i8 %trunc_ln162_47" [aes_dec_hls.cpp:162]   --->   Operation 417 'xor' 'xor_ln162_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_18)   --->   "%xor_ln162_36 = xor i24 %trunc_ln162_35, i24 %trunc_ln162_34" [aes_dec_hls.cpp:162]   --->   Operation 418 'xor' 'xor_ln162_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_18)   --->   "%xor_ln162_37 = xor i24 %xor_ln162_28, i24 %trunc_ln162_46" [aes_dec_hls.cpp:162]   --->   Operation 419 'xor' 'xor_ln162_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 420 [1/1] (0.35ns) (out node of the LUT)   --->   "%t2 = xor i32 %xor_ln162_31, i32 %xor_ln162_26" [aes_dec_hls.cpp:162]   --->   Operation 420 'xor' 't2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 421 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_18 = xor i24 %xor_ln162_37, i24 %xor_ln162_36" [aes_dec_hls.cpp:153]   --->   Operation 421 'xor' 'xor_ln153_18' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 422 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_19 = xor i8 %xor_ln162_35, i8 %xor_ln162_34" [aes_dec_hls.cpp:153]   --->   Operation 422 'xor' 'xor_ln153_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 423 [1/2] (1.23ns)   --->   "%Td0_load_12 = load i8 %Td0_addr_12" [aes_dec_hls.cpp:162]   --->   Operation 423 'load' 'Td0_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_21 : Operation 424 [1/2] (1.23ns)   --->   "%rk_load_7 = load i6 %rk_addr_7" [aes_dec_hls.cpp:162]   --->   Operation 424 'load' 'rk_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_21 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_22)   --->   "%trunc_ln162_53 = trunc i32 %rk_load_7" [aes_dec_hls.cpp:162]   --->   Operation 425 'trunc' 'trunc_ln162_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_22)   --->   "%trunc_ln162_54 = trunc i32 %Td0_load_12" [aes_dec_hls.cpp:162]   --->   Operation 426 'trunc' 'trunc_ln162_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_22)   --->   "%trunc_ln162_59 = trunc i32 %tmp_9" [aes_dec_hls.cpp:162]   --->   Operation 427 'trunc' 'trunc_ln162_59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_22)   --->   "%trunc_ln162_60 = trunc i32 %tmp_10" [aes_dec_hls.cpp:162]   --->   Operation 428 'trunc' 'trunc_ln162_60' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_22)   --->   "%trunc_ln162_64 = trunc i32 %tmp_s" [aes_dec_hls.cpp:162]   --->   Operation 429 'trunc' 'trunc_ln162_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_22)   --->   "%xor_ln162_42 = xor i16 %trunc_ln162_60, i16 %trunc_ln162_59" [aes_dec_hls.cpp:162]   --->   Operation 430 'xor' 'xor_ln162_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_22)   --->   "%xor_ln162_47 = xor i16 %trunc_ln162_54, i16 %trunc_ln162_53" [aes_dec_hls.cpp:162]   --->   Operation 431 'xor' 'xor_ln162_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_22)   --->   "%xor_ln162_48 = xor i16 %xor_ln162_42, i16 %trunc_ln162_64" [aes_dec_hls.cpp:162]   --->   Operation 432 'xor' 'xor_ln162_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 433 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_22 = xor i16 %xor_ln162_48, i16 %xor_ln162_47" [aes_dec_hls.cpp:153]   --->   Operation 433 'xor' 'xor_ln153_22' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln163_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_22, i32 8, i32 15" [aes_dec_hls.cpp:163]   --->   Operation 434 'partselect' 'trunc_ln163_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 435 [1/1] (0.00ns)   --->   "%lshr_ln163_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2, i32 24, i32 31" [aes_dec_hls.cpp:163]   --->   Operation 435 'partselect' 'lshr_ln163_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln163_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_18, i32 16, i32 23" [aes_dec_hls.cpp:163]   --->   Operation 436 'partselect' 'trunc_ln163_49' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.35>
ST_22 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_21)   --->   "%trunc_ln162_51 = trunc i32 %rk_load_7" [aes_dec_hls.cpp:162]   --->   Operation 437 'trunc' 'trunc_ln162_51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_21)   --->   "%trunc_ln162_52 = trunc i32 %Td0_load_12" [aes_dec_hls.cpp:162]   --->   Operation 438 'trunc' 'trunc_ln162_52' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_23)   --->   "%trunc_ln162_55 = trunc i32 %rk_load_7" [aes_dec_hls.cpp:162]   --->   Operation 439 'trunc' 'trunc_ln162_55' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_23)   --->   "%trunc_ln162_56 = trunc i32 %Td0_load_12" [aes_dec_hls.cpp:162]   --->   Operation 440 'trunc' 'trunc_ln162_56' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node t3)   --->   "%xor_ln162_39 = xor i32 %Td0_load_12, i32 %rk_load_7" [aes_dec_hls.cpp:162]   --->   Operation 441 'xor' 'xor_ln162_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_23)   --->   "%trunc_ln162_57 = trunc i32 %tmp_9" [aes_dec_hls.cpp:162]   --->   Operation 442 'trunc' 'trunc_ln162_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_23)   --->   "%trunc_ln162_58 = trunc i32 %tmp_10" [aes_dec_hls.cpp:162]   --->   Operation 443 'trunc' 'trunc_ln162_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_21)   --->   "%trunc_ln162_61 = trunc i32 %tmp_9" [aes_dec_hls.cpp:162]   --->   Operation 444 'trunc' 'trunc_ln162_61' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_21)   --->   "%trunc_ln162_62 = trunc i32 %tmp_10" [aes_dec_hls.cpp:162]   --->   Operation 445 'trunc' 'trunc_ln162_62' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node t3)   --->   "%xor_ln162_40 = xor i32 %tmp_10, i32 %tmp_9" [aes_dec_hls.cpp:162]   --->   Operation 446 'xor' 'xor_ln162_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_21)   --->   "%trunc_ln162_63 = trunc i32 %tmp_s" [aes_dec_hls.cpp:162]   --->   Operation 447 'trunc' 'trunc_ln162_63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_21)   --->   "%xor_ln162_41 = xor i8 %trunc_ln162_62, i8 %trunc_ln162_61" [aes_dec_hls.cpp:162]   --->   Operation 448 'xor' 'xor_ln162_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_23)   --->   "%trunc_ln162_65 = trunc i32 %tmp_s" [aes_dec_hls.cpp:162]   --->   Operation 449 'trunc' 'trunc_ln162_65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_23)   --->   "%xor_ln162_43 = xor i24 %trunc_ln162_58, i24 %trunc_ln162_57" [aes_dec_hls.cpp:162]   --->   Operation 450 'xor' 'xor_ln162_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node t3)   --->   "%xor_ln162_44 = xor i32 %xor_ln162_40, i32 %tmp_s" [aes_dec_hls.cpp:162]   --->   Operation 451 'xor' 'xor_ln162_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_23)   --->   "%xor_ln162_45 = xor i24 %trunc_ln162_56, i24 %trunc_ln162_55" [aes_dec_hls.cpp:162]   --->   Operation 452 'xor' 'xor_ln162_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_23)   --->   "%xor_ln162_46 = xor i24 %xor_ln162_43, i24 %trunc_ln162_65" [aes_dec_hls.cpp:162]   --->   Operation 453 'xor' 'xor_ln162_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_21)   --->   "%xor_ln162_49 = xor i8 %trunc_ln162_52, i8 %trunc_ln162_51" [aes_dec_hls.cpp:162]   --->   Operation 454 'xor' 'xor_ln162_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_21)   --->   "%xor_ln162_50 = xor i8 %xor_ln162_41, i8 %trunc_ln162_63" [aes_dec_hls.cpp:162]   --->   Operation 455 'xor' 'xor_ln162_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 456 [1/1] (0.35ns) (out node of the LUT)   --->   "%t3 = xor i32 %xor_ln162_44, i32 %xor_ln162_39" [aes_dec_hls.cpp:162]   --->   Operation 456 'xor' 't3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 457 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_21 = xor i8 %xor_ln162_50, i8 %xor_ln162_49" [aes_dec_hls.cpp:153]   --->   Operation 457 'xor' 'xor_ln153_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 458 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_23 = xor i24 %xor_ln162_46, i24 %xor_ln162_45" [aes_dec_hls.cpp:153]   --->   Operation 458 'xor' 'xor_ln153_23' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_23, i32 16, i32 23" [aes_dec_hls.cpp:163]   --->   Operation 459 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 460 [1/1] (0.00ns)   --->   "%lshr_ln163_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3, i32 24, i32 31" [aes_dec_hls.cpp:163]   --->   Operation 460 'partselect' 'lshr_ln163_9' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i8 %trunc_ln5" [aes_dec_hls.cpp:163]   --->   Operation 461 'zext' 'zext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 462 [1/1] (0.00ns)   --->   "%Td0_addr_17 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_1" [aes_dec_hls.cpp:163]   --->   Operation 462 'getelementptr' 'Td0_addr_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 463 [2/2] (1.23ns)   --->   "%Td0_load_17 = load i8 %Td0_addr_17" [aes_dec_hls.cpp:163]   --->   Operation 463 'load' 'Td0_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_23 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i8 %trunc_ln163_1" [aes_dec_hls.cpp:163]   --->   Operation 464 'zext' 'zext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 465 [1/1] (0.00ns)   --->   "%Td0_addr_18 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_2" [aes_dec_hls.cpp:163]   --->   Operation 465 'getelementptr' 'Td0_addr_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 466 [2/2] (1.23ns)   --->   "%Td0_load_18 = load i8 %Td0_addr_18" [aes_dec_hls.cpp:163]   --->   Operation 466 'load' 'Td0_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_23 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln163_3 = zext i8 %xor_ln153_17" [aes_dec_hls.cpp:163]   --->   Operation 467 'zext' 'zext_ln163_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 468 [1/1] (0.00ns)   --->   "%Td0_addr_19 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_3" [aes_dec_hls.cpp:163]   --->   Operation 468 'getelementptr' 'Td0_addr_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 469 [2/2] (1.23ns)   --->   "%Td0_load_19 = load i8 %Td0_addr_19" [aes_dec_hls.cpp:163]   --->   Operation 469 'load' 'Td0_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 24 <SV = 23> <Delay = 1.23>
ST_24 : Operation 470 [1/2] (1.23ns)   --->   "%Td0_load_17 = load i8 %Td0_addr_17" [aes_dec_hls.cpp:163]   --->   Operation 470 'load' 'Td0_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_24 : Operation 471 [1/2] (1.23ns)   --->   "%Td0_load_18 = load i8 %Td0_addr_18" [aes_dec_hls.cpp:163]   --->   Operation 471 'load' 'Td0_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_24 : Operation 472 [1/2] (1.23ns)   --->   "%Td0_load_19 = load i8 %Td0_addr_19" [aes_dec_hls.cpp:163]   --->   Operation 472 'load' 'Td0_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_24 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln163_5 = zext i8 %trunc_ln163_s" [aes_dec_hls.cpp:163]   --->   Operation 473 'zext' 'zext_ln163_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%Td0_addr_21 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_5" [aes_dec_hls.cpp:163]   --->   Operation 474 'getelementptr' 'Td0_addr_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 475 [2/2] (1.23ns)   --->   "%Td0_load_21 = load i8 %Td0_addr_21" [aes_dec_hls.cpp:163]   --->   Operation 475 'load' 'Td0_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_24 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln163_6 = zext i8 %trunc_ln163_16" [aes_dec_hls.cpp:163]   --->   Operation 476 'zext' 'zext_ln163_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 477 [1/1] (0.00ns)   --->   "%Td0_addr_22 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_6" [aes_dec_hls.cpp:163]   --->   Operation 477 'getelementptr' 'Td0_addr_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 478 [2/2] (1.23ns)   --->   "%Td0_load_22 = load i8 %Td0_addr_22" [aes_dec_hls.cpp:163]   --->   Operation 478 'load' 'Td0_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln163_7 = zext i8 %xor_ln153_19" [aes_dec_hls.cpp:163]   --->   Operation 479 'zext' 'zext_ln163_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 480 [1/1] (0.00ns)   --->   "%Td0_addr_23 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_7" [aes_dec_hls.cpp:163]   --->   Operation 480 'getelementptr' 'Td0_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 481 [2/2] (1.23ns)   --->   "%Td0_load_23 = load i8 %Td0_addr_23" [aes_dec_hls.cpp:163]   --->   Operation 481 'load' 'Td0_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 25 <SV = 24> <Delay = 1.46>
ST_25 : Operation 482 [2/2] (1.46ns)   --->   "%tmp_11 = call i32 @rotr, i32 %Td0_load_17, i5 8" [aes_dec_hls.cpp:163]   --->   Operation 482 'call' 'tmp_11' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 483 [2/2] (1.46ns)   --->   "%tmp_12 = call i32 @rotr, i32 %Td0_load_18, i5 16" [aes_dec_hls.cpp:163]   --->   Operation 483 'call' 'tmp_12' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 484 [2/2] (1.46ns)   --->   "%tmp_13 = call i32 @rotr, i32 %Td0_load_19, i5 24" [aes_dec_hls.cpp:163]   --->   Operation 484 'call' 'tmp_13' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 485 [1/2] (1.23ns)   --->   "%Td0_load_21 = load i8 %Td0_addr_21" [aes_dec_hls.cpp:163]   --->   Operation 485 'load' 'Td0_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_25 : Operation 486 [1/2] (1.23ns)   --->   "%Td0_load_22 = load i8 %Td0_addr_22" [aes_dec_hls.cpp:163]   --->   Operation 486 'load' 'Td0_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_25 : Operation 487 [1/2] (1.23ns)   --->   "%Td0_load_23 = load i8 %Td0_addr_23" [aes_dec_hls.cpp:163]   --->   Operation 487 'load' 'Td0_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_25 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln163_9 = zext i8 %trunc_ln163_32" [aes_dec_hls.cpp:163]   --->   Operation 488 'zext' 'zext_ln163_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 489 [1/1] (0.00ns)   --->   "%Td0_addr_25 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_9" [aes_dec_hls.cpp:163]   --->   Operation 489 'getelementptr' 'Td0_addr_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 490 [2/2] (1.23ns)   --->   "%Td0_load_25 = load i8 %Td0_addr_25" [aes_dec_hls.cpp:163]   --->   Operation 490 'load' 'Td0_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_25 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln163_10 = zext i8 %trunc_ln163_33" [aes_dec_hls.cpp:163]   --->   Operation 491 'zext' 'zext_ln163_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 492 [1/1] (0.00ns)   --->   "%Td0_addr_26 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_10" [aes_dec_hls.cpp:163]   --->   Operation 492 'getelementptr' 'Td0_addr_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 493 [2/2] (1.23ns)   --->   "%Td0_load_26 = load i8 %Td0_addr_26" [aes_dec_hls.cpp:163]   --->   Operation 493 'load' 'Td0_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_25 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln163_11 = zext i8 %xor_ln153_21" [aes_dec_hls.cpp:163]   --->   Operation 494 'zext' 'zext_ln163_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 495 [1/1] (0.00ns)   --->   "%Td0_addr_27 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_11" [aes_dec_hls.cpp:163]   --->   Operation 495 'getelementptr' 'Td0_addr_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 496 [2/2] (1.23ns)   --->   "%Td0_load_27 = load i8 %Td0_addr_27" [aes_dec_hls.cpp:163]   --->   Operation 496 'load' 'Td0_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 26 <SV = 25> <Delay = 1.46>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i8 %lshr_ln1" [aes_dec_hls.cpp:163]   --->   Operation 497 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 498 [1/1] (0.00ns)   --->   "%Td0_addr_16 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163" [aes_dec_hls.cpp:163]   --->   Operation 498 'getelementptr' 'Td0_addr_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 499 [2/2] (1.23ns)   --->   "%Td0_load_16 = load i8 %Td0_addr_16" [aes_dec_hls.cpp:163]   --->   Operation 499 'load' 'Td0_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_26 : Operation 500 [1/2] (1.38ns)   --->   "%tmp_11 = call i32 @rotr, i32 %Td0_load_17, i5 8" [aes_dec_hls.cpp:163]   --->   Operation 500 'call' 'tmp_11' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 501 [1/2] (1.38ns)   --->   "%tmp_12 = call i32 @rotr, i32 %Td0_load_18, i5 16" [aes_dec_hls.cpp:163]   --->   Operation 501 'call' 'tmp_12' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 502 [1/2] (1.38ns)   --->   "%tmp_13 = call i32 @rotr, i32 %Td0_load_19, i5 24" [aes_dec_hls.cpp:163]   --->   Operation 502 'call' 'tmp_13' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 503 [1/1] (0.00ns)   --->   "%rk_addr_8 = getelementptr i32 %rk, i64 0, i64 8" [aes_dec_hls.cpp:163]   --->   Operation 503 'getelementptr' 'rk_addr_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 504 [2/2] (1.23ns)   --->   "%rk_load_8 = load i6 %rk_addr_8" [aes_dec_hls.cpp:163]   --->   Operation 504 'load' 'rk_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_26 : Operation 505 [2/2] (1.46ns)   --->   "%tmp_14 = call i32 @rotr, i32 %Td0_load_21, i5 8" [aes_dec_hls.cpp:163]   --->   Operation 505 'call' 'tmp_14' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 506 [2/2] (1.46ns)   --->   "%tmp_15 = call i32 @rotr, i32 %Td0_load_22, i5 16" [aes_dec_hls.cpp:163]   --->   Operation 506 'call' 'tmp_15' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 507 [2/2] (1.46ns)   --->   "%tmp_16 = call i32 @rotr, i32 %Td0_load_23, i5 24" [aes_dec_hls.cpp:163]   --->   Operation 507 'call' 'tmp_16' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 508 [1/2] (1.23ns)   --->   "%Td0_load_25 = load i8 %Td0_addr_25" [aes_dec_hls.cpp:163]   --->   Operation 508 'load' 'Td0_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_26 : Operation 509 [1/2] (1.23ns)   --->   "%Td0_load_26 = load i8 %Td0_addr_26" [aes_dec_hls.cpp:163]   --->   Operation 509 'load' 'Td0_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_26 : Operation 510 [1/2] (1.23ns)   --->   "%Td0_load_27 = load i8 %Td0_addr_27" [aes_dec_hls.cpp:163]   --->   Operation 510 'load' 'Td0_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_26 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln163_13 = zext i8 %trunc_ln163_49" [aes_dec_hls.cpp:163]   --->   Operation 511 'zext' 'zext_ln163_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 512 [1/1] (0.00ns)   --->   "%Td0_addr_29 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_13" [aes_dec_hls.cpp:163]   --->   Operation 512 'getelementptr' 'Td0_addr_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 513 [2/2] (1.23ns)   --->   "%Td0_load_29 = load i8 %Td0_addr_29" [aes_dec_hls.cpp:163]   --->   Operation 513 'load' 'Td0_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_26 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln163_14 = zext i8 %trunc_ln163_50" [aes_dec_hls.cpp:163]   --->   Operation 514 'zext' 'zext_ln163_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 515 [1/1] (0.00ns)   --->   "%Td0_addr_30 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_14" [aes_dec_hls.cpp:163]   --->   Operation 515 'getelementptr' 'Td0_addr_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 516 [2/2] (1.23ns)   --->   "%Td0_load_30 = load i8 %Td0_addr_30" [aes_dec_hls.cpp:163]   --->   Operation 516 'load' 'Td0_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_26 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln163_15 = zext i8 %xor_ln153_12" [aes_dec_hls.cpp:163]   --->   Operation 517 'zext' 'zext_ln163_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 518 [1/1] (0.00ns)   --->   "%Td0_addr_31 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_15" [aes_dec_hls.cpp:163]   --->   Operation 518 'getelementptr' 'Td0_addr_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 519 [2/2] (1.23ns)   --->   "%Td0_load_31 = load i8 %Td0_addr_31" [aes_dec_hls.cpp:163]   --->   Operation 519 'load' 'Td0_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 27 <SV = 26> <Delay = 1.46>
ST_27 : Operation 520 [1/2] (1.23ns)   --->   "%Td0_load_16 = load i8 %Td0_addr_16" [aes_dec_hls.cpp:163]   --->   Operation 520 'load' 'Td0_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_27 : Operation 521 [1/2] (1.23ns)   --->   "%rk_load_8 = load i6 %rk_addr_8" [aes_dec_hls.cpp:163]   --->   Operation 521 'load' 'rk_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_27 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_25)   --->   "%trunc_ln163_3 = trunc i32 %rk_load_8" [aes_dec_hls.cpp:163]   --->   Operation 522 'trunc' 'trunc_ln163_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_25)   --->   "%trunc_ln163_4 = trunc i32 %Td0_load_16" [aes_dec_hls.cpp:163]   --->   Operation 523 'trunc' 'trunc_ln163_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_25)   --->   "%trunc_ln163_9 = trunc i32 %tmp_11" [aes_dec_hls.cpp:163]   --->   Operation 524 'trunc' 'trunc_ln163_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_25)   --->   "%trunc_ln163_10 = trunc i32 %tmp_13" [aes_dec_hls.cpp:163]   --->   Operation 525 'trunc' 'trunc_ln163_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_25)   --->   "%trunc_ln163_14 = trunc i32 %tmp_12" [aes_dec_hls.cpp:163]   --->   Operation 526 'trunc' 'trunc_ln163_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_25)   --->   "%xor_ln163_3 = xor i16 %trunc_ln163_10, i16 %trunc_ln163_9" [aes_dec_hls.cpp:163]   --->   Operation 527 'xor' 'xor_ln163_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_25)   --->   "%xor_ln163_8 = xor i16 %trunc_ln163_4, i16 %trunc_ln163_3" [aes_dec_hls.cpp:163]   --->   Operation 528 'xor' 'xor_ln163_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_25)   --->   "%xor_ln163_9 = xor i16 %xor_ln163_3, i16 %trunc_ln163_14" [aes_dec_hls.cpp:163]   --->   Operation 529 'xor' 'xor_ln163_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 530 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_25 = xor i16 %xor_ln163_9, i16 %xor_ln163_8" [aes_dec_hls.cpp:153]   --->   Operation 530 'xor' 'xor_ln153_25' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln163_4 = zext i8 %lshr_ln163_3" [aes_dec_hls.cpp:163]   --->   Operation 531 'zext' 'zext_ln163_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 532 [1/1] (0.00ns)   --->   "%Td0_addr_20 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_4" [aes_dec_hls.cpp:163]   --->   Operation 532 'getelementptr' 'Td0_addr_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 533 [2/2] (1.23ns)   --->   "%Td0_load_20 = load i8 %Td0_addr_20" [aes_dec_hls.cpp:163]   --->   Operation 533 'load' 'Td0_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_27 : Operation 534 [1/2] (1.38ns)   --->   "%tmp_14 = call i32 @rotr, i32 %Td0_load_21, i5 8" [aes_dec_hls.cpp:163]   --->   Operation 534 'call' 'tmp_14' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 535 [1/2] (1.38ns)   --->   "%tmp_15 = call i32 @rotr, i32 %Td0_load_22, i5 16" [aes_dec_hls.cpp:163]   --->   Operation 535 'call' 'tmp_15' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 536 [1/2] (1.38ns)   --->   "%tmp_16 = call i32 @rotr, i32 %Td0_load_23, i5 24" [aes_dec_hls.cpp:163]   --->   Operation 536 'call' 'tmp_16' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 537 [1/1] (0.00ns)   --->   "%rk_addr_9 = getelementptr i32 %rk, i64 0, i64 9" [aes_dec_hls.cpp:163]   --->   Operation 537 'getelementptr' 'rk_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 538 [2/2] (1.23ns)   --->   "%rk_load_9 = load i6 %rk_addr_9" [aes_dec_hls.cpp:163]   --->   Operation 538 'load' 'rk_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_27 : Operation 539 [2/2] (1.46ns)   --->   "%tmp_17 = call i32 @rotr, i32 %Td0_load_25, i5 8" [aes_dec_hls.cpp:163]   --->   Operation 539 'call' 'tmp_17' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 540 [2/2] (1.46ns)   --->   "%tmp_18 = call i32 @rotr, i32 %Td0_load_26, i5 16" [aes_dec_hls.cpp:163]   --->   Operation 540 'call' 'tmp_18' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 541 [2/2] (1.46ns)   --->   "%tmp_19 = call i32 @rotr, i32 %Td0_load_27, i5 24" [aes_dec_hls.cpp:163]   --->   Operation 541 'call' 'tmp_19' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 542 [1/2] (1.23ns)   --->   "%Td0_load_29 = load i8 %Td0_addr_29" [aes_dec_hls.cpp:163]   --->   Operation 542 'load' 'Td0_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_27 : Operation 543 [1/2] (1.23ns)   --->   "%Td0_load_30 = load i8 %Td0_addr_30" [aes_dec_hls.cpp:163]   --->   Operation 543 'load' 'Td0_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_27 : Operation 544 [1/2] (1.23ns)   --->   "%Td0_load_31 = load i8 %Td0_addr_31" [aes_dec_hls.cpp:163]   --->   Operation 544 'load' 'Td0_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_27 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln164_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_25, i32 8, i32 15" [aes_dec_hls.cpp:164]   --->   Operation 545 'partselect' 'trunc_ln164_33' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 1.46>
ST_28 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_24)   --->   "%trunc_ln163 = trunc i32 %rk_load_8" [aes_dec_hls.cpp:163]   --->   Operation 546 'trunc' 'trunc_ln163' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_24)   --->   "%trunc_ln163_2 = trunc i32 %Td0_load_16" [aes_dec_hls.cpp:163]   --->   Operation 547 'trunc' 'trunc_ln163_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_26)   --->   "%trunc_ln163_5 = trunc i32 %rk_load_8" [aes_dec_hls.cpp:163]   --->   Operation 548 'trunc' 'trunc_ln163_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_26)   --->   "%trunc_ln163_6 = trunc i32 %Td0_load_16" [aes_dec_hls.cpp:163]   --->   Operation 549 'trunc' 'trunc_ln163_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node s0_1)   --->   "%xor_ln163 = xor i32 %Td0_load_16, i32 %rk_load_8" [aes_dec_hls.cpp:163]   --->   Operation 550 'xor' 'xor_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_26)   --->   "%trunc_ln163_7 = trunc i32 %tmp_11" [aes_dec_hls.cpp:163]   --->   Operation 551 'trunc' 'trunc_ln163_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_26)   --->   "%trunc_ln163_8 = trunc i32 %tmp_13" [aes_dec_hls.cpp:163]   --->   Operation 552 'trunc' 'trunc_ln163_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_24)   --->   "%trunc_ln163_11 = trunc i32 %tmp_11" [aes_dec_hls.cpp:163]   --->   Operation 553 'trunc' 'trunc_ln163_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_24)   --->   "%trunc_ln163_12 = trunc i32 %tmp_13" [aes_dec_hls.cpp:163]   --->   Operation 554 'trunc' 'trunc_ln163_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node s0_1)   --->   "%xor_ln163_1 = xor i32 %tmp_13, i32 %tmp_11" [aes_dec_hls.cpp:163]   --->   Operation 555 'xor' 'xor_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_24)   --->   "%trunc_ln163_13 = trunc i32 %tmp_12" [aes_dec_hls.cpp:163]   --->   Operation 556 'trunc' 'trunc_ln163_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_24)   --->   "%xor_ln163_2 = xor i8 %trunc_ln163_12, i8 %trunc_ln163_11" [aes_dec_hls.cpp:163]   --->   Operation 557 'xor' 'xor_ln163_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_26)   --->   "%trunc_ln163_15 = trunc i32 %tmp_12" [aes_dec_hls.cpp:163]   --->   Operation 558 'trunc' 'trunc_ln163_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_26)   --->   "%xor_ln163_4 = xor i24 %trunc_ln163_8, i24 %trunc_ln163_7" [aes_dec_hls.cpp:163]   --->   Operation 559 'xor' 'xor_ln163_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node s0_1)   --->   "%xor_ln163_5 = xor i32 %xor_ln163_1, i32 %tmp_12" [aes_dec_hls.cpp:163]   --->   Operation 560 'xor' 'xor_ln163_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_26)   --->   "%xor_ln163_6 = xor i24 %trunc_ln163_6, i24 %trunc_ln163_5" [aes_dec_hls.cpp:163]   --->   Operation 561 'xor' 'xor_ln163_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_26)   --->   "%xor_ln163_7 = xor i24 %xor_ln163_4, i24 %trunc_ln163_15" [aes_dec_hls.cpp:163]   --->   Operation 562 'xor' 'xor_ln163_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_24)   --->   "%xor_ln163_10 = xor i8 %trunc_ln163_2, i8 %trunc_ln163" [aes_dec_hls.cpp:163]   --->   Operation 563 'xor' 'xor_ln163_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_24)   --->   "%xor_ln163_11 = xor i8 %xor_ln163_2, i8 %trunc_ln163_13" [aes_dec_hls.cpp:163]   --->   Operation 564 'xor' 'xor_ln163_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 565 [1/1] (0.35ns) (out node of the LUT)   --->   "%s0_1 = xor i32 %xor_ln163_5, i32 %xor_ln163" [aes_dec_hls.cpp:163]   --->   Operation 565 'xor' 's0_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 566 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_24 = xor i8 %xor_ln163_11, i8 %xor_ln163_10" [aes_dec_hls.cpp:153]   --->   Operation 566 'xor' 'xor_ln153_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 567 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_26 = xor i24 %xor_ln163_7, i24 %xor_ln163_6" [aes_dec_hls.cpp:153]   --->   Operation 567 'xor' 'xor_ln153_26' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 568 [1/2] (1.23ns)   --->   "%Td0_load_20 = load i8 %Td0_addr_20" [aes_dec_hls.cpp:163]   --->   Operation 568 'load' 'Td0_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_28 : Operation 569 [1/2] (1.23ns)   --->   "%rk_load_9 = load i6 %rk_addr_9" [aes_dec_hls.cpp:163]   --->   Operation 569 'load' 'rk_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_28 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_27)   --->   "%trunc_ln163_17 = trunc i32 %rk_load_9" [aes_dec_hls.cpp:163]   --->   Operation 570 'trunc' 'trunc_ln163_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_27)   --->   "%trunc_ln163_18 = trunc i32 %Td0_load_20" [aes_dec_hls.cpp:163]   --->   Operation 571 'trunc' 'trunc_ln163_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_27)   --->   "%trunc_ln163_27 = trunc i32 %tmp_14" [aes_dec_hls.cpp:163]   --->   Operation 572 'trunc' 'trunc_ln163_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_27)   --->   "%trunc_ln163_28 = trunc i32 %tmp_16" [aes_dec_hls.cpp:163]   --->   Operation 573 'trunc' 'trunc_ln163_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_27)   --->   "%trunc_ln163_29 = trunc i32 %tmp_15" [aes_dec_hls.cpp:163]   --->   Operation 574 'trunc' 'trunc_ln163_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_27)   --->   "%xor_ln163_15 = xor i16 %trunc_ln163_28, i16 %trunc_ln163_27" [aes_dec_hls.cpp:163]   --->   Operation 575 'xor' 'xor_ln163_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_27)   --->   "%xor_ln163_23 = xor i16 %trunc_ln163_18, i16 %trunc_ln163_17" [aes_dec_hls.cpp:163]   --->   Operation 576 'xor' 'xor_ln163_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_27)   --->   "%xor_ln163_24 = xor i16 %xor_ln163_15, i16 %trunc_ln163_29" [aes_dec_hls.cpp:163]   --->   Operation 577 'xor' 'xor_ln163_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 578 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_27 = xor i16 %xor_ln163_24, i16 %xor_ln163_23" [aes_dec_hls.cpp:153]   --->   Operation 578 'xor' 'xor_ln153_27' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln163_8 = zext i8 %lshr_ln163_6" [aes_dec_hls.cpp:163]   --->   Operation 579 'zext' 'zext_ln163_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 580 [1/1] (0.00ns)   --->   "%Td0_addr_24 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_8" [aes_dec_hls.cpp:163]   --->   Operation 580 'getelementptr' 'Td0_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 581 [2/2] (1.23ns)   --->   "%Td0_load_24 = load i8 %Td0_addr_24" [aes_dec_hls.cpp:163]   --->   Operation 581 'load' 'Td0_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_28 : Operation 582 [1/2] (1.38ns)   --->   "%tmp_17 = call i32 @rotr, i32 %Td0_load_25, i5 8" [aes_dec_hls.cpp:163]   --->   Operation 582 'call' 'tmp_17' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 583 [1/2] (1.38ns)   --->   "%tmp_18 = call i32 @rotr, i32 %Td0_load_26, i5 16" [aes_dec_hls.cpp:163]   --->   Operation 583 'call' 'tmp_18' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 584 [1/2] (1.38ns)   --->   "%tmp_19 = call i32 @rotr, i32 %Td0_load_27, i5 24" [aes_dec_hls.cpp:163]   --->   Operation 584 'call' 'tmp_19' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 585 [1/1] (0.00ns)   --->   "%rk_addr_10 = getelementptr i32 %rk, i64 0, i64 10" [aes_dec_hls.cpp:163]   --->   Operation 585 'getelementptr' 'rk_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 586 [2/2] (1.23ns)   --->   "%rk_load_10 = load i6 %rk_addr_10" [aes_dec_hls.cpp:163]   --->   Operation 586 'load' 'rk_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_28 : Operation 587 [2/2] (1.46ns)   --->   "%tmp_20 = call i32 @rotr, i32 %Td0_load_29, i5 8" [aes_dec_hls.cpp:163]   --->   Operation 587 'call' 'tmp_20' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 588 [2/2] (1.46ns)   --->   "%tmp_21 = call i32 @rotr, i32 %Td0_load_30, i5 16" [aes_dec_hls.cpp:163]   --->   Operation 588 'call' 'tmp_21' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 589 [2/2] (1.46ns)   --->   "%tmp_22 = call i32 @rotr, i32 %Td0_load_31, i5 24" [aes_dec_hls.cpp:163]   --->   Operation 589 'call' 'tmp_22' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_1, i32 24, i32 31" [aes_dec_hls.cpp:164]   --->   Operation 590 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln164_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_26, i32 16, i32 23" [aes_dec_hls.cpp:164]   --->   Operation 591 'partselect' 'trunc_ln164_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln164_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_27, i32 8, i32 15" [aes_dec_hls.cpp:164]   --->   Operation 592 'partselect' 'trunc_ln164_50' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.42>
ST_29 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_28)   --->   "%trunc_ln163_19 = trunc i32 %rk_load_9" [aes_dec_hls.cpp:163]   --->   Operation 593 'trunc' 'trunc_ln163_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_28)   --->   "%trunc_ln163_20 = trunc i32 %Td0_load_20" [aes_dec_hls.cpp:163]   --->   Operation 594 'trunc' 'trunc_ln163_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_29)   --->   "%trunc_ln163_21 = trunc i32 %rk_load_9" [aes_dec_hls.cpp:163]   --->   Operation 595 'trunc' 'trunc_ln163_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_29)   --->   "%trunc_ln163_22 = trunc i32 %Td0_load_20" [aes_dec_hls.cpp:163]   --->   Operation 596 'trunc' 'trunc_ln163_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node s1_1)   --->   "%xor_ln163_13 = xor i32 %Td0_load_20, i32 %rk_load_9" [aes_dec_hls.cpp:163]   --->   Operation 597 'xor' 'xor_ln163_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_29)   --->   "%trunc_ln163_23 = trunc i32 %tmp_14" [aes_dec_hls.cpp:163]   --->   Operation 598 'trunc' 'trunc_ln163_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_29)   --->   "%trunc_ln163_24 = trunc i32 %tmp_16" [aes_dec_hls.cpp:163]   --->   Operation 599 'trunc' 'trunc_ln163_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_28)   --->   "%trunc_ln163_25 = trunc i32 %tmp_14" [aes_dec_hls.cpp:163]   --->   Operation 600 'trunc' 'trunc_ln163_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_28)   --->   "%trunc_ln163_26 = trunc i32 %tmp_16" [aes_dec_hls.cpp:163]   --->   Operation 601 'trunc' 'trunc_ln163_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node s1_1)   --->   "%xor_ln163_14 = xor i32 %tmp_16, i32 %tmp_14" [aes_dec_hls.cpp:163]   --->   Operation 602 'xor' 'xor_ln163_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_28)   --->   "%trunc_ln163_30 = trunc i32 %tmp_15" [aes_dec_hls.cpp:163]   --->   Operation 603 'trunc' 'trunc_ln163_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_28)   --->   "%xor_ln163_16 = xor i24 %trunc_ln163_26, i24 %trunc_ln163_25" [aes_dec_hls.cpp:163]   --->   Operation 604 'xor' 'xor_ln163_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_29)   --->   "%trunc_ln163_31 = trunc i32 %tmp_15" [aes_dec_hls.cpp:163]   --->   Operation 605 'trunc' 'trunc_ln163_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_29)   --->   "%xor_ln163_17 = xor i8 %trunc_ln163_24, i8 %trunc_ln163_23" [aes_dec_hls.cpp:163]   --->   Operation 606 'xor' 'xor_ln163_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node s1_1)   --->   "%xor_ln163_18 = xor i32 %xor_ln163_14, i32 %tmp_15" [aes_dec_hls.cpp:163]   --->   Operation 607 'xor' 'xor_ln163_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_29)   --->   "%xor_ln163_19 = xor i8 %trunc_ln163_22, i8 %trunc_ln163_21" [aes_dec_hls.cpp:163]   --->   Operation 608 'xor' 'xor_ln163_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_29)   --->   "%xor_ln163_20 = xor i8 %xor_ln163_17, i8 %trunc_ln163_31" [aes_dec_hls.cpp:163]   --->   Operation 609 'xor' 'xor_ln163_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_28)   --->   "%xor_ln163_21 = xor i24 %trunc_ln163_20, i24 %trunc_ln163_19" [aes_dec_hls.cpp:163]   --->   Operation 610 'xor' 'xor_ln163_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_28)   --->   "%xor_ln163_22 = xor i24 %xor_ln163_16, i24 %trunc_ln163_30" [aes_dec_hls.cpp:163]   --->   Operation 611 'xor' 'xor_ln163_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 612 [1/1] (0.35ns) (out node of the LUT)   --->   "%s1_1 = xor i32 %xor_ln163_18, i32 %xor_ln163_13" [aes_dec_hls.cpp:163]   --->   Operation 612 'xor' 's1_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 613 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_28 = xor i24 %xor_ln163_22, i24 %xor_ln163_21" [aes_dec_hls.cpp:153]   --->   Operation 613 'xor' 'xor_ln153_28' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 614 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_29 = xor i8 %xor_ln163_20, i8 %xor_ln163_19" [aes_dec_hls.cpp:153]   --->   Operation 614 'xor' 'xor_ln153_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [1/2] (1.23ns)   --->   "%Td0_load_24 = load i8 %Td0_addr_24" [aes_dec_hls.cpp:163]   --->   Operation 615 'load' 'Td0_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_29 : Operation 616 [1/2] (1.23ns)   --->   "%rk_load_10 = load i6 %rk_addr_10" [aes_dec_hls.cpp:163]   --->   Operation 616 'load' 'rk_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_29 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_32)   --->   "%trunc_ln163_38 = trunc i32 %rk_load_10" [aes_dec_hls.cpp:163]   --->   Operation 617 'trunc' 'trunc_ln163_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_32)   --->   "%trunc_ln163_39 = trunc i32 %Td0_load_24" [aes_dec_hls.cpp:163]   --->   Operation 618 'trunc' 'trunc_ln163_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_32)   --->   "%trunc_ln163_40 = trunc i32 %tmp_17" [aes_dec_hls.cpp:163]   --->   Operation 619 'trunc' 'trunc_ln163_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_32)   --->   "%trunc_ln163_41 = trunc i32 %tmp_19" [aes_dec_hls.cpp:163]   --->   Operation 620 'trunc' 'trunc_ln163_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_32)   --->   "%trunc_ln163_48 = trunc i32 %tmp_18" [aes_dec_hls.cpp:163]   --->   Operation 621 'trunc' 'trunc_ln163_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_32)   --->   "%xor_ln163_30 = xor i16 %trunc_ln163_41, i16 %trunc_ln163_40" [aes_dec_hls.cpp:163]   --->   Operation 622 'xor' 'xor_ln163_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_32)   --->   "%xor_ln163_32 = xor i16 %trunc_ln163_39, i16 %trunc_ln163_38" [aes_dec_hls.cpp:163]   --->   Operation 623 'xor' 'xor_ln163_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_32)   --->   "%xor_ln163_33 = xor i16 %xor_ln163_30, i16 %trunc_ln163_48" [aes_dec_hls.cpp:163]   --->   Operation 624 'xor' 'xor_ln163_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 625 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_32 = xor i16 %xor_ln163_33, i16 %xor_ln163_32" [aes_dec_hls.cpp:153]   --->   Operation 625 'xor' 'xor_ln153_32' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln163_12 = zext i8 %lshr_ln163_9" [aes_dec_hls.cpp:163]   --->   Operation 626 'zext' 'zext_ln163_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 627 [1/1] (0.00ns)   --->   "%Td0_addr_28 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_12" [aes_dec_hls.cpp:163]   --->   Operation 627 'getelementptr' 'Td0_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 628 [2/2] (1.23ns)   --->   "%Td0_load_28 = load i8 %Td0_addr_28" [aes_dec_hls.cpp:163]   --->   Operation 628 'load' 'Td0_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_29 : Operation 629 [1/2] (1.38ns)   --->   "%tmp_20 = call i32 @rotr, i32 %Td0_load_29, i5 8" [aes_dec_hls.cpp:163]   --->   Operation 629 'call' 'tmp_20' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 630 [1/2] (1.38ns)   --->   "%tmp_21 = call i32 @rotr, i32 %Td0_load_30, i5 16" [aes_dec_hls.cpp:163]   --->   Operation 630 'call' 'tmp_21' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 631 [1/2] (1.38ns)   --->   "%tmp_22 = call i32 @rotr, i32 %Td0_load_31, i5 24" [aes_dec_hls.cpp:163]   --->   Operation 631 'call' 'tmp_22' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 632 [1/1] (0.00ns)   --->   "%rk_addr_11 = getelementptr i32 %rk, i64 0, i64 11" [aes_dec_hls.cpp:163]   --->   Operation 632 'getelementptr' 'rk_addr_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 633 [2/2] (1.23ns)   --->   "%rk_load_11 = load i6 %rk_addr_11" [aes_dec_hls.cpp:163]   --->   Operation 633 'load' 'rk_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln164_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_32, i32 8, i32 15" [aes_dec_hls.cpp:164]   --->   Operation 634 'partselect' 'trunc_ln164_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 635 [1/1] (0.00ns)   --->   "%lshr_ln164_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_1, i32 24, i32 31" [aes_dec_hls.cpp:164]   --->   Operation 635 'partselect' 'lshr_ln164_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln164_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_28, i32 16, i32 23" [aes_dec_hls.cpp:164]   --->   Operation 636 'partselect' 'trunc_ln164_32' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 1.42>
ST_30 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_30)   --->   "%trunc_ln163_34 = trunc i32 %rk_load_10" [aes_dec_hls.cpp:163]   --->   Operation 637 'trunc' 'trunc_ln163_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_30)   --->   "%trunc_ln163_35 = trunc i32 %Td0_load_24" [aes_dec_hls.cpp:163]   --->   Operation 638 'trunc' 'trunc_ln163_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_31)   --->   "%trunc_ln163_36 = trunc i32 %rk_load_10" [aes_dec_hls.cpp:163]   --->   Operation 639 'trunc' 'trunc_ln163_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_31)   --->   "%trunc_ln163_37 = trunc i32 %Td0_load_24" [aes_dec_hls.cpp:163]   --->   Operation 640 'trunc' 'trunc_ln163_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node s2_1)   --->   "%xor_ln163_26 = xor i32 %Td0_load_24, i32 %rk_load_10" [aes_dec_hls.cpp:163]   --->   Operation 641 'xor' 'xor_ln163_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_31)   --->   "%trunc_ln163_42 = trunc i32 %tmp_17" [aes_dec_hls.cpp:163]   --->   Operation 642 'trunc' 'trunc_ln163_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_31)   --->   "%trunc_ln163_43 = trunc i32 %tmp_19" [aes_dec_hls.cpp:163]   --->   Operation 643 'trunc' 'trunc_ln163_43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_30)   --->   "%trunc_ln163_44 = trunc i32 %tmp_17" [aes_dec_hls.cpp:163]   --->   Operation 644 'trunc' 'trunc_ln163_44' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_30)   --->   "%trunc_ln163_45 = trunc i32 %tmp_19" [aes_dec_hls.cpp:163]   --->   Operation 645 'trunc' 'trunc_ln163_45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node s2_1)   --->   "%xor_ln163_27 = xor i32 %tmp_19, i32 %tmp_17" [aes_dec_hls.cpp:163]   --->   Operation 646 'xor' 'xor_ln163_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_30)   --->   "%trunc_ln163_46 = trunc i32 %tmp_18" [aes_dec_hls.cpp:163]   --->   Operation 647 'trunc' 'trunc_ln163_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_30)   --->   "%xor_ln163_28 = xor i24 %trunc_ln163_45, i24 %trunc_ln163_44" [aes_dec_hls.cpp:163]   --->   Operation 648 'xor' 'xor_ln163_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_31)   --->   "%trunc_ln163_47 = trunc i32 %tmp_18" [aes_dec_hls.cpp:163]   --->   Operation 649 'trunc' 'trunc_ln163_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_31)   --->   "%xor_ln163_29 = xor i8 %trunc_ln163_43, i8 %trunc_ln163_42" [aes_dec_hls.cpp:163]   --->   Operation 650 'xor' 'xor_ln163_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node s2_1)   --->   "%xor_ln163_31 = xor i32 %xor_ln163_27, i32 %tmp_18" [aes_dec_hls.cpp:163]   --->   Operation 651 'xor' 'xor_ln163_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_31)   --->   "%xor_ln163_34 = xor i8 %trunc_ln163_37, i8 %trunc_ln163_36" [aes_dec_hls.cpp:163]   --->   Operation 652 'xor' 'xor_ln163_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_31)   --->   "%xor_ln163_35 = xor i8 %xor_ln163_29, i8 %trunc_ln163_47" [aes_dec_hls.cpp:163]   --->   Operation 653 'xor' 'xor_ln163_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_30)   --->   "%xor_ln163_36 = xor i24 %trunc_ln163_35, i24 %trunc_ln163_34" [aes_dec_hls.cpp:163]   --->   Operation 654 'xor' 'xor_ln163_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_30)   --->   "%xor_ln163_37 = xor i24 %xor_ln163_28, i24 %trunc_ln163_46" [aes_dec_hls.cpp:163]   --->   Operation 655 'xor' 'xor_ln163_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 656 [1/1] (0.35ns) (out node of the LUT)   --->   "%s2_1 = xor i32 %xor_ln163_31, i32 %xor_ln163_26" [aes_dec_hls.cpp:163]   --->   Operation 656 'xor' 's2_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 657 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_30 = xor i24 %xor_ln163_37, i24 %xor_ln163_36" [aes_dec_hls.cpp:153]   --->   Operation 657 'xor' 'xor_ln153_30' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 658 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_31 = xor i8 %xor_ln163_35, i8 %xor_ln163_34" [aes_dec_hls.cpp:153]   --->   Operation 658 'xor' 'xor_ln153_31' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 659 [1/2] (1.23ns)   --->   "%Td0_load_28 = load i8 %Td0_addr_28" [aes_dec_hls.cpp:163]   --->   Operation 659 'load' 'Td0_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_30 : Operation 660 [1/2] (1.23ns)   --->   "%rk_load_11 = load i6 %rk_addr_11" [aes_dec_hls.cpp:163]   --->   Operation 660 'load' 'rk_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_30 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_34)   --->   "%trunc_ln163_53 = trunc i32 %rk_load_11" [aes_dec_hls.cpp:163]   --->   Operation 661 'trunc' 'trunc_ln163_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_34)   --->   "%trunc_ln163_54 = trunc i32 %Td0_load_28" [aes_dec_hls.cpp:163]   --->   Operation 662 'trunc' 'trunc_ln163_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_34)   --->   "%trunc_ln163_59 = trunc i32 %tmp_20" [aes_dec_hls.cpp:163]   --->   Operation 663 'trunc' 'trunc_ln163_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_34)   --->   "%trunc_ln163_60 = trunc i32 %tmp_22" [aes_dec_hls.cpp:163]   --->   Operation 664 'trunc' 'trunc_ln163_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_34)   --->   "%trunc_ln163_64 = trunc i32 %tmp_21" [aes_dec_hls.cpp:163]   --->   Operation 665 'trunc' 'trunc_ln163_64' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_34)   --->   "%xor_ln163_42 = xor i16 %trunc_ln163_60, i16 %trunc_ln163_59" [aes_dec_hls.cpp:163]   --->   Operation 666 'xor' 'xor_ln163_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_34)   --->   "%xor_ln163_47 = xor i16 %trunc_ln163_54, i16 %trunc_ln163_53" [aes_dec_hls.cpp:163]   --->   Operation 667 'xor' 'xor_ln163_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_34)   --->   "%xor_ln163_48 = xor i16 %xor_ln163_42, i16 %trunc_ln163_64" [aes_dec_hls.cpp:163]   --->   Operation 668 'xor' 'xor_ln163_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 669 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_34 = xor i16 %xor_ln163_48, i16 %xor_ln163_47" [aes_dec_hls.cpp:153]   --->   Operation 669 'xor' 'xor_ln153_34' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln164_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_34, i32 8, i32 15" [aes_dec_hls.cpp:164]   --->   Operation 670 'partselect' 'trunc_ln164_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (0.00ns)   --->   "%lshr_ln164_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_1, i32 24, i32 31" [aes_dec_hls.cpp:164]   --->   Operation 671 'partselect' 'lshr_ln164_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln164_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_30, i32 16, i32 23" [aes_dec_hls.cpp:164]   --->   Operation 672 'partselect' 'trunc_ln164_49' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.35>
ST_31 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_33)   --->   "%trunc_ln163_51 = trunc i32 %rk_load_11" [aes_dec_hls.cpp:163]   --->   Operation 673 'trunc' 'trunc_ln163_51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_33)   --->   "%trunc_ln163_52 = trunc i32 %Td0_load_28" [aes_dec_hls.cpp:163]   --->   Operation 674 'trunc' 'trunc_ln163_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_35)   --->   "%trunc_ln163_55 = trunc i32 %rk_load_11" [aes_dec_hls.cpp:163]   --->   Operation 675 'trunc' 'trunc_ln163_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_35)   --->   "%trunc_ln163_56 = trunc i32 %Td0_load_28" [aes_dec_hls.cpp:163]   --->   Operation 676 'trunc' 'trunc_ln163_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node s3_1)   --->   "%xor_ln163_39 = xor i32 %Td0_load_28, i32 %rk_load_11" [aes_dec_hls.cpp:163]   --->   Operation 677 'xor' 'xor_ln163_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_35)   --->   "%trunc_ln163_57 = trunc i32 %tmp_20" [aes_dec_hls.cpp:163]   --->   Operation 678 'trunc' 'trunc_ln163_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_35)   --->   "%trunc_ln163_58 = trunc i32 %tmp_22" [aes_dec_hls.cpp:163]   --->   Operation 679 'trunc' 'trunc_ln163_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_33)   --->   "%trunc_ln163_61 = trunc i32 %tmp_20" [aes_dec_hls.cpp:163]   --->   Operation 680 'trunc' 'trunc_ln163_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_33)   --->   "%trunc_ln163_62 = trunc i32 %tmp_22" [aes_dec_hls.cpp:163]   --->   Operation 681 'trunc' 'trunc_ln163_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node s3_1)   --->   "%xor_ln163_40 = xor i32 %tmp_22, i32 %tmp_20" [aes_dec_hls.cpp:163]   --->   Operation 682 'xor' 'xor_ln163_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_33)   --->   "%trunc_ln163_63 = trunc i32 %tmp_21" [aes_dec_hls.cpp:163]   --->   Operation 683 'trunc' 'trunc_ln163_63' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_33)   --->   "%xor_ln163_41 = xor i8 %trunc_ln163_62, i8 %trunc_ln163_61" [aes_dec_hls.cpp:163]   --->   Operation 684 'xor' 'xor_ln163_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_35)   --->   "%trunc_ln163_65 = trunc i32 %tmp_21" [aes_dec_hls.cpp:163]   --->   Operation 685 'trunc' 'trunc_ln163_65' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_35)   --->   "%xor_ln163_43 = xor i24 %trunc_ln163_58, i24 %trunc_ln163_57" [aes_dec_hls.cpp:163]   --->   Operation 686 'xor' 'xor_ln163_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node s3_1)   --->   "%xor_ln163_44 = xor i32 %xor_ln163_40, i32 %tmp_21" [aes_dec_hls.cpp:163]   --->   Operation 687 'xor' 'xor_ln163_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_35)   --->   "%xor_ln163_45 = xor i24 %trunc_ln163_56, i24 %trunc_ln163_55" [aes_dec_hls.cpp:163]   --->   Operation 688 'xor' 'xor_ln163_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_35)   --->   "%xor_ln163_46 = xor i24 %xor_ln163_43, i24 %trunc_ln163_65" [aes_dec_hls.cpp:163]   --->   Operation 689 'xor' 'xor_ln163_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_33)   --->   "%xor_ln163_49 = xor i8 %trunc_ln163_52, i8 %trunc_ln163_51" [aes_dec_hls.cpp:163]   --->   Operation 690 'xor' 'xor_ln163_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_33)   --->   "%xor_ln163_50 = xor i8 %xor_ln163_41, i8 %trunc_ln163_63" [aes_dec_hls.cpp:163]   --->   Operation 691 'xor' 'xor_ln163_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 692 [1/1] (0.35ns) (out node of the LUT)   --->   "%s3_1 = xor i32 %xor_ln163_44, i32 %xor_ln163_39" [aes_dec_hls.cpp:163]   --->   Operation 692 'xor' 's3_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 693 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_33 = xor i8 %xor_ln163_50, i8 %xor_ln163_49" [aes_dec_hls.cpp:153]   --->   Operation 693 'xor' 'xor_ln153_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 694 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_35 = xor i24 %xor_ln163_46, i24 %xor_ln163_45" [aes_dec_hls.cpp:153]   --->   Operation 694 'xor' 'xor_ln153_35' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_35, i32 16, i32 23" [aes_dec_hls.cpp:164]   --->   Operation 695 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 696 [1/1] (0.00ns)   --->   "%lshr_ln164_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_1, i32 24, i32 31" [aes_dec_hls.cpp:164]   --->   Operation 696 'partselect' 'lshr_ln164_9' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 1.23>
ST_32 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i8 %trunc_ln6" [aes_dec_hls.cpp:164]   --->   Operation 697 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 698 [1/1] (0.00ns)   --->   "%Td0_addr_33 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_1" [aes_dec_hls.cpp:164]   --->   Operation 698 'getelementptr' 'Td0_addr_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 699 [2/2] (1.23ns)   --->   "%Td0_load_33 = load i8 %Td0_addr_33" [aes_dec_hls.cpp:164]   --->   Operation 699 'load' 'Td0_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_32 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln164_2 = zext i8 %trunc_ln164_1" [aes_dec_hls.cpp:164]   --->   Operation 700 'zext' 'zext_ln164_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 701 [1/1] (0.00ns)   --->   "%Td0_addr_34 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_2" [aes_dec_hls.cpp:164]   --->   Operation 701 'getelementptr' 'Td0_addr_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 702 [2/2] (1.23ns)   --->   "%Td0_load_34 = load i8 %Td0_addr_34" [aes_dec_hls.cpp:164]   --->   Operation 702 'load' 'Td0_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_32 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln164_3 = zext i8 %xor_ln153_29" [aes_dec_hls.cpp:164]   --->   Operation 703 'zext' 'zext_ln164_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 704 [1/1] (0.00ns)   --->   "%Td0_addr_35 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_3" [aes_dec_hls.cpp:164]   --->   Operation 704 'getelementptr' 'Td0_addr_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 705 [2/2] (1.23ns)   --->   "%Td0_load_35 = load i8 %Td0_addr_35" [aes_dec_hls.cpp:164]   --->   Operation 705 'load' 'Td0_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 33 <SV = 32> <Delay = 1.23>
ST_33 : Operation 706 [1/2] (1.23ns)   --->   "%Td0_load_33 = load i8 %Td0_addr_33" [aes_dec_hls.cpp:164]   --->   Operation 706 'load' 'Td0_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_33 : Operation 707 [1/2] (1.23ns)   --->   "%Td0_load_34 = load i8 %Td0_addr_34" [aes_dec_hls.cpp:164]   --->   Operation 707 'load' 'Td0_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_33 : Operation 708 [1/2] (1.23ns)   --->   "%Td0_load_35 = load i8 %Td0_addr_35" [aes_dec_hls.cpp:164]   --->   Operation 708 'load' 'Td0_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_33 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln164_5 = zext i8 %trunc_ln164_s" [aes_dec_hls.cpp:164]   --->   Operation 709 'zext' 'zext_ln164_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 710 [1/1] (0.00ns)   --->   "%Td0_addr_37 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_5" [aes_dec_hls.cpp:164]   --->   Operation 710 'getelementptr' 'Td0_addr_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 711 [2/2] (1.23ns)   --->   "%Td0_load_37 = load i8 %Td0_addr_37" [aes_dec_hls.cpp:164]   --->   Operation 711 'load' 'Td0_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_33 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln164_6 = zext i8 %trunc_ln164_16" [aes_dec_hls.cpp:164]   --->   Operation 712 'zext' 'zext_ln164_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 713 [1/1] (0.00ns)   --->   "%Td0_addr_38 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_6" [aes_dec_hls.cpp:164]   --->   Operation 713 'getelementptr' 'Td0_addr_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 714 [2/2] (1.23ns)   --->   "%Td0_load_38 = load i8 %Td0_addr_38" [aes_dec_hls.cpp:164]   --->   Operation 714 'load' 'Td0_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_33 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln164_7 = zext i8 %xor_ln153_31" [aes_dec_hls.cpp:164]   --->   Operation 715 'zext' 'zext_ln164_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 716 [1/1] (0.00ns)   --->   "%Td0_addr_39 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_7" [aes_dec_hls.cpp:164]   --->   Operation 716 'getelementptr' 'Td0_addr_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 717 [2/2] (1.23ns)   --->   "%Td0_load_39 = load i8 %Td0_addr_39" [aes_dec_hls.cpp:164]   --->   Operation 717 'load' 'Td0_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 34 <SV = 33> <Delay = 1.46>
ST_34 : Operation 718 [2/2] (1.46ns)   --->   "%tmp_23 = call i32 @rotr, i32 %Td0_load_33, i5 8" [aes_dec_hls.cpp:164]   --->   Operation 718 'call' 'tmp_23' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 719 [2/2] (1.46ns)   --->   "%tmp_24 = call i32 @rotr, i32 %Td0_load_34, i5 16" [aes_dec_hls.cpp:164]   --->   Operation 719 'call' 'tmp_24' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 720 [2/2] (1.46ns)   --->   "%tmp_25 = call i32 @rotr, i32 %Td0_load_35, i5 24" [aes_dec_hls.cpp:164]   --->   Operation 720 'call' 'tmp_25' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 721 [1/2] (1.23ns)   --->   "%Td0_load_37 = load i8 %Td0_addr_37" [aes_dec_hls.cpp:164]   --->   Operation 721 'load' 'Td0_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_34 : Operation 722 [1/2] (1.23ns)   --->   "%Td0_load_38 = load i8 %Td0_addr_38" [aes_dec_hls.cpp:164]   --->   Operation 722 'load' 'Td0_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_34 : Operation 723 [1/2] (1.23ns)   --->   "%Td0_load_39 = load i8 %Td0_addr_39" [aes_dec_hls.cpp:164]   --->   Operation 723 'load' 'Td0_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_34 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln164_9 = zext i8 %trunc_ln164_32" [aes_dec_hls.cpp:164]   --->   Operation 724 'zext' 'zext_ln164_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 725 [1/1] (0.00ns)   --->   "%Td0_addr_41 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_9" [aes_dec_hls.cpp:164]   --->   Operation 725 'getelementptr' 'Td0_addr_41' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 726 [2/2] (1.23ns)   --->   "%Td0_load_41 = load i8 %Td0_addr_41" [aes_dec_hls.cpp:164]   --->   Operation 726 'load' 'Td0_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_34 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln164_10 = zext i8 %trunc_ln164_33" [aes_dec_hls.cpp:164]   --->   Operation 727 'zext' 'zext_ln164_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 728 [1/1] (0.00ns)   --->   "%Td0_addr_42 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_10" [aes_dec_hls.cpp:164]   --->   Operation 728 'getelementptr' 'Td0_addr_42' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 729 [2/2] (1.23ns)   --->   "%Td0_load_42 = load i8 %Td0_addr_42" [aes_dec_hls.cpp:164]   --->   Operation 729 'load' 'Td0_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_34 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln164_11 = zext i8 %xor_ln153_33" [aes_dec_hls.cpp:164]   --->   Operation 730 'zext' 'zext_ln164_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 731 [1/1] (0.00ns)   --->   "%Td0_addr_43 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_11" [aes_dec_hls.cpp:164]   --->   Operation 731 'getelementptr' 'Td0_addr_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 732 [2/2] (1.23ns)   --->   "%Td0_load_43 = load i8 %Td0_addr_43" [aes_dec_hls.cpp:164]   --->   Operation 732 'load' 'Td0_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 35 <SV = 34> <Delay = 1.46>
ST_35 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i8 %lshr_ln2" [aes_dec_hls.cpp:164]   --->   Operation 733 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 734 [1/1] (0.00ns)   --->   "%Td0_addr_32 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164" [aes_dec_hls.cpp:164]   --->   Operation 734 'getelementptr' 'Td0_addr_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 735 [2/2] (1.23ns)   --->   "%Td0_load_32 = load i8 %Td0_addr_32" [aes_dec_hls.cpp:164]   --->   Operation 735 'load' 'Td0_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_35 : Operation 736 [1/2] (1.38ns)   --->   "%tmp_23 = call i32 @rotr, i32 %Td0_load_33, i5 8" [aes_dec_hls.cpp:164]   --->   Operation 736 'call' 'tmp_23' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 737 [1/2] (1.38ns)   --->   "%tmp_24 = call i32 @rotr, i32 %Td0_load_34, i5 16" [aes_dec_hls.cpp:164]   --->   Operation 737 'call' 'tmp_24' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 738 [1/2] (1.38ns)   --->   "%tmp_25 = call i32 @rotr, i32 %Td0_load_35, i5 24" [aes_dec_hls.cpp:164]   --->   Operation 738 'call' 'tmp_25' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 739 [1/1] (0.00ns)   --->   "%rk_addr_12 = getelementptr i32 %rk, i64 0, i64 12" [aes_dec_hls.cpp:164]   --->   Operation 739 'getelementptr' 'rk_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 740 [2/2] (1.23ns)   --->   "%rk_load_12 = load i6 %rk_addr_12" [aes_dec_hls.cpp:164]   --->   Operation 740 'load' 'rk_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_35 : Operation 741 [2/2] (1.46ns)   --->   "%tmp_26 = call i32 @rotr, i32 %Td0_load_37, i5 8" [aes_dec_hls.cpp:164]   --->   Operation 741 'call' 'tmp_26' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 742 [2/2] (1.46ns)   --->   "%tmp_27 = call i32 @rotr, i32 %Td0_load_38, i5 16" [aes_dec_hls.cpp:164]   --->   Operation 742 'call' 'tmp_27' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 743 [2/2] (1.46ns)   --->   "%tmp_28 = call i32 @rotr, i32 %Td0_load_39, i5 24" [aes_dec_hls.cpp:164]   --->   Operation 743 'call' 'tmp_28' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 744 [1/2] (1.23ns)   --->   "%Td0_load_41 = load i8 %Td0_addr_41" [aes_dec_hls.cpp:164]   --->   Operation 744 'load' 'Td0_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_35 : Operation 745 [1/2] (1.23ns)   --->   "%Td0_load_42 = load i8 %Td0_addr_42" [aes_dec_hls.cpp:164]   --->   Operation 745 'load' 'Td0_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_35 : Operation 746 [1/2] (1.23ns)   --->   "%Td0_load_43 = load i8 %Td0_addr_43" [aes_dec_hls.cpp:164]   --->   Operation 746 'load' 'Td0_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_35 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln164_13 = zext i8 %trunc_ln164_49" [aes_dec_hls.cpp:164]   --->   Operation 747 'zext' 'zext_ln164_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 748 [1/1] (0.00ns)   --->   "%Td0_addr_45 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_13" [aes_dec_hls.cpp:164]   --->   Operation 748 'getelementptr' 'Td0_addr_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 749 [2/2] (1.23ns)   --->   "%Td0_load_45 = load i8 %Td0_addr_45" [aes_dec_hls.cpp:164]   --->   Operation 749 'load' 'Td0_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_35 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln164_14 = zext i8 %trunc_ln164_50" [aes_dec_hls.cpp:164]   --->   Operation 750 'zext' 'zext_ln164_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 751 [1/1] (0.00ns)   --->   "%Td0_addr_46 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_14" [aes_dec_hls.cpp:164]   --->   Operation 751 'getelementptr' 'Td0_addr_46' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 752 [2/2] (1.23ns)   --->   "%Td0_load_46 = load i8 %Td0_addr_46" [aes_dec_hls.cpp:164]   --->   Operation 752 'load' 'Td0_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_35 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln164_15 = zext i8 %xor_ln153_24" [aes_dec_hls.cpp:164]   --->   Operation 753 'zext' 'zext_ln164_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 754 [1/1] (0.00ns)   --->   "%Td0_addr_47 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_15" [aes_dec_hls.cpp:164]   --->   Operation 754 'getelementptr' 'Td0_addr_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 755 [2/2] (1.23ns)   --->   "%Td0_load_47 = load i8 %Td0_addr_47" [aes_dec_hls.cpp:164]   --->   Operation 755 'load' 'Td0_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 36 <SV = 35> <Delay = 1.46>
ST_36 : Operation 756 [1/2] (1.23ns)   --->   "%Td0_load_32 = load i8 %Td0_addr_32" [aes_dec_hls.cpp:164]   --->   Operation 756 'load' 'Td0_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_36 : Operation 757 [1/2] (1.23ns)   --->   "%rk_load_12 = load i6 %rk_addr_12" [aes_dec_hls.cpp:164]   --->   Operation 757 'load' 'rk_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_36 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_37)   --->   "%trunc_ln164_3 = trunc i32 %rk_load_12" [aes_dec_hls.cpp:164]   --->   Operation 758 'trunc' 'trunc_ln164_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_37)   --->   "%trunc_ln164_4 = trunc i32 %Td0_load_32" [aes_dec_hls.cpp:164]   --->   Operation 759 'trunc' 'trunc_ln164_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_37)   --->   "%trunc_ln164_9 = trunc i32 %tmp_23" [aes_dec_hls.cpp:164]   --->   Operation 760 'trunc' 'trunc_ln164_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_37)   --->   "%trunc_ln164_10 = trunc i32 %tmp_25" [aes_dec_hls.cpp:164]   --->   Operation 761 'trunc' 'trunc_ln164_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_37)   --->   "%trunc_ln164_14 = trunc i32 %tmp_24" [aes_dec_hls.cpp:164]   --->   Operation 762 'trunc' 'trunc_ln164_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_37)   --->   "%xor_ln164_3 = xor i16 %trunc_ln164_10, i16 %trunc_ln164_9" [aes_dec_hls.cpp:164]   --->   Operation 763 'xor' 'xor_ln164_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_37)   --->   "%xor_ln164_8 = xor i16 %trunc_ln164_4, i16 %trunc_ln164_3" [aes_dec_hls.cpp:164]   --->   Operation 764 'xor' 'xor_ln164_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_37)   --->   "%xor_ln164_9 = xor i16 %xor_ln164_3, i16 %trunc_ln164_14" [aes_dec_hls.cpp:164]   --->   Operation 765 'xor' 'xor_ln164_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 766 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_37 = xor i16 %xor_ln164_9, i16 %xor_ln164_8" [aes_dec_hls.cpp:153]   --->   Operation 766 'xor' 'xor_ln153_37' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln164_4 = zext i8 %lshr_ln164_3" [aes_dec_hls.cpp:164]   --->   Operation 767 'zext' 'zext_ln164_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 768 [1/1] (0.00ns)   --->   "%Td0_addr_36 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_4" [aes_dec_hls.cpp:164]   --->   Operation 768 'getelementptr' 'Td0_addr_36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 769 [2/2] (1.23ns)   --->   "%Td0_load_36 = load i8 %Td0_addr_36" [aes_dec_hls.cpp:164]   --->   Operation 769 'load' 'Td0_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_36 : Operation 770 [1/2] (1.38ns)   --->   "%tmp_26 = call i32 @rotr, i32 %Td0_load_37, i5 8" [aes_dec_hls.cpp:164]   --->   Operation 770 'call' 'tmp_26' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 771 [1/2] (1.38ns)   --->   "%tmp_27 = call i32 @rotr, i32 %Td0_load_38, i5 16" [aes_dec_hls.cpp:164]   --->   Operation 771 'call' 'tmp_27' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 772 [1/2] (1.38ns)   --->   "%tmp_28 = call i32 @rotr, i32 %Td0_load_39, i5 24" [aes_dec_hls.cpp:164]   --->   Operation 772 'call' 'tmp_28' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 773 [1/1] (0.00ns)   --->   "%rk_addr_13 = getelementptr i32 %rk, i64 0, i64 13" [aes_dec_hls.cpp:164]   --->   Operation 773 'getelementptr' 'rk_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 774 [2/2] (1.23ns)   --->   "%rk_load_13 = load i6 %rk_addr_13" [aes_dec_hls.cpp:164]   --->   Operation 774 'load' 'rk_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_36 : Operation 775 [2/2] (1.46ns)   --->   "%tmp_29 = call i32 @rotr, i32 %Td0_load_41, i5 8" [aes_dec_hls.cpp:164]   --->   Operation 775 'call' 'tmp_29' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 776 [2/2] (1.46ns)   --->   "%tmp_30 = call i32 @rotr, i32 %Td0_load_42, i5 16" [aes_dec_hls.cpp:164]   --->   Operation 776 'call' 'tmp_30' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 777 [2/2] (1.46ns)   --->   "%tmp_31 = call i32 @rotr, i32 %Td0_load_43, i5 24" [aes_dec_hls.cpp:164]   --->   Operation 777 'call' 'tmp_31' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 778 [1/2] (1.23ns)   --->   "%Td0_load_45 = load i8 %Td0_addr_45" [aes_dec_hls.cpp:164]   --->   Operation 778 'load' 'Td0_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_36 : Operation 779 [1/2] (1.23ns)   --->   "%Td0_load_46 = load i8 %Td0_addr_46" [aes_dec_hls.cpp:164]   --->   Operation 779 'load' 'Td0_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_36 : Operation 780 [1/2] (1.23ns)   --->   "%Td0_load_47 = load i8 %Td0_addr_47" [aes_dec_hls.cpp:164]   --->   Operation 780 'load' 'Td0_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_36 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln165_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_37, i32 8, i32 15" [aes_dec_hls.cpp:165]   --->   Operation 781 'partselect' 'trunc_ln165_33' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.46>
ST_37 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_36)   --->   "%trunc_ln164 = trunc i32 %rk_load_12" [aes_dec_hls.cpp:164]   --->   Operation 782 'trunc' 'trunc_ln164' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_36)   --->   "%trunc_ln164_2 = trunc i32 %Td0_load_32" [aes_dec_hls.cpp:164]   --->   Operation 783 'trunc' 'trunc_ln164_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_38)   --->   "%trunc_ln164_5 = trunc i32 %rk_load_12" [aes_dec_hls.cpp:164]   --->   Operation 784 'trunc' 'trunc_ln164_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_38)   --->   "%trunc_ln164_6 = trunc i32 %Td0_load_32" [aes_dec_hls.cpp:164]   --->   Operation 785 'trunc' 'trunc_ln164_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node t0_1)   --->   "%xor_ln164 = xor i32 %Td0_load_32, i32 %rk_load_12" [aes_dec_hls.cpp:164]   --->   Operation 786 'xor' 'xor_ln164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_38)   --->   "%trunc_ln164_7 = trunc i32 %tmp_23" [aes_dec_hls.cpp:164]   --->   Operation 787 'trunc' 'trunc_ln164_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_38)   --->   "%trunc_ln164_8 = trunc i32 %tmp_25" [aes_dec_hls.cpp:164]   --->   Operation 788 'trunc' 'trunc_ln164_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_36)   --->   "%trunc_ln164_11 = trunc i32 %tmp_23" [aes_dec_hls.cpp:164]   --->   Operation 789 'trunc' 'trunc_ln164_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_36)   --->   "%trunc_ln164_12 = trunc i32 %tmp_25" [aes_dec_hls.cpp:164]   --->   Operation 790 'trunc' 'trunc_ln164_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node t0_1)   --->   "%xor_ln164_1 = xor i32 %tmp_25, i32 %tmp_23" [aes_dec_hls.cpp:164]   --->   Operation 791 'xor' 'xor_ln164_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_36)   --->   "%trunc_ln164_13 = trunc i32 %tmp_24" [aes_dec_hls.cpp:164]   --->   Operation 792 'trunc' 'trunc_ln164_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_36)   --->   "%xor_ln164_2 = xor i8 %trunc_ln164_12, i8 %trunc_ln164_11" [aes_dec_hls.cpp:164]   --->   Operation 793 'xor' 'xor_ln164_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_38)   --->   "%trunc_ln164_15 = trunc i32 %tmp_24" [aes_dec_hls.cpp:164]   --->   Operation 794 'trunc' 'trunc_ln164_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_38)   --->   "%xor_ln164_4 = xor i24 %trunc_ln164_8, i24 %trunc_ln164_7" [aes_dec_hls.cpp:164]   --->   Operation 795 'xor' 'xor_ln164_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node t0_1)   --->   "%xor_ln164_5 = xor i32 %xor_ln164_1, i32 %tmp_24" [aes_dec_hls.cpp:164]   --->   Operation 796 'xor' 'xor_ln164_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_38)   --->   "%xor_ln164_6 = xor i24 %trunc_ln164_6, i24 %trunc_ln164_5" [aes_dec_hls.cpp:164]   --->   Operation 797 'xor' 'xor_ln164_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_38)   --->   "%xor_ln164_7 = xor i24 %xor_ln164_4, i24 %trunc_ln164_15" [aes_dec_hls.cpp:164]   --->   Operation 798 'xor' 'xor_ln164_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_36)   --->   "%xor_ln164_10 = xor i8 %trunc_ln164_2, i8 %trunc_ln164" [aes_dec_hls.cpp:164]   --->   Operation 799 'xor' 'xor_ln164_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_36)   --->   "%xor_ln164_11 = xor i8 %xor_ln164_2, i8 %trunc_ln164_13" [aes_dec_hls.cpp:164]   --->   Operation 800 'xor' 'xor_ln164_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 801 [1/1] (0.35ns) (out node of the LUT)   --->   "%t0_1 = xor i32 %xor_ln164_5, i32 %xor_ln164" [aes_dec_hls.cpp:164]   --->   Operation 801 'xor' 't0_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 802 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_36 = xor i8 %xor_ln164_11, i8 %xor_ln164_10" [aes_dec_hls.cpp:153]   --->   Operation 802 'xor' 'xor_ln153_36' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 803 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_38 = xor i24 %xor_ln164_7, i24 %xor_ln164_6" [aes_dec_hls.cpp:153]   --->   Operation 803 'xor' 'xor_ln153_38' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 804 [1/2] (1.23ns)   --->   "%Td0_load_36 = load i8 %Td0_addr_36" [aes_dec_hls.cpp:164]   --->   Operation 804 'load' 'Td0_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_37 : Operation 805 [1/2] (1.23ns)   --->   "%rk_load_13 = load i6 %rk_addr_13" [aes_dec_hls.cpp:164]   --->   Operation 805 'load' 'rk_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_37 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_39)   --->   "%trunc_ln164_17 = trunc i32 %rk_load_13" [aes_dec_hls.cpp:164]   --->   Operation 806 'trunc' 'trunc_ln164_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_39)   --->   "%trunc_ln164_18 = trunc i32 %Td0_load_36" [aes_dec_hls.cpp:164]   --->   Operation 807 'trunc' 'trunc_ln164_18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_39)   --->   "%trunc_ln164_27 = trunc i32 %tmp_26" [aes_dec_hls.cpp:164]   --->   Operation 808 'trunc' 'trunc_ln164_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_39)   --->   "%trunc_ln164_28 = trunc i32 %tmp_28" [aes_dec_hls.cpp:164]   --->   Operation 809 'trunc' 'trunc_ln164_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_39)   --->   "%trunc_ln164_29 = trunc i32 %tmp_27" [aes_dec_hls.cpp:164]   --->   Operation 810 'trunc' 'trunc_ln164_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_39)   --->   "%xor_ln164_15 = xor i16 %trunc_ln164_28, i16 %trunc_ln164_27" [aes_dec_hls.cpp:164]   --->   Operation 811 'xor' 'xor_ln164_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_39)   --->   "%xor_ln164_23 = xor i16 %trunc_ln164_18, i16 %trunc_ln164_17" [aes_dec_hls.cpp:164]   --->   Operation 812 'xor' 'xor_ln164_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_39)   --->   "%xor_ln164_24 = xor i16 %xor_ln164_15, i16 %trunc_ln164_29" [aes_dec_hls.cpp:164]   --->   Operation 813 'xor' 'xor_ln164_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 814 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_39 = xor i16 %xor_ln164_24, i16 %xor_ln164_23" [aes_dec_hls.cpp:153]   --->   Operation 814 'xor' 'xor_ln153_39' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln164_8 = zext i8 %lshr_ln164_6" [aes_dec_hls.cpp:164]   --->   Operation 815 'zext' 'zext_ln164_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 816 [1/1] (0.00ns)   --->   "%Td0_addr_40 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_8" [aes_dec_hls.cpp:164]   --->   Operation 816 'getelementptr' 'Td0_addr_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 817 [2/2] (1.23ns)   --->   "%Td0_load_40 = load i8 %Td0_addr_40" [aes_dec_hls.cpp:164]   --->   Operation 817 'load' 'Td0_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_37 : Operation 818 [1/2] (1.38ns)   --->   "%tmp_29 = call i32 @rotr, i32 %Td0_load_41, i5 8" [aes_dec_hls.cpp:164]   --->   Operation 818 'call' 'tmp_29' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 819 [1/2] (1.38ns)   --->   "%tmp_30 = call i32 @rotr, i32 %Td0_load_42, i5 16" [aes_dec_hls.cpp:164]   --->   Operation 819 'call' 'tmp_30' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 820 [1/2] (1.38ns)   --->   "%tmp_31 = call i32 @rotr, i32 %Td0_load_43, i5 24" [aes_dec_hls.cpp:164]   --->   Operation 820 'call' 'tmp_31' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 821 [1/1] (0.00ns)   --->   "%rk_addr_14 = getelementptr i32 %rk, i64 0, i64 14" [aes_dec_hls.cpp:164]   --->   Operation 821 'getelementptr' 'rk_addr_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 822 [2/2] (1.23ns)   --->   "%rk_load_14 = load i6 %rk_addr_14" [aes_dec_hls.cpp:164]   --->   Operation 822 'load' 'rk_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_37 : Operation 823 [2/2] (1.46ns)   --->   "%tmp_32 = call i32 @rotr, i32 %Td0_load_45, i5 8" [aes_dec_hls.cpp:164]   --->   Operation 823 'call' 'tmp_32' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 824 [2/2] (1.46ns)   --->   "%tmp_33 = call i32 @rotr, i32 %Td0_load_46, i5 16" [aes_dec_hls.cpp:164]   --->   Operation 824 'call' 'tmp_33' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 825 [2/2] (1.46ns)   --->   "%tmp_34 = call i32 @rotr, i32 %Td0_load_47, i5 24" [aes_dec_hls.cpp:164]   --->   Operation 825 'call' 'tmp_34' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 826 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0_1, i32 24, i32 31" [aes_dec_hls.cpp:165]   --->   Operation 826 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln165_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_38, i32 16, i32 23" [aes_dec_hls.cpp:165]   --->   Operation 827 'partselect' 'trunc_ln165_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln165_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_39, i32 8, i32 15" [aes_dec_hls.cpp:165]   --->   Operation 828 'partselect' 'trunc_ln165_50' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 1.42>
ST_38 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_40)   --->   "%trunc_ln164_19 = trunc i32 %rk_load_13" [aes_dec_hls.cpp:164]   --->   Operation 829 'trunc' 'trunc_ln164_19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_40)   --->   "%trunc_ln164_20 = trunc i32 %Td0_load_36" [aes_dec_hls.cpp:164]   --->   Operation 830 'trunc' 'trunc_ln164_20' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_41)   --->   "%trunc_ln164_21 = trunc i32 %rk_load_13" [aes_dec_hls.cpp:164]   --->   Operation 831 'trunc' 'trunc_ln164_21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_41)   --->   "%trunc_ln164_22 = trunc i32 %Td0_load_36" [aes_dec_hls.cpp:164]   --->   Operation 832 'trunc' 'trunc_ln164_22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node t1_1)   --->   "%xor_ln164_13 = xor i32 %Td0_load_36, i32 %rk_load_13" [aes_dec_hls.cpp:164]   --->   Operation 833 'xor' 'xor_ln164_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_41)   --->   "%trunc_ln164_23 = trunc i32 %tmp_26" [aes_dec_hls.cpp:164]   --->   Operation 834 'trunc' 'trunc_ln164_23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_41)   --->   "%trunc_ln164_24 = trunc i32 %tmp_28" [aes_dec_hls.cpp:164]   --->   Operation 835 'trunc' 'trunc_ln164_24' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_40)   --->   "%trunc_ln164_25 = trunc i32 %tmp_26" [aes_dec_hls.cpp:164]   --->   Operation 836 'trunc' 'trunc_ln164_25' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_40)   --->   "%trunc_ln164_26 = trunc i32 %tmp_28" [aes_dec_hls.cpp:164]   --->   Operation 837 'trunc' 'trunc_ln164_26' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node t1_1)   --->   "%xor_ln164_14 = xor i32 %tmp_28, i32 %tmp_26" [aes_dec_hls.cpp:164]   --->   Operation 838 'xor' 'xor_ln164_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_40)   --->   "%trunc_ln164_30 = trunc i32 %tmp_27" [aes_dec_hls.cpp:164]   --->   Operation 839 'trunc' 'trunc_ln164_30' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_40)   --->   "%xor_ln164_16 = xor i24 %trunc_ln164_26, i24 %trunc_ln164_25" [aes_dec_hls.cpp:164]   --->   Operation 840 'xor' 'xor_ln164_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_41)   --->   "%trunc_ln164_31 = trunc i32 %tmp_27" [aes_dec_hls.cpp:164]   --->   Operation 841 'trunc' 'trunc_ln164_31' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_41)   --->   "%xor_ln164_17 = xor i8 %trunc_ln164_24, i8 %trunc_ln164_23" [aes_dec_hls.cpp:164]   --->   Operation 842 'xor' 'xor_ln164_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node t1_1)   --->   "%xor_ln164_18 = xor i32 %xor_ln164_14, i32 %tmp_27" [aes_dec_hls.cpp:164]   --->   Operation 843 'xor' 'xor_ln164_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_41)   --->   "%xor_ln164_19 = xor i8 %trunc_ln164_22, i8 %trunc_ln164_21" [aes_dec_hls.cpp:164]   --->   Operation 844 'xor' 'xor_ln164_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_41)   --->   "%xor_ln164_20 = xor i8 %xor_ln164_17, i8 %trunc_ln164_31" [aes_dec_hls.cpp:164]   --->   Operation 845 'xor' 'xor_ln164_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_40)   --->   "%xor_ln164_21 = xor i24 %trunc_ln164_20, i24 %trunc_ln164_19" [aes_dec_hls.cpp:164]   --->   Operation 846 'xor' 'xor_ln164_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_40)   --->   "%xor_ln164_22 = xor i24 %xor_ln164_16, i24 %trunc_ln164_30" [aes_dec_hls.cpp:164]   --->   Operation 847 'xor' 'xor_ln164_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 848 [1/1] (0.35ns) (out node of the LUT)   --->   "%t1_1 = xor i32 %xor_ln164_18, i32 %xor_ln164_13" [aes_dec_hls.cpp:164]   --->   Operation 848 'xor' 't1_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 849 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_40 = xor i24 %xor_ln164_22, i24 %xor_ln164_21" [aes_dec_hls.cpp:153]   --->   Operation 849 'xor' 'xor_ln153_40' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 850 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_41 = xor i8 %xor_ln164_20, i8 %xor_ln164_19" [aes_dec_hls.cpp:153]   --->   Operation 850 'xor' 'xor_ln153_41' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 851 [1/2] (1.23ns)   --->   "%Td0_load_40 = load i8 %Td0_addr_40" [aes_dec_hls.cpp:164]   --->   Operation 851 'load' 'Td0_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_38 : Operation 852 [1/2] (1.23ns)   --->   "%rk_load_14 = load i6 %rk_addr_14" [aes_dec_hls.cpp:164]   --->   Operation 852 'load' 'rk_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_38 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_44)   --->   "%trunc_ln164_38 = trunc i32 %rk_load_14" [aes_dec_hls.cpp:164]   --->   Operation 853 'trunc' 'trunc_ln164_38' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_44)   --->   "%trunc_ln164_39 = trunc i32 %Td0_load_40" [aes_dec_hls.cpp:164]   --->   Operation 854 'trunc' 'trunc_ln164_39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_44)   --->   "%trunc_ln164_40 = trunc i32 %tmp_29" [aes_dec_hls.cpp:164]   --->   Operation 855 'trunc' 'trunc_ln164_40' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_44)   --->   "%trunc_ln164_41 = trunc i32 %tmp_31" [aes_dec_hls.cpp:164]   --->   Operation 856 'trunc' 'trunc_ln164_41' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_44)   --->   "%trunc_ln164_48 = trunc i32 %tmp_30" [aes_dec_hls.cpp:164]   --->   Operation 857 'trunc' 'trunc_ln164_48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_44)   --->   "%xor_ln164_30 = xor i16 %trunc_ln164_41, i16 %trunc_ln164_40" [aes_dec_hls.cpp:164]   --->   Operation 858 'xor' 'xor_ln164_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_44)   --->   "%xor_ln164_32 = xor i16 %trunc_ln164_39, i16 %trunc_ln164_38" [aes_dec_hls.cpp:164]   --->   Operation 859 'xor' 'xor_ln164_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_44)   --->   "%xor_ln164_33 = xor i16 %xor_ln164_30, i16 %trunc_ln164_48" [aes_dec_hls.cpp:164]   --->   Operation 860 'xor' 'xor_ln164_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 861 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_44 = xor i16 %xor_ln164_33, i16 %xor_ln164_32" [aes_dec_hls.cpp:153]   --->   Operation 861 'xor' 'xor_ln153_44' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln164_12 = zext i8 %lshr_ln164_9" [aes_dec_hls.cpp:164]   --->   Operation 862 'zext' 'zext_ln164_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 863 [1/1] (0.00ns)   --->   "%Td0_addr_44 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_12" [aes_dec_hls.cpp:164]   --->   Operation 863 'getelementptr' 'Td0_addr_44' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 864 [2/2] (1.23ns)   --->   "%Td0_load_44 = load i8 %Td0_addr_44" [aes_dec_hls.cpp:164]   --->   Operation 864 'load' 'Td0_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_38 : Operation 865 [1/2] (1.38ns)   --->   "%tmp_32 = call i32 @rotr, i32 %Td0_load_45, i5 8" [aes_dec_hls.cpp:164]   --->   Operation 865 'call' 'tmp_32' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 866 [1/2] (1.38ns)   --->   "%tmp_33 = call i32 @rotr, i32 %Td0_load_46, i5 16" [aes_dec_hls.cpp:164]   --->   Operation 866 'call' 'tmp_33' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 867 [1/2] (1.38ns)   --->   "%tmp_34 = call i32 @rotr, i32 %Td0_load_47, i5 24" [aes_dec_hls.cpp:164]   --->   Operation 867 'call' 'tmp_34' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 868 [1/1] (0.00ns)   --->   "%rk_addr_15 = getelementptr i32 %rk, i64 0, i64 15" [aes_dec_hls.cpp:164]   --->   Operation 868 'getelementptr' 'rk_addr_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 869 [2/2] (1.23ns)   --->   "%rk_load_15 = load i6 %rk_addr_15" [aes_dec_hls.cpp:164]   --->   Operation 869 'load' 'rk_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_38 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln165_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_44, i32 8, i32 15" [aes_dec_hls.cpp:165]   --->   Operation 870 'partselect' 'trunc_ln165_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 871 [1/1] (0.00ns)   --->   "%lshr_ln165_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1_1, i32 24, i32 31" [aes_dec_hls.cpp:165]   --->   Operation 871 'partselect' 'lshr_ln165_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln165_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_40, i32 16, i32 23" [aes_dec_hls.cpp:165]   --->   Operation 872 'partselect' 'trunc_ln165_32' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 1.42>
ST_39 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_42)   --->   "%trunc_ln164_34 = trunc i32 %rk_load_14" [aes_dec_hls.cpp:164]   --->   Operation 873 'trunc' 'trunc_ln164_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_42)   --->   "%trunc_ln164_35 = trunc i32 %Td0_load_40" [aes_dec_hls.cpp:164]   --->   Operation 874 'trunc' 'trunc_ln164_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_43)   --->   "%trunc_ln164_36 = trunc i32 %rk_load_14" [aes_dec_hls.cpp:164]   --->   Operation 875 'trunc' 'trunc_ln164_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_43)   --->   "%trunc_ln164_37 = trunc i32 %Td0_load_40" [aes_dec_hls.cpp:164]   --->   Operation 876 'trunc' 'trunc_ln164_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node t2_1)   --->   "%xor_ln164_26 = xor i32 %Td0_load_40, i32 %rk_load_14" [aes_dec_hls.cpp:164]   --->   Operation 877 'xor' 'xor_ln164_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_43)   --->   "%trunc_ln164_42 = trunc i32 %tmp_29" [aes_dec_hls.cpp:164]   --->   Operation 878 'trunc' 'trunc_ln164_42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_43)   --->   "%trunc_ln164_43 = trunc i32 %tmp_31" [aes_dec_hls.cpp:164]   --->   Operation 879 'trunc' 'trunc_ln164_43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_42)   --->   "%trunc_ln164_44 = trunc i32 %tmp_29" [aes_dec_hls.cpp:164]   --->   Operation 880 'trunc' 'trunc_ln164_44' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_42)   --->   "%trunc_ln164_45 = trunc i32 %tmp_31" [aes_dec_hls.cpp:164]   --->   Operation 881 'trunc' 'trunc_ln164_45' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node t2_1)   --->   "%xor_ln164_27 = xor i32 %tmp_31, i32 %tmp_29" [aes_dec_hls.cpp:164]   --->   Operation 882 'xor' 'xor_ln164_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_42)   --->   "%trunc_ln164_46 = trunc i32 %tmp_30" [aes_dec_hls.cpp:164]   --->   Operation 883 'trunc' 'trunc_ln164_46' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_42)   --->   "%xor_ln164_28 = xor i24 %trunc_ln164_45, i24 %trunc_ln164_44" [aes_dec_hls.cpp:164]   --->   Operation 884 'xor' 'xor_ln164_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_43)   --->   "%trunc_ln164_47 = trunc i32 %tmp_30" [aes_dec_hls.cpp:164]   --->   Operation 885 'trunc' 'trunc_ln164_47' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_43)   --->   "%xor_ln164_29 = xor i8 %trunc_ln164_43, i8 %trunc_ln164_42" [aes_dec_hls.cpp:164]   --->   Operation 886 'xor' 'xor_ln164_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node t2_1)   --->   "%xor_ln164_31 = xor i32 %xor_ln164_27, i32 %tmp_30" [aes_dec_hls.cpp:164]   --->   Operation 887 'xor' 'xor_ln164_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_43)   --->   "%xor_ln164_34 = xor i8 %trunc_ln164_37, i8 %trunc_ln164_36" [aes_dec_hls.cpp:164]   --->   Operation 888 'xor' 'xor_ln164_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_43)   --->   "%xor_ln164_35 = xor i8 %xor_ln164_29, i8 %trunc_ln164_47" [aes_dec_hls.cpp:164]   --->   Operation 889 'xor' 'xor_ln164_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_42)   --->   "%xor_ln164_36 = xor i24 %trunc_ln164_35, i24 %trunc_ln164_34" [aes_dec_hls.cpp:164]   --->   Operation 890 'xor' 'xor_ln164_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_42)   --->   "%xor_ln164_37 = xor i24 %xor_ln164_28, i24 %trunc_ln164_46" [aes_dec_hls.cpp:164]   --->   Operation 891 'xor' 'xor_ln164_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 892 [1/1] (0.35ns) (out node of the LUT)   --->   "%t2_1 = xor i32 %xor_ln164_31, i32 %xor_ln164_26" [aes_dec_hls.cpp:164]   --->   Operation 892 'xor' 't2_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 893 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_42 = xor i24 %xor_ln164_37, i24 %xor_ln164_36" [aes_dec_hls.cpp:153]   --->   Operation 893 'xor' 'xor_ln153_42' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 894 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_43 = xor i8 %xor_ln164_35, i8 %xor_ln164_34" [aes_dec_hls.cpp:153]   --->   Operation 894 'xor' 'xor_ln153_43' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 895 [1/2] (1.23ns)   --->   "%Td0_load_44 = load i8 %Td0_addr_44" [aes_dec_hls.cpp:164]   --->   Operation 895 'load' 'Td0_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_39 : Operation 896 [1/2] (1.23ns)   --->   "%rk_load_15 = load i6 %rk_addr_15" [aes_dec_hls.cpp:164]   --->   Operation 896 'load' 'rk_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_39 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_46)   --->   "%trunc_ln164_53 = trunc i32 %rk_load_15" [aes_dec_hls.cpp:164]   --->   Operation 897 'trunc' 'trunc_ln164_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_46)   --->   "%trunc_ln164_54 = trunc i32 %Td0_load_44" [aes_dec_hls.cpp:164]   --->   Operation 898 'trunc' 'trunc_ln164_54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_46)   --->   "%trunc_ln164_59 = trunc i32 %tmp_32" [aes_dec_hls.cpp:164]   --->   Operation 899 'trunc' 'trunc_ln164_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_46)   --->   "%trunc_ln164_60 = trunc i32 %tmp_34" [aes_dec_hls.cpp:164]   --->   Operation 900 'trunc' 'trunc_ln164_60' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_46)   --->   "%trunc_ln164_64 = trunc i32 %tmp_33" [aes_dec_hls.cpp:164]   --->   Operation 901 'trunc' 'trunc_ln164_64' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_46)   --->   "%xor_ln164_42 = xor i16 %trunc_ln164_60, i16 %trunc_ln164_59" [aes_dec_hls.cpp:164]   --->   Operation 902 'xor' 'xor_ln164_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_46)   --->   "%xor_ln164_47 = xor i16 %trunc_ln164_54, i16 %trunc_ln164_53" [aes_dec_hls.cpp:164]   --->   Operation 903 'xor' 'xor_ln164_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_46)   --->   "%xor_ln164_48 = xor i16 %xor_ln164_42, i16 %trunc_ln164_64" [aes_dec_hls.cpp:164]   --->   Operation 904 'xor' 'xor_ln164_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 905 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_46 = xor i16 %xor_ln164_48, i16 %xor_ln164_47" [aes_dec_hls.cpp:153]   --->   Operation 905 'xor' 'xor_ln153_46' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln165_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_46, i32 8, i32 15" [aes_dec_hls.cpp:165]   --->   Operation 906 'partselect' 'trunc_ln165_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 907 [1/1] (0.00ns)   --->   "%lshr_ln165_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2_1, i32 24, i32 31" [aes_dec_hls.cpp:165]   --->   Operation 907 'partselect' 'lshr_ln165_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln165_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_42, i32 16, i32 23" [aes_dec_hls.cpp:165]   --->   Operation 908 'partselect' 'trunc_ln165_49' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 0.35>
ST_40 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_45)   --->   "%trunc_ln164_51 = trunc i32 %rk_load_15" [aes_dec_hls.cpp:164]   --->   Operation 909 'trunc' 'trunc_ln164_51' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_45)   --->   "%trunc_ln164_52 = trunc i32 %Td0_load_44" [aes_dec_hls.cpp:164]   --->   Operation 910 'trunc' 'trunc_ln164_52' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_47)   --->   "%trunc_ln164_55 = trunc i32 %rk_load_15" [aes_dec_hls.cpp:164]   --->   Operation 911 'trunc' 'trunc_ln164_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_47)   --->   "%trunc_ln164_56 = trunc i32 %Td0_load_44" [aes_dec_hls.cpp:164]   --->   Operation 912 'trunc' 'trunc_ln164_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node t3_1)   --->   "%xor_ln164_39 = xor i32 %Td0_load_44, i32 %rk_load_15" [aes_dec_hls.cpp:164]   --->   Operation 913 'xor' 'xor_ln164_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_47)   --->   "%trunc_ln164_57 = trunc i32 %tmp_32" [aes_dec_hls.cpp:164]   --->   Operation 914 'trunc' 'trunc_ln164_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_47)   --->   "%trunc_ln164_58 = trunc i32 %tmp_34" [aes_dec_hls.cpp:164]   --->   Operation 915 'trunc' 'trunc_ln164_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_45)   --->   "%trunc_ln164_61 = trunc i32 %tmp_32" [aes_dec_hls.cpp:164]   --->   Operation 916 'trunc' 'trunc_ln164_61' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_45)   --->   "%trunc_ln164_62 = trunc i32 %tmp_34" [aes_dec_hls.cpp:164]   --->   Operation 917 'trunc' 'trunc_ln164_62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node t3_1)   --->   "%xor_ln164_40 = xor i32 %tmp_34, i32 %tmp_32" [aes_dec_hls.cpp:164]   --->   Operation 918 'xor' 'xor_ln164_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_45)   --->   "%trunc_ln164_63 = trunc i32 %tmp_33" [aes_dec_hls.cpp:164]   --->   Operation 919 'trunc' 'trunc_ln164_63' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_45)   --->   "%xor_ln164_41 = xor i8 %trunc_ln164_62, i8 %trunc_ln164_61" [aes_dec_hls.cpp:164]   --->   Operation 920 'xor' 'xor_ln164_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_47)   --->   "%trunc_ln164_65 = trunc i32 %tmp_33" [aes_dec_hls.cpp:164]   --->   Operation 921 'trunc' 'trunc_ln164_65' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_47)   --->   "%xor_ln164_43 = xor i24 %trunc_ln164_58, i24 %trunc_ln164_57" [aes_dec_hls.cpp:164]   --->   Operation 922 'xor' 'xor_ln164_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node t3_1)   --->   "%xor_ln164_44 = xor i32 %xor_ln164_40, i32 %tmp_33" [aes_dec_hls.cpp:164]   --->   Operation 923 'xor' 'xor_ln164_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_47)   --->   "%xor_ln164_45 = xor i24 %trunc_ln164_56, i24 %trunc_ln164_55" [aes_dec_hls.cpp:164]   --->   Operation 924 'xor' 'xor_ln164_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_47)   --->   "%xor_ln164_46 = xor i24 %xor_ln164_43, i24 %trunc_ln164_65" [aes_dec_hls.cpp:164]   --->   Operation 925 'xor' 'xor_ln164_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_45)   --->   "%xor_ln164_49 = xor i8 %trunc_ln164_52, i8 %trunc_ln164_51" [aes_dec_hls.cpp:164]   --->   Operation 926 'xor' 'xor_ln164_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_45)   --->   "%xor_ln164_50 = xor i8 %xor_ln164_41, i8 %trunc_ln164_63" [aes_dec_hls.cpp:164]   --->   Operation 927 'xor' 'xor_ln164_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 928 [1/1] (0.35ns) (out node of the LUT)   --->   "%t3_1 = xor i32 %xor_ln164_44, i32 %xor_ln164_39" [aes_dec_hls.cpp:164]   --->   Operation 928 'xor' 't3_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 929 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_45 = xor i8 %xor_ln164_50, i8 %xor_ln164_49" [aes_dec_hls.cpp:153]   --->   Operation 929 'xor' 'xor_ln153_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 930 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_47 = xor i24 %xor_ln164_46, i24 %xor_ln164_45" [aes_dec_hls.cpp:153]   --->   Operation 930 'xor' 'xor_ln153_47' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_47, i32 16, i32 23" [aes_dec_hls.cpp:165]   --->   Operation 931 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 932 [1/1] (0.00ns)   --->   "%lshr_ln165_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3_1, i32 24, i32 31" [aes_dec_hls.cpp:165]   --->   Operation 932 'partselect' 'lshr_ln165_9' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 1.23>
ST_41 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i8 %trunc_ln7" [aes_dec_hls.cpp:165]   --->   Operation 933 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 934 [1/1] (0.00ns)   --->   "%Td0_addr_49 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_1" [aes_dec_hls.cpp:165]   --->   Operation 934 'getelementptr' 'Td0_addr_49' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 935 [2/2] (1.23ns)   --->   "%Td0_load_49 = load i8 %Td0_addr_49" [aes_dec_hls.cpp:165]   --->   Operation 935 'load' 'Td0_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_41 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln165_2 = zext i8 %trunc_ln165_1" [aes_dec_hls.cpp:165]   --->   Operation 936 'zext' 'zext_ln165_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 937 [1/1] (0.00ns)   --->   "%Td0_addr_50 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_2" [aes_dec_hls.cpp:165]   --->   Operation 937 'getelementptr' 'Td0_addr_50' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 938 [2/2] (1.23ns)   --->   "%Td0_load_50 = load i8 %Td0_addr_50" [aes_dec_hls.cpp:165]   --->   Operation 938 'load' 'Td0_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_41 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln165_3 = zext i8 %xor_ln153_41" [aes_dec_hls.cpp:165]   --->   Operation 939 'zext' 'zext_ln165_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 940 [1/1] (0.00ns)   --->   "%Td0_addr_51 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_3" [aes_dec_hls.cpp:165]   --->   Operation 940 'getelementptr' 'Td0_addr_51' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 941 [2/2] (1.23ns)   --->   "%Td0_load_51 = load i8 %Td0_addr_51" [aes_dec_hls.cpp:165]   --->   Operation 941 'load' 'Td0_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 42 <SV = 41> <Delay = 1.23>
ST_42 : Operation 942 [1/2] (1.23ns)   --->   "%Td0_load_49 = load i8 %Td0_addr_49" [aes_dec_hls.cpp:165]   --->   Operation 942 'load' 'Td0_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_42 : Operation 943 [1/2] (1.23ns)   --->   "%Td0_load_50 = load i8 %Td0_addr_50" [aes_dec_hls.cpp:165]   --->   Operation 943 'load' 'Td0_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_42 : Operation 944 [1/2] (1.23ns)   --->   "%Td0_load_51 = load i8 %Td0_addr_51" [aes_dec_hls.cpp:165]   --->   Operation 944 'load' 'Td0_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_42 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln165_5 = zext i8 %trunc_ln165_s" [aes_dec_hls.cpp:165]   --->   Operation 945 'zext' 'zext_ln165_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 946 [1/1] (0.00ns)   --->   "%Td0_addr_53 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_5" [aes_dec_hls.cpp:165]   --->   Operation 946 'getelementptr' 'Td0_addr_53' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 947 [2/2] (1.23ns)   --->   "%Td0_load_53 = load i8 %Td0_addr_53" [aes_dec_hls.cpp:165]   --->   Operation 947 'load' 'Td0_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_42 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln165_6 = zext i8 %trunc_ln165_16" [aes_dec_hls.cpp:165]   --->   Operation 948 'zext' 'zext_ln165_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 949 [1/1] (0.00ns)   --->   "%Td0_addr_54 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_6" [aes_dec_hls.cpp:165]   --->   Operation 949 'getelementptr' 'Td0_addr_54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 950 [2/2] (1.23ns)   --->   "%Td0_load_54 = load i8 %Td0_addr_54" [aes_dec_hls.cpp:165]   --->   Operation 950 'load' 'Td0_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_42 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln165_7 = zext i8 %xor_ln153_43" [aes_dec_hls.cpp:165]   --->   Operation 951 'zext' 'zext_ln165_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 952 [1/1] (0.00ns)   --->   "%Td0_addr_55 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_7" [aes_dec_hls.cpp:165]   --->   Operation 952 'getelementptr' 'Td0_addr_55' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 953 [2/2] (1.23ns)   --->   "%Td0_load_55 = load i8 %Td0_addr_55" [aes_dec_hls.cpp:165]   --->   Operation 953 'load' 'Td0_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 43 <SV = 42> <Delay = 1.46>
ST_43 : Operation 954 [2/2] (1.46ns)   --->   "%tmp_35 = call i32 @rotr, i32 %Td0_load_49, i5 8" [aes_dec_hls.cpp:165]   --->   Operation 954 'call' 'tmp_35' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 955 [2/2] (1.46ns)   --->   "%tmp_36 = call i32 @rotr, i32 %Td0_load_50, i5 16" [aes_dec_hls.cpp:165]   --->   Operation 955 'call' 'tmp_36' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 956 [2/2] (1.46ns)   --->   "%tmp_37 = call i32 @rotr, i32 %Td0_load_51, i5 24" [aes_dec_hls.cpp:165]   --->   Operation 956 'call' 'tmp_37' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 957 [1/2] (1.23ns)   --->   "%Td0_load_53 = load i8 %Td0_addr_53" [aes_dec_hls.cpp:165]   --->   Operation 957 'load' 'Td0_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_43 : Operation 958 [1/2] (1.23ns)   --->   "%Td0_load_54 = load i8 %Td0_addr_54" [aes_dec_hls.cpp:165]   --->   Operation 958 'load' 'Td0_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_43 : Operation 959 [1/2] (1.23ns)   --->   "%Td0_load_55 = load i8 %Td0_addr_55" [aes_dec_hls.cpp:165]   --->   Operation 959 'load' 'Td0_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_43 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln165_9 = zext i8 %trunc_ln165_32" [aes_dec_hls.cpp:165]   --->   Operation 960 'zext' 'zext_ln165_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 961 [1/1] (0.00ns)   --->   "%Td0_addr_57 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_9" [aes_dec_hls.cpp:165]   --->   Operation 961 'getelementptr' 'Td0_addr_57' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 962 [2/2] (1.23ns)   --->   "%Td0_load_57 = load i8 %Td0_addr_57" [aes_dec_hls.cpp:165]   --->   Operation 962 'load' 'Td0_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_43 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln165_10 = zext i8 %trunc_ln165_33" [aes_dec_hls.cpp:165]   --->   Operation 963 'zext' 'zext_ln165_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 964 [1/1] (0.00ns)   --->   "%Td0_addr_58 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_10" [aes_dec_hls.cpp:165]   --->   Operation 964 'getelementptr' 'Td0_addr_58' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 965 [2/2] (1.23ns)   --->   "%Td0_load_58 = load i8 %Td0_addr_58" [aes_dec_hls.cpp:165]   --->   Operation 965 'load' 'Td0_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_43 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln165_11 = zext i8 %xor_ln153_45" [aes_dec_hls.cpp:165]   --->   Operation 966 'zext' 'zext_ln165_11' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 967 [1/1] (0.00ns)   --->   "%Td0_addr_59 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_11" [aes_dec_hls.cpp:165]   --->   Operation 967 'getelementptr' 'Td0_addr_59' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 968 [2/2] (1.23ns)   --->   "%Td0_load_59 = load i8 %Td0_addr_59" [aes_dec_hls.cpp:165]   --->   Operation 968 'load' 'Td0_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 44 <SV = 43> <Delay = 1.46>
ST_44 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i8 %lshr_ln3" [aes_dec_hls.cpp:165]   --->   Operation 969 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 970 [1/1] (0.00ns)   --->   "%Td0_addr_48 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165" [aes_dec_hls.cpp:165]   --->   Operation 970 'getelementptr' 'Td0_addr_48' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 971 [2/2] (1.23ns)   --->   "%Td0_load_48 = load i8 %Td0_addr_48" [aes_dec_hls.cpp:165]   --->   Operation 971 'load' 'Td0_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_44 : Operation 972 [1/2] (1.38ns)   --->   "%tmp_35 = call i32 @rotr, i32 %Td0_load_49, i5 8" [aes_dec_hls.cpp:165]   --->   Operation 972 'call' 'tmp_35' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 973 [1/2] (1.38ns)   --->   "%tmp_36 = call i32 @rotr, i32 %Td0_load_50, i5 16" [aes_dec_hls.cpp:165]   --->   Operation 973 'call' 'tmp_36' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 974 [1/2] (1.38ns)   --->   "%tmp_37 = call i32 @rotr, i32 %Td0_load_51, i5 24" [aes_dec_hls.cpp:165]   --->   Operation 974 'call' 'tmp_37' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 975 [1/1] (0.00ns)   --->   "%rk_addr_16 = getelementptr i32 %rk, i64 0, i64 16" [aes_dec_hls.cpp:165]   --->   Operation 975 'getelementptr' 'rk_addr_16' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 976 [2/2] (1.23ns)   --->   "%rk_load_16 = load i6 %rk_addr_16" [aes_dec_hls.cpp:165]   --->   Operation 976 'load' 'rk_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_44 : Operation 977 [2/2] (1.46ns)   --->   "%tmp_38 = call i32 @rotr, i32 %Td0_load_53, i5 8" [aes_dec_hls.cpp:165]   --->   Operation 977 'call' 'tmp_38' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 978 [2/2] (1.46ns)   --->   "%tmp_39 = call i32 @rotr, i32 %Td0_load_54, i5 16" [aes_dec_hls.cpp:165]   --->   Operation 978 'call' 'tmp_39' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 979 [2/2] (1.46ns)   --->   "%tmp_40 = call i32 @rotr, i32 %Td0_load_55, i5 24" [aes_dec_hls.cpp:165]   --->   Operation 979 'call' 'tmp_40' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 980 [1/2] (1.23ns)   --->   "%Td0_load_57 = load i8 %Td0_addr_57" [aes_dec_hls.cpp:165]   --->   Operation 980 'load' 'Td0_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_44 : Operation 981 [1/2] (1.23ns)   --->   "%Td0_load_58 = load i8 %Td0_addr_58" [aes_dec_hls.cpp:165]   --->   Operation 981 'load' 'Td0_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_44 : Operation 982 [1/2] (1.23ns)   --->   "%Td0_load_59 = load i8 %Td0_addr_59" [aes_dec_hls.cpp:165]   --->   Operation 982 'load' 'Td0_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_44 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln165_13 = zext i8 %trunc_ln165_49" [aes_dec_hls.cpp:165]   --->   Operation 983 'zext' 'zext_ln165_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 984 [1/1] (0.00ns)   --->   "%Td0_addr_61 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_13" [aes_dec_hls.cpp:165]   --->   Operation 984 'getelementptr' 'Td0_addr_61' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 985 [2/2] (1.23ns)   --->   "%Td0_load_61 = load i8 %Td0_addr_61" [aes_dec_hls.cpp:165]   --->   Operation 985 'load' 'Td0_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_44 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln165_14 = zext i8 %trunc_ln165_50" [aes_dec_hls.cpp:165]   --->   Operation 986 'zext' 'zext_ln165_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 987 [1/1] (0.00ns)   --->   "%Td0_addr_62 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_14" [aes_dec_hls.cpp:165]   --->   Operation 987 'getelementptr' 'Td0_addr_62' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 988 [2/2] (1.23ns)   --->   "%Td0_load_62 = load i8 %Td0_addr_62" [aes_dec_hls.cpp:165]   --->   Operation 988 'load' 'Td0_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_44 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln165_15 = zext i8 %xor_ln153_36" [aes_dec_hls.cpp:165]   --->   Operation 989 'zext' 'zext_ln165_15' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 990 [1/1] (0.00ns)   --->   "%Td0_addr_63 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_15" [aes_dec_hls.cpp:165]   --->   Operation 990 'getelementptr' 'Td0_addr_63' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 991 [2/2] (1.23ns)   --->   "%Td0_load_63 = load i8 %Td0_addr_63" [aes_dec_hls.cpp:165]   --->   Operation 991 'load' 'Td0_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 45 <SV = 44> <Delay = 1.46>
ST_45 : Operation 992 [1/2] (1.23ns)   --->   "%Td0_load_48 = load i8 %Td0_addr_48" [aes_dec_hls.cpp:165]   --->   Operation 992 'load' 'Td0_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_45 : Operation 993 [1/2] (1.23ns)   --->   "%rk_load_16 = load i6 %rk_addr_16" [aes_dec_hls.cpp:165]   --->   Operation 993 'load' 'rk_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_45 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_49)   --->   "%trunc_ln165_3 = trunc i32 %rk_load_16" [aes_dec_hls.cpp:165]   --->   Operation 994 'trunc' 'trunc_ln165_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_49)   --->   "%trunc_ln165_4 = trunc i32 %Td0_load_48" [aes_dec_hls.cpp:165]   --->   Operation 995 'trunc' 'trunc_ln165_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_49)   --->   "%trunc_ln165_9 = trunc i32 %tmp_35" [aes_dec_hls.cpp:165]   --->   Operation 996 'trunc' 'trunc_ln165_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_49)   --->   "%trunc_ln165_10 = trunc i32 %tmp_37" [aes_dec_hls.cpp:165]   --->   Operation 997 'trunc' 'trunc_ln165_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_49)   --->   "%trunc_ln165_14 = trunc i32 %tmp_36" [aes_dec_hls.cpp:165]   --->   Operation 998 'trunc' 'trunc_ln165_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_49)   --->   "%xor_ln165_3 = xor i16 %trunc_ln165_10, i16 %trunc_ln165_9" [aes_dec_hls.cpp:165]   --->   Operation 999 'xor' 'xor_ln165_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_49)   --->   "%xor_ln165_8 = xor i16 %trunc_ln165_4, i16 %trunc_ln165_3" [aes_dec_hls.cpp:165]   --->   Operation 1000 'xor' 'xor_ln165_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_49)   --->   "%xor_ln165_9 = xor i16 %xor_ln165_3, i16 %trunc_ln165_14" [aes_dec_hls.cpp:165]   --->   Operation 1001 'xor' 'xor_ln165_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1002 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_49 = xor i16 %xor_ln165_9, i16 %xor_ln165_8" [aes_dec_hls.cpp:153]   --->   Operation 1002 'xor' 'xor_ln153_49' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln165_4 = zext i8 %lshr_ln165_3" [aes_dec_hls.cpp:165]   --->   Operation 1003 'zext' 'zext_ln165_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1004 [1/1] (0.00ns)   --->   "%Td0_addr_52 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_4" [aes_dec_hls.cpp:165]   --->   Operation 1004 'getelementptr' 'Td0_addr_52' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1005 [2/2] (1.23ns)   --->   "%Td0_load_52 = load i8 %Td0_addr_52" [aes_dec_hls.cpp:165]   --->   Operation 1005 'load' 'Td0_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_45 : Operation 1006 [1/2] (1.38ns)   --->   "%tmp_38 = call i32 @rotr, i32 %Td0_load_53, i5 8" [aes_dec_hls.cpp:165]   --->   Operation 1006 'call' 'tmp_38' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1007 [1/2] (1.38ns)   --->   "%tmp_39 = call i32 @rotr, i32 %Td0_load_54, i5 16" [aes_dec_hls.cpp:165]   --->   Operation 1007 'call' 'tmp_39' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1008 [1/2] (1.38ns)   --->   "%tmp_40 = call i32 @rotr, i32 %Td0_load_55, i5 24" [aes_dec_hls.cpp:165]   --->   Operation 1008 'call' 'tmp_40' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1009 [1/1] (0.00ns)   --->   "%rk_addr_17 = getelementptr i32 %rk, i64 0, i64 17" [aes_dec_hls.cpp:165]   --->   Operation 1009 'getelementptr' 'rk_addr_17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1010 [2/2] (1.23ns)   --->   "%rk_load_17 = load i6 %rk_addr_17" [aes_dec_hls.cpp:165]   --->   Operation 1010 'load' 'rk_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_45 : Operation 1011 [2/2] (1.46ns)   --->   "%tmp_41 = call i32 @rotr, i32 %Td0_load_57, i5 8" [aes_dec_hls.cpp:165]   --->   Operation 1011 'call' 'tmp_41' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1012 [2/2] (1.46ns)   --->   "%tmp_42 = call i32 @rotr, i32 %Td0_load_58, i5 16" [aes_dec_hls.cpp:165]   --->   Operation 1012 'call' 'tmp_42' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1013 [2/2] (1.46ns)   --->   "%tmp_43 = call i32 @rotr, i32 %Td0_load_59, i5 24" [aes_dec_hls.cpp:165]   --->   Operation 1013 'call' 'tmp_43' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1014 [1/2] (1.23ns)   --->   "%Td0_load_61 = load i8 %Td0_addr_61" [aes_dec_hls.cpp:165]   --->   Operation 1014 'load' 'Td0_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_45 : Operation 1015 [1/2] (1.23ns)   --->   "%Td0_load_62 = load i8 %Td0_addr_62" [aes_dec_hls.cpp:165]   --->   Operation 1015 'load' 'Td0_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_45 : Operation 1016 [1/2] (1.23ns)   --->   "%Td0_load_63 = load i8 %Td0_addr_63" [aes_dec_hls.cpp:165]   --->   Operation 1016 'load' 'Td0_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_45 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln166_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_49, i32 8, i32 15" [aes_dec_hls.cpp:166]   --->   Operation 1017 'partselect' 'trunc_ln166_33' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 1.46>
ST_46 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_48)   --->   "%trunc_ln165 = trunc i32 %rk_load_16" [aes_dec_hls.cpp:165]   --->   Operation 1018 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_48)   --->   "%trunc_ln165_2 = trunc i32 %Td0_load_48" [aes_dec_hls.cpp:165]   --->   Operation 1019 'trunc' 'trunc_ln165_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_50)   --->   "%trunc_ln165_5 = trunc i32 %rk_load_16" [aes_dec_hls.cpp:165]   --->   Operation 1020 'trunc' 'trunc_ln165_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_50)   --->   "%trunc_ln165_6 = trunc i32 %Td0_load_48" [aes_dec_hls.cpp:165]   --->   Operation 1021 'trunc' 'trunc_ln165_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node s0_2)   --->   "%xor_ln165 = xor i32 %Td0_load_48, i32 %rk_load_16" [aes_dec_hls.cpp:165]   --->   Operation 1022 'xor' 'xor_ln165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_50)   --->   "%trunc_ln165_7 = trunc i32 %tmp_35" [aes_dec_hls.cpp:165]   --->   Operation 1023 'trunc' 'trunc_ln165_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_50)   --->   "%trunc_ln165_8 = trunc i32 %tmp_37" [aes_dec_hls.cpp:165]   --->   Operation 1024 'trunc' 'trunc_ln165_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_48)   --->   "%trunc_ln165_11 = trunc i32 %tmp_35" [aes_dec_hls.cpp:165]   --->   Operation 1025 'trunc' 'trunc_ln165_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_48)   --->   "%trunc_ln165_12 = trunc i32 %tmp_37" [aes_dec_hls.cpp:165]   --->   Operation 1026 'trunc' 'trunc_ln165_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node s0_2)   --->   "%xor_ln165_1 = xor i32 %tmp_37, i32 %tmp_35" [aes_dec_hls.cpp:165]   --->   Operation 1027 'xor' 'xor_ln165_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_48)   --->   "%trunc_ln165_13 = trunc i32 %tmp_36" [aes_dec_hls.cpp:165]   --->   Operation 1028 'trunc' 'trunc_ln165_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_48)   --->   "%xor_ln165_2 = xor i8 %trunc_ln165_12, i8 %trunc_ln165_11" [aes_dec_hls.cpp:165]   --->   Operation 1029 'xor' 'xor_ln165_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_50)   --->   "%trunc_ln165_15 = trunc i32 %tmp_36" [aes_dec_hls.cpp:165]   --->   Operation 1030 'trunc' 'trunc_ln165_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_50)   --->   "%xor_ln165_4 = xor i24 %trunc_ln165_8, i24 %trunc_ln165_7" [aes_dec_hls.cpp:165]   --->   Operation 1031 'xor' 'xor_ln165_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node s0_2)   --->   "%xor_ln165_5 = xor i32 %xor_ln165_1, i32 %tmp_36" [aes_dec_hls.cpp:165]   --->   Operation 1032 'xor' 'xor_ln165_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_50)   --->   "%xor_ln165_6 = xor i24 %trunc_ln165_6, i24 %trunc_ln165_5" [aes_dec_hls.cpp:165]   --->   Operation 1033 'xor' 'xor_ln165_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_50)   --->   "%xor_ln165_7 = xor i24 %xor_ln165_4, i24 %trunc_ln165_15" [aes_dec_hls.cpp:165]   --->   Operation 1034 'xor' 'xor_ln165_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_48)   --->   "%xor_ln165_10 = xor i8 %trunc_ln165_2, i8 %trunc_ln165" [aes_dec_hls.cpp:165]   --->   Operation 1035 'xor' 'xor_ln165_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_48)   --->   "%xor_ln165_11 = xor i8 %xor_ln165_2, i8 %trunc_ln165_13" [aes_dec_hls.cpp:165]   --->   Operation 1036 'xor' 'xor_ln165_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1037 [1/1] (0.35ns) (out node of the LUT)   --->   "%s0_2 = xor i32 %xor_ln165_5, i32 %xor_ln165" [aes_dec_hls.cpp:165]   --->   Operation 1037 'xor' 's0_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1038 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_48 = xor i8 %xor_ln165_11, i8 %xor_ln165_10" [aes_dec_hls.cpp:153]   --->   Operation 1038 'xor' 'xor_ln153_48' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1039 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_50 = xor i24 %xor_ln165_7, i24 %xor_ln165_6" [aes_dec_hls.cpp:153]   --->   Operation 1039 'xor' 'xor_ln153_50' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1040 [1/2] (1.23ns)   --->   "%Td0_load_52 = load i8 %Td0_addr_52" [aes_dec_hls.cpp:165]   --->   Operation 1040 'load' 'Td0_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_46 : Operation 1041 [1/2] (1.23ns)   --->   "%rk_load_17 = load i6 %rk_addr_17" [aes_dec_hls.cpp:165]   --->   Operation 1041 'load' 'rk_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_46 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_51)   --->   "%trunc_ln165_17 = trunc i32 %rk_load_17" [aes_dec_hls.cpp:165]   --->   Operation 1042 'trunc' 'trunc_ln165_17' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_51)   --->   "%trunc_ln165_18 = trunc i32 %Td0_load_52" [aes_dec_hls.cpp:165]   --->   Operation 1043 'trunc' 'trunc_ln165_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_51)   --->   "%trunc_ln165_27 = trunc i32 %tmp_38" [aes_dec_hls.cpp:165]   --->   Operation 1044 'trunc' 'trunc_ln165_27' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_51)   --->   "%trunc_ln165_28 = trunc i32 %tmp_40" [aes_dec_hls.cpp:165]   --->   Operation 1045 'trunc' 'trunc_ln165_28' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_51)   --->   "%trunc_ln165_29 = trunc i32 %tmp_39" [aes_dec_hls.cpp:165]   --->   Operation 1046 'trunc' 'trunc_ln165_29' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_51)   --->   "%xor_ln165_15 = xor i16 %trunc_ln165_28, i16 %trunc_ln165_27" [aes_dec_hls.cpp:165]   --->   Operation 1047 'xor' 'xor_ln165_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_51)   --->   "%xor_ln165_23 = xor i16 %trunc_ln165_18, i16 %trunc_ln165_17" [aes_dec_hls.cpp:165]   --->   Operation 1048 'xor' 'xor_ln165_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_51)   --->   "%xor_ln165_24 = xor i16 %xor_ln165_15, i16 %trunc_ln165_29" [aes_dec_hls.cpp:165]   --->   Operation 1049 'xor' 'xor_ln165_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1050 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_51 = xor i16 %xor_ln165_24, i16 %xor_ln165_23" [aes_dec_hls.cpp:153]   --->   Operation 1050 'xor' 'xor_ln153_51' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln165_8 = zext i8 %lshr_ln165_6" [aes_dec_hls.cpp:165]   --->   Operation 1051 'zext' 'zext_ln165_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1052 [1/1] (0.00ns)   --->   "%Td0_addr_56 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_8" [aes_dec_hls.cpp:165]   --->   Operation 1052 'getelementptr' 'Td0_addr_56' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1053 [2/2] (1.23ns)   --->   "%Td0_load_56 = load i8 %Td0_addr_56" [aes_dec_hls.cpp:165]   --->   Operation 1053 'load' 'Td0_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_46 : Operation 1054 [1/2] (1.38ns)   --->   "%tmp_41 = call i32 @rotr, i32 %Td0_load_57, i5 8" [aes_dec_hls.cpp:165]   --->   Operation 1054 'call' 'tmp_41' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1055 [1/2] (1.38ns)   --->   "%tmp_42 = call i32 @rotr, i32 %Td0_load_58, i5 16" [aes_dec_hls.cpp:165]   --->   Operation 1055 'call' 'tmp_42' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1056 [1/2] (1.38ns)   --->   "%tmp_43 = call i32 @rotr, i32 %Td0_load_59, i5 24" [aes_dec_hls.cpp:165]   --->   Operation 1056 'call' 'tmp_43' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1057 [1/1] (0.00ns)   --->   "%rk_addr_18 = getelementptr i32 %rk, i64 0, i64 18" [aes_dec_hls.cpp:165]   --->   Operation 1057 'getelementptr' 'rk_addr_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1058 [2/2] (1.23ns)   --->   "%rk_load_18 = load i6 %rk_addr_18" [aes_dec_hls.cpp:165]   --->   Operation 1058 'load' 'rk_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_46 : Operation 1059 [2/2] (1.46ns)   --->   "%tmp_44 = call i32 @rotr, i32 %Td0_load_61, i5 8" [aes_dec_hls.cpp:165]   --->   Operation 1059 'call' 'tmp_44' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1060 [2/2] (1.46ns)   --->   "%tmp_45 = call i32 @rotr, i32 %Td0_load_62, i5 16" [aes_dec_hls.cpp:165]   --->   Operation 1060 'call' 'tmp_45' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1061 [2/2] (1.46ns)   --->   "%tmp_46 = call i32 @rotr, i32 %Td0_load_63, i5 24" [aes_dec_hls.cpp:165]   --->   Operation 1061 'call' 'tmp_46' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1062 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_2, i32 24, i32 31" [aes_dec_hls.cpp:166]   --->   Operation 1062 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln166_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_50, i32 16, i32 23" [aes_dec_hls.cpp:166]   --->   Operation 1063 'partselect' 'trunc_ln166_s' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln166_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_51, i32 8, i32 15" [aes_dec_hls.cpp:166]   --->   Operation 1064 'partselect' 'trunc_ln166_50' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 1.42>
ST_47 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_52)   --->   "%trunc_ln165_19 = trunc i32 %rk_load_17" [aes_dec_hls.cpp:165]   --->   Operation 1065 'trunc' 'trunc_ln165_19' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_52)   --->   "%trunc_ln165_20 = trunc i32 %Td0_load_52" [aes_dec_hls.cpp:165]   --->   Operation 1066 'trunc' 'trunc_ln165_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_53)   --->   "%trunc_ln165_21 = trunc i32 %rk_load_17" [aes_dec_hls.cpp:165]   --->   Operation 1067 'trunc' 'trunc_ln165_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_53)   --->   "%trunc_ln165_22 = trunc i32 %Td0_load_52" [aes_dec_hls.cpp:165]   --->   Operation 1068 'trunc' 'trunc_ln165_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node s1_2)   --->   "%xor_ln165_13 = xor i32 %Td0_load_52, i32 %rk_load_17" [aes_dec_hls.cpp:165]   --->   Operation 1069 'xor' 'xor_ln165_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_53)   --->   "%trunc_ln165_23 = trunc i32 %tmp_38" [aes_dec_hls.cpp:165]   --->   Operation 1070 'trunc' 'trunc_ln165_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_53)   --->   "%trunc_ln165_24 = trunc i32 %tmp_40" [aes_dec_hls.cpp:165]   --->   Operation 1071 'trunc' 'trunc_ln165_24' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_52)   --->   "%trunc_ln165_25 = trunc i32 %tmp_38" [aes_dec_hls.cpp:165]   --->   Operation 1072 'trunc' 'trunc_ln165_25' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_52)   --->   "%trunc_ln165_26 = trunc i32 %tmp_40" [aes_dec_hls.cpp:165]   --->   Operation 1073 'trunc' 'trunc_ln165_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node s1_2)   --->   "%xor_ln165_14 = xor i32 %tmp_40, i32 %tmp_38" [aes_dec_hls.cpp:165]   --->   Operation 1074 'xor' 'xor_ln165_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_52)   --->   "%trunc_ln165_30 = trunc i32 %tmp_39" [aes_dec_hls.cpp:165]   --->   Operation 1075 'trunc' 'trunc_ln165_30' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_52)   --->   "%xor_ln165_16 = xor i24 %trunc_ln165_26, i24 %trunc_ln165_25" [aes_dec_hls.cpp:165]   --->   Operation 1076 'xor' 'xor_ln165_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_53)   --->   "%trunc_ln165_31 = trunc i32 %tmp_39" [aes_dec_hls.cpp:165]   --->   Operation 1077 'trunc' 'trunc_ln165_31' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_53)   --->   "%xor_ln165_17 = xor i8 %trunc_ln165_24, i8 %trunc_ln165_23" [aes_dec_hls.cpp:165]   --->   Operation 1078 'xor' 'xor_ln165_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node s1_2)   --->   "%xor_ln165_18 = xor i32 %xor_ln165_14, i32 %tmp_39" [aes_dec_hls.cpp:165]   --->   Operation 1079 'xor' 'xor_ln165_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_53)   --->   "%xor_ln165_19 = xor i8 %trunc_ln165_22, i8 %trunc_ln165_21" [aes_dec_hls.cpp:165]   --->   Operation 1080 'xor' 'xor_ln165_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_53)   --->   "%xor_ln165_20 = xor i8 %xor_ln165_17, i8 %trunc_ln165_31" [aes_dec_hls.cpp:165]   --->   Operation 1081 'xor' 'xor_ln165_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_52)   --->   "%xor_ln165_21 = xor i24 %trunc_ln165_20, i24 %trunc_ln165_19" [aes_dec_hls.cpp:165]   --->   Operation 1082 'xor' 'xor_ln165_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_52)   --->   "%xor_ln165_22 = xor i24 %xor_ln165_16, i24 %trunc_ln165_30" [aes_dec_hls.cpp:165]   --->   Operation 1083 'xor' 'xor_ln165_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1084 [1/1] (0.35ns) (out node of the LUT)   --->   "%s1_2 = xor i32 %xor_ln165_18, i32 %xor_ln165_13" [aes_dec_hls.cpp:165]   --->   Operation 1084 'xor' 's1_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1085 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_52 = xor i24 %xor_ln165_22, i24 %xor_ln165_21" [aes_dec_hls.cpp:153]   --->   Operation 1085 'xor' 'xor_ln153_52' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1086 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_53 = xor i8 %xor_ln165_20, i8 %xor_ln165_19" [aes_dec_hls.cpp:153]   --->   Operation 1086 'xor' 'xor_ln153_53' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1087 [1/2] (1.23ns)   --->   "%Td0_load_56 = load i8 %Td0_addr_56" [aes_dec_hls.cpp:165]   --->   Operation 1087 'load' 'Td0_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_47 : Operation 1088 [1/2] (1.23ns)   --->   "%rk_load_18 = load i6 %rk_addr_18" [aes_dec_hls.cpp:165]   --->   Operation 1088 'load' 'rk_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_47 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_56)   --->   "%trunc_ln165_38 = trunc i32 %rk_load_18" [aes_dec_hls.cpp:165]   --->   Operation 1089 'trunc' 'trunc_ln165_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_56)   --->   "%trunc_ln165_39 = trunc i32 %Td0_load_56" [aes_dec_hls.cpp:165]   --->   Operation 1090 'trunc' 'trunc_ln165_39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_56)   --->   "%trunc_ln165_40 = trunc i32 %tmp_41" [aes_dec_hls.cpp:165]   --->   Operation 1091 'trunc' 'trunc_ln165_40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_56)   --->   "%trunc_ln165_41 = trunc i32 %tmp_43" [aes_dec_hls.cpp:165]   --->   Operation 1092 'trunc' 'trunc_ln165_41' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_56)   --->   "%trunc_ln165_48 = trunc i32 %tmp_42" [aes_dec_hls.cpp:165]   --->   Operation 1093 'trunc' 'trunc_ln165_48' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_56)   --->   "%xor_ln165_30 = xor i16 %trunc_ln165_41, i16 %trunc_ln165_40" [aes_dec_hls.cpp:165]   --->   Operation 1094 'xor' 'xor_ln165_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_56)   --->   "%xor_ln165_32 = xor i16 %trunc_ln165_39, i16 %trunc_ln165_38" [aes_dec_hls.cpp:165]   --->   Operation 1095 'xor' 'xor_ln165_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_56)   --->   "%xor_ln165_33 = xor i16 %xor_ln165_30, i16 %trunc_ln165_48" [aes_dec_hls.cpp:165]   --->   Operation 1096 'xor' 'xor_ln165_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1097 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_56 = xor i16 %xor_ln165_33, i16 %xor_ln165_32" [aes_dec_hls.cpp:153]   --->   Operation 1097 'xor' 'xor_ln153_56' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln165_12 = zext i8 %lshr_ln165_9" [aes_dec_hls.cpp:165]   --->   Operation 1098 'zext' 'zext_ln165_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1099 [1/1] (0.00ns)   --->   "%Td0_addr_60 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_12" [aes_dec_hls.cpp:165]   --->   Operation 1099 'getelementptr' 'Td0_addr_60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1100 [2/2] (1.23ns)   --->   "%Td0_load_60 = load i8 %Td0_addr_60" [aes_dec_hls.cpp:165]   --->   Operation 1100 'load' 'Td0_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_47 : Operation 1101 [1/2] (1.38ns)   --->   "%tmp_44 = call i32 @rotr, i32 %Td0_load_61, i5 8" [aes_dec_hls.cpp:165]   --->   Operation 1101 'call' 'tmp_44' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1102 [1/2] (1.38ns)   --->   "%tmp_45 = call i32 @rotr, i32 %Td0_load_62, i5 16" [aes_dec_hls.cpp:165]   --->   Operation 1102 'call' 'tmp_45' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1103 [1/2] (1.38ns)   --->   "%tmp_46 = call i32 @rotr, i32 %Td0_load_63, i5 24" [aes_dec_hls.cpp:165]   --->   Operation 1103 'call' 'tmp_46' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1104 [1/1] (0.00ns)   --->   "%rk_addr_19 = getelementptr i32 %rk, i64 0, i64 19" [aes_dec_hls.cpp:165]   --->   Operation 1104 'getelementptr' 'rk_addr_19' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1105 [2/2] (1.23ns)   --->   "%rk_load_19 = load i6 %rk_addr_19" [aes_dec_hls.cpp:165]   --->   Operation 1105 'load' 'rk_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_47 : Operation 1106 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_56, i32 8, i32 15" [aes_dec_hls.cpp:166]   --->   Operation 1106 'partselect' 'trunc_ln166_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1107 [1/1] (0.00ns)   --->   "%lshr_ln166_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_2, i32 24, i32 31" [aes_dec_hls.cpp:166]   --->   Operation 1107 'partselect' 'lshr_ln166_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln166_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_52, i32 16, i32 23" [aes_dec_hls.cpp:166]   --->   Operation 1108 'partselect' 'trunc_ln166_32' <Predicate = true> <Delay = 0.00>

State 48 <SV = 47> <Delay = 1.42>
ST_48 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_54)   --->   "%trunc_ln165_34 = trunc i32 %rk_load_18" [aes_dec_hls.cpp:165]   --->   Operation 1109 'trunc' 'trunc_ln165_34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_54)   --->   "%trunc_ln165_35 = trunc i32 %Td0_load_56" [aes_dec_hls.cpp:165]   --->   Operation 1110 'trunc' 'trunc_ln165_35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_55)   --->   "%trunc_ln165_36 = trunc i32 %rk_load_18" [aes_dec_hls.cpp:165]   --->   Operation 1111 'trunc' 'trunc_ln165_36' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_55)   --->   "%trunc_ln165_37 = trunc i32 %Td0_load_56" [aes_dec_hls.cpp:165]   --->   Operation 1112 'trunc' 'trunc_ln165_37' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node s2_2)   --->   "%xor_ln165_26 = xor i32 %Td0_load_56, i32 %rk_load_18" [aes_dec_hls.cpp:165]   --->   Operation 1113 'xor' 'xor_ln165_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_55)   --->   "%trunc_ln165_42 = trunc i32 %tmp_41" [aes_dec_hls.cpp:165]   --->   Operation 1114 'trunc' 'trunc_ln165_42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_55)   --->   "%trunc_ln165_43 = trunc i32 %tmp_43" [aes_dec_hls.cpp:165]   --->   Operation 1115 'trunc' 'trunc_ln165_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_54)   --->   "%trunc_ln165_44 = trunc i32 %tmp_41" [aes_dec_hls.cpp:165]   --->   Operation 1116 'trunc' 'trunc_ln165_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_54)   --->   "%trunc_ln165_45 = trunc i32 %tmp_43" [aes_dec_hls.cpp:165]   --->   Operation 1117 'trunc' 'trunc_ln165_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node s2_2)   --->   "%xor_ln165_27 = xor i32 %tmp_43, i32 %tmp_41" [aes_dec_hls.cpp:165]   --->   Operation 1118 'xor' 'xor_ln165_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_54)   --->   "%trunc_ln165_46 = trunc i32 %tmp_42" [aes_dec_hls.cpp:165]   --->   Operation 1119 'trunc' 'trunc_ln165_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_54)   --->   "%xor_ln165_28 = xor i24 %trunc_ln165_45, i24 %trunc_ln165_44" [aes_dec_hls.cpp:165]   --->   Operation 1120 'xor' 'xor_ln165_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_55)   --->   "%trunc_ln165_47 = trunc i32 %tmp_42" [aes_dec_hls.cpp:165]   --->   Operation 1121 'trunc' 'trunc_ln165_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_55)   --->   "%xor_ln165_29 = xor i8 %trunc_ln165_43, i8 %trunc_ln165_42" [aes_dec_hls.cpp:165]   --->   Operation 1122 'xor' 'xor_ln165_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node s2_2)   --->   "%xor_ln165_31 = xor i32 %xor_ln165_27, i32 %tmp_42" [aes_dec_hls.cpp:165]   --->   Operation 1123 'xor' 'xor_ln165_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_55)   --->   "%xor_ln165_34 = xor i8 %trunc_ln165_37, i8 %trunc_ln165_36" [aes_dec_hls.cpp:165]   --->   Operation 1124 'xor' 'xor_ln165_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_55)   --->   "%xor_ln165_35 = xor i8 %xor_ln165_29, i8 %trunc_ln165_47" [aes_dec_hls.cpp:165]   --->   Operation 1125 'xor' 'xor_ln165_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_54)   --->   "%xor_ln165_36 = xor i24 %trunc_ln165_35, i24 %trunc_ln165_34" [aes_dec_hls.cpp:165]   --->   Operation 1126 'xor' 'xor_ln165_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_54)   --->   "%xor_ln165_37 = xor i24 %xor_ln165_28, i24 %trunc_ln165_46" [aes_dec_hls.cpp:165]   --->   Operation 1127 'xor' 'xor_ln165_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1128 [1/1] (0.35ns) (out node of the LUT)   --->   "%s2_2 = xor i32 %xor_ln165_31, i32 %xor_ln165_26" [aes_dec_hls.cpp:165]   --->   Operation 1128 'xor' 's2_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1129 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_54 = xor i24 %xor_ln165_37, i24 %xor_ln165_36" [aes_dec_hls.cpp:153]   --->   Operation 1129 'xor' 'xor_ln153_54' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1130 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_55 = xor i8 %xor_ln165_35, i8 %xor_ln165_34" [aes_dec_hls.cpp:153]   --->   Operation 1130 'xor' 'xor_ln153_55' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1131 [1/2] (1.23ns)   --->   "%Td0_load_60 = load i8 %Td0_addr_60" [aes_dec_hls.cpp:165]   --->   Operation 1131 'load' 'Td0_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_48 : Operation 1132 [1/2] (1.23ns)   --->   "%rk_load_19 = load i6 %rk_addr_19" [aes_dec_hls.cpp:165]   --->   Operation 1132 'load' 'rk_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_48 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_58)   --->   "%trunc_ln165_53 = trunc i32 %rk_load_19" [aes_dec_hls.cpp:165]   --->   Operation 1133 'trunc' 'trunc_ln165_53' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_58)   --->   "%trunc_ln165_54 = trunc i32 %Td0_load_60" [aes_dec_hls.cpp:165]   --->   Operation 1134 'trunc' 'trunc_ln165_54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_58)   --->   "%trunc_ln165_59 = trunc i32 %tmp_44" [aes_dec_hls.cpp:165]   --->   Operation 1135 'trunc' 'trunc_ln165_59' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_58)   --->   "%trunc_ln165_60 = trunc i32 %tmp_46" [aes_dec_hls.cpp:165]   --->   Operation 1136 'trunc' 'trunc_ln165_60' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_58)   --->   "%trunc_ln165_64 = trunc i32 %tmp_45" [aes_dec_hls.cpp:165]   --->   Operation 1137 'trunc' 'trunc_ln165_64' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_58)   --->   "%xor_ln165_42 = xor i16 %trunc_ln165_60, i16 %trunc_ln165_59" [aes_dec_hls.cpp:165]   --->   Operation 1138 'xor' 'xor_ln165_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_58)   --->   "%xor_ln165_47 = xor i16 %trunc_ln165_54, i16 %trunc_ln165_53" [aes_dec_hls.cpp:165]   --->   Operation 1139 'xor' 'xor_ln165_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_58)   --->   "%xor_ln165_48 = xor i16 %xor_ln165_42, i16 %trunc_ln165_64" [aes_dec_hls.cpp:165]   --->   Operation 1140 'xor' 'xor_ln165_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1141 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_58 = xor i16 %xor_ln165_48, i16 %xor_ln165_47" [aes_dec_hls.cpp:153]   --->   Operation 1141 'xor' 'xor_ln153_58' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln166_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_58, i32 8, i32 15" [aes_dec_hls.cpp:166]   --->   Operation 1142 'partselect' 'trunc_ln166_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1143 [1/1] (0.00ns)   --->   "%lshr_ln166_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_2, i32 24, i32 31" [aes_dec_hls.cpp:166]   --->   Operation 1143 'partselect' 'lshr_ln166_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln166_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_54, i32 16, i32 23" [aes_dec_hls.cpp:166]   --->   Operation 1144 'partselect' 'trunc_ln166_49' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 0.35>
ST_49 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_57)   --->   "%trunc_ln165_51 = trunc i32 %rk_load_19" [aes_dec_hls.cpp:165]   --->   Operation 1145 'trunc' 'trunc_ln165_51' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_57)   --->   "%trunc_ln165_52 = trunc i32 %Td0_load_60" [aes_dec_hls.cpp:165]   --->   Operation 1146 'trunc' 'trunc_ln165_52' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_59)   --->   "%trunc_ln165_55 = trunc i32 %rk_load_19" [aes_dec_hls.cpp:165]   --->   Operation 1147 'trunc' 'trunc_ln165_55' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_59)   --->   "%trunc_ln165_56 = trunc i32 %Td0_load_60" [aes_dec_hls.cpp:165]   --->   Operation 1148 'trunc' 'trunc_ln165_56' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node s3_2)   --->   "%xor_ln165_39 = xor i32 %Td0_load_60, i32 %rk_load_19" [aes_dec_hls.cpp:165]   --->   Operation 1149 'xor' 'xor_ln165_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_59)   --->   "%trunc_ln165_57 = trunc i32 %tmp_44" [aes_dec_hls.cpp:165]   --->   Operation 1150 'trunc' 'trunc_ln165_57' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_59)   --->   "%trunc_ln165_58 = trunc i32 %tmp_46" [aes_dec_hls.cpp:165]   --->   Operation 1151 'trunc' 'trunc_ln165_58' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_57)   --->   "%trunc_ln165_61 = trunc i32 %tmp_44" [aes_dec_hls.cpp:165]   --->   Operation 1152 'trunc' 'trunc_ln165_61' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_57)   --->   "%trunc_ln165_62 = trunc i32 %tmp_46" [aes_dec_hls.cpp:165]   --->   Operation 1153 'trunc' 'trunc_ln165_62' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node s3_2)   --->   "%xor_ln165_40 = xor i32 %tmp_46, i32 %tmp_44" [aes_dec_hls.cpp:165]   --->   Operation 1154 'xor' 'xor_ln165_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_57)   --->   "%trunc_ln165_63 = trunc i32 %tmp_45" [aes_dec_hls.cpp:165]   --->   Operation 1155 'trunc' 'trunc_ln165_63' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_57)   --->   "%xor_ln165_41 = xor i8 %trunc_ln165_62, i8 %trunc_ln165_61" [aes_dec_hls.cpp:165]   --->   Operation 1156 'xor' 'xor_ln165_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_59)   --->   "%trunc_ln165_65 = trunc i32 %tmp_45" [aes_dec_hls.cpp:165]   --->   Operation 1157 'trunc' 'trunc_ln165_65' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_59)   --->   "%xor_ln165_43 = xor i24 %trunc_ln165_58, i24 %trunc_ln165_57" [aes_dec_hls.cpp:165]   --->   Operation 1158 'xor' 'xor_ln165_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node s3_2)   --->   "%xor_ln165_44 = xor i32 %xor_ln165_40, i32 %tmp_45" [aes_dec_hls.cpp:165]   --->   Operation 1159 'xor' 'xor_ln165_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_59)   --->   "%xor_ln165_45 = xor i24 %trunc_ln165_56, i24 %trunc_ln165_55" [aes_dec_hls.cpp:165]   --->   Operation 1160 'xor' 'xor_ln165_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_59)   --->   "%xor_ln165_46 = xor i24 %xor_ln165_43, i24 %trunc_ln165_65" [aes_dec_hls.cpp:165]   --->   Operation 1161 'xor' 'xor_ln165_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_57)   --->   "%xor_ln165_49 = xor i8 %trunc_ln165_52, i8 %trunc_ln165_51" [aes_dec_hls.cpp:165]   --->   Operation 1162 'xor' 'xor_ln165_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_57)   --->   "%xor_ln165_50 = xor i8 %xor_ln165_41, i8 %trunc_ln165_63" [aes_dec_hls.cpp:165]   --->   Operation 1163 'xor' 'xor_ln165_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1164 [1/1] (0.35ns) (out node of the LUT)   --->   "%s3_2 = xor i32 %xor_ln165_44, i32 %xor_ln165_39" [aes_dec_hls.cpp:165]   --->   Operation 1164 'xor' 's3_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1165 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_57 = xor i8 %xor_ln165_50, i8 %xor_ln165_49" [aes_dec_hls.cpp:153]   --->   Operation 1165 'xor' 'xor_ln153_57' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1166 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_59 = xor i24 %xor_ln165_46, i24 %xor_ln165_45" [aes_dec_hls.cpp:153]   --->   Operation 1166 'xor' 'xor_ln153_59' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_59, i32 16, i32 23" [aes_dec_hls.cpp:166]   --->   Operation 1167 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1168 [1/1] (0.00ns)   --->   "%lshr_ln166_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_2, i32 24, i32 31" [aes_dec_hls.cpp:166]   --->   Operation 1168 'partselect' 'lshr_ln166_9' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 1.23>
ST_50 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i8 %trunc_ln8" [aes_dec_hls.cpp:166]   --->   Operation 1169 'zext' 'zext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1170 [1/1] (0.00ns)   --->   "%Td0_addr_65 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_1" [aes_dec_hls.cpp:166]   --->   Operation 1170 'getelementptr' 'Td0_addr_65' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1171 [2/2] (1.23ns)   --->   "%Td0_load_65 = load i8 %Td0_addr_65" [aes_dec_hls.cpp:166]   --->   Operation 1171 'load' 'Td0_load_65' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_50 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln166_2 = zext i8 %trunc_ln166_1" [aes_dec_hls.cpp:166]   --->   Operation 1172 'zext' 'zext_ln166_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1173 [1/1] (0.00ns)   --->   "%Td0_addr_66 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_2" [aes_dec_hls.cpp:166]   --->   Operation 1173 'getelementptr' 'Td0_addr_66' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1174 [2/2] (1.23ns)   --->   "%Td0_load_66 = load i8 %Td0_addr_66" [aes_dec_hls.cpp:166]   --->   Operation 1174 'load' 'Td0_load_66' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_50 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln166_3 = zext i8 %xor_ln153_53" [aes_dec_hls.cpp:166]   --->   Operation 1175 'zext' 'zext_ln166_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1176 [1/1] (0.00ns)   --->   "%Td0_addr_67 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_3" [aes_dec_hls.cpp:166]   --->   Operation 1176 'getelementptr' 'Td0_addr_67' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1177 [2/2] (1.23ns)   --->   "%Td0_load_67 = load i8 %Td0_addr_67" [aes_dec_hls.cpp:166]   --->   Operation 1177 'load' 'Td0_load_67' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 51 <SV = 50> <Delay = 1.23>
ST_51 : Operation 1178 [1/2] (1.23ns)   --->   "%Td0_load_65 = load i8 %Td0_addr_65" [aes_dec_hls.cpp:166]   --->   Operation 1178 'load' 'Td0_load_65' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_51 : Operation 1179 [1/2] (1.23ns)   --->   "%Td0_load_66 = load i8 %Td0_addr_66" [aes_dec_hls.cpp:166]   --->   Operation 1179 'load' 'Td0_load_66' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_51 : Operation 1180 [1/2] (1.23ns)   --->   "%Td0_load_67 = load i8 %Td0_addr_67" [aes_dec_hls.cpp:166]   --->   Operation 1180 'load' 'Td0_load_67' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_51 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln166_5 = zext i8 %trunc_ln166_s" [aes_dec_hls.cpp:166]   --->   Operation 1181 'zext' 'zext_ln166_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1182 [1/1] (0.00ns)   --->   "%Td0_addr_69 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_5" [aes_dec_hls.cpp:166]   --->   Operation 1182 'getelementptr' 'Td0_addr_69' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1183 [2/2] (1.23ns)   --->   "%Td0_load_69 = load i8 %Td0_addr_69" [aes_dec_hls.cpp:166]   --->   Operation 1183 'load' 'Td0_load_69' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_51 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln166_6 = zext i8 %trunc_ln166_16" [aes_dec_hls.cpp:166]   --->   Operation 1184 'zext' 'zext_ln166_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1185 [1/1] (0.00ns)   --->   "%Td0_addr_70 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_6" [aes_dec_hls.cpp:166]   --->   Operation 1185 'getelementptr' 'Td0_addr_70' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1186 [2/2] (1.23ns)   --->   "%Td0_load_70 = load i8 %Td0_addr_70" [aes_dec_hls.cpp:166]   --->   Operation 1186 'load' 'Td0_load_70' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_51 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln166_7 = zext i8 %xor_ln153_55" [aes_dec_hls.cpp:166]   --->   Operation 1187 'zext' 'zext_ln166_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1188 [1/1] (0.00ns)   --->   "%Td0_addr_71 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_7" [aes_dec_hls.cpp:166]   --->   Operation 1188 'getelementptr' 'Td0_addr_71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1189 [2/2] (1.23ns)   --->   "%Td0_load_71 = load i8 %Td0_addr_71" [aes_dec_hls.cpp:166]   --->   Operation 1189 'load' 'Td0_load_71' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 52 <SV = 51> <Delay = 1.46>
ST_52 : Operation 1190 [2/2] (1.46ns)   --->   "%tmp_47 = call i32 @rotr, i32 %Td0_load_65, i5 8" [aes_dec_hls.cpp:166]   --->   Operation 1190 'call' 'tmp_47' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1191 [2/2] (1.46ns)   --->   "%tmp_48 = call i32 @rotr, i32 %Td0_load_66, i5 16" [aes_dec_hls.cpp:166]   --->   Operation 1191 'call' 'tmp_48' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1192 [2/2] (1.46ns)   --->   "%tmp_49 = call i32 @rotr, i32 %Td0_load_67, i5 24" [aes_dec_hls.cpp:166]   --->   Operation 1192 'call' 'tmp_49' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1193 [1/2] (1.23ns)   --->   "%Td0_load_69 = load i8 %Td0_addr_69" [aes_dec_hls.cpp:166]   --->   Operation 1193 'load' 'Td0_load_69' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_52 : Operation 1194 [1/2] (1.23ns)   --->   "%Td0_load_70 = load i8 %Td0_addr_70" [aes_dec_hls.cpp:166]   --->   Operation 1194 'load' 'Td0_load_70' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_52 : Operation 1195 [1/2] (1.23ns)   --->   "%Td0_load_71 = load i8 %Td0_addr_71" [aes_dec_hls.cpp:166]   --->   Operation 1195 'load' 'Td0_load_71' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_52 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln166_9 = zext i8 %trunc_ln166_32" [aes_dec_hls.cpp:166]   --->   Operation 1196 'zext' 'zext_ln166_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1197 [1/1] (0.00ns)   --->   "%Td0_addr_73 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_9" [aes_dec_hls.cpp:166]   --->   Operation 1197 'getelementptr' 'Td0_addr_73' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1198 [2/2] (1.23ns)   --->   "%Td0_load_73 = load i8 %Td0_addr_73" [aes_dec_hls.cpp:166]   --->   Operation 1198 'load' 'Td0_load_73' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_52 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln166_10 = zext i8 %trunc_ln166_33" [aes_dec_hls.cpp:166]   --->   Operation 1199 'zext' 'zext_ln166_10' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1200 [1/1] (0.00ns)   --->   "%Td0_addr_74 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_10" [aes_dec_hls.cpp:166]   --->   Operation 1200 'getelementptr' 'Td0_addr_74' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1201 [2/2] (1.23ns)   --->   "%Td0_load_74 = load i8 %Td0_addr_74" [aes_dec_hls.cpp:166]   --->   Operation 1201 'load' 'Td0_load_74' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_52 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln166_11 = zext i8 %xor_ln153_57" [aes_dec_hls.cpp:166]   --->   Operation 1202 'zext' 'zext_ln166_11' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1203 [1/1] (0.00ns)   --->   "%Td0_addr_75 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_11" [aes_dec_hls.cpp:166]   --->   Operation 1203 'getelementptr' 'Td0_addr_75' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1204 [2/2] (1.23ns)   --->   "%Td0_load_75 = load i8 %Td0_addr_75" [aes_dec_hls.cpp:166]   --->   Operation 1204 'load' 'Td0_load_75' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 53 <SV = 52> <Delay = 1.46>
ST_53 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i8 %lshr_ln4" [aes_dec_hls.cpp:166]   --->   Operation 1205 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1206 [1/1] (0.00ns)   --->   "%Td0_addr_64 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166" [aes_dec_hls.cpp:166]   --->   Operation 1206 'getelementptr' 'Td0_addr_64' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1207 [2/2] (1.23ns)   --->   "%Td0_load_64 = load i8 %Td0_addr_64" [aes_dec_hls.cpp:166]   --->   Operation 1207 'load' 'Td0_load_64' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_53 : Operation 1208 [1/2] (1.38ns)   --->   "%tmp_47 = call i32 @rotr, i32 %Td0_load_65, i5 8" [aes_dec_hls.cpp:166]   --->   Operation 1208 'call' 'tmp_47' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1209 [1/2] (1.38ns)   --->   "%tmp_48 = call i32 @rotr, i32 %Td0_load_66, i5 16" [aes_dec_hls.cpp:166]   --->   Operation 1209 'call' 'tmp_48' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1210 [1/2] (1.38ns)   --->   "%tmp_49 = call i32 @rotr, i32 %Td0_load_67, i5 24" [aes_dec_hls.cpp:166]   --->   Operation 1210 'call' 'tmp_49' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1211 [1/1] (0.00ns)   --->   "%rk_addr_20 = getelementptr i32 %rk, i64 0, i64 20" [aes_dec_hls.cpp:166]   --->   Operation 1211 'getelementptr' 'rk_addr_20' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1212 [2/2] (1.23ns)   --->   "%rk_load_20 = load i6 %rk_addr_20" [aes_dec_hls.cpp:166]   --->   Operation 1212 'load' 'rk_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_53 : Operation 1213 [2/2] (1.46ns)   --->   "%tmp_50 = call i32 @rotr, i32 %Td0_load_69, i5 8" [aes_dec_hls.cpp:166]   --->   Operation 1213 'call' 'tmp_50' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1214 [2/2] (1.46ns)   --->   "%tmp_51 = call i32 @rotr, i32 %Td0_load_70, i5 16" [aes_dec_hls.cpp:166]   --->   Operation 1214 'call' 'tmp_51' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1215 [2/2] (1.46ns)   --->   "%tmp_52 = call i32 @rotr, i32 %Td0_load_71, i5 24" [aes_dec_hls.cpp:166]   --->   Operation 1215 'call' 'tmp_52' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1216 [1/2] (1.23ns)   --->   "%Td0_load_73 = load i8 %Td0_addr_73" [aes_dec_hls.cpp:166]   --->   Operation 1216 'load' 'Td0_load_73' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_53 : Operation 1217 [1/2] (1.23ns)   --->   "%Td0_load_74 = load i8 %Td0_addr_74" [aes_dec_hls.cpp:166]   --->   Operation 1217 'load' 'Td0_load_74' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_53 : Operation 1218 [1/2] (1.23ns)   --->   "%Td0_load_75 = load i8 %Td0_addr_75" [aes_dec_hls.cpp:166]   --->   Operation 1218 'load' 'Td0_load_75' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_53 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln166_13 = zext i8 %trunc_ln166_49" [aes_dec_hls.cpp:166]   --->   Operation 1219 'zext' 'zext_ln166_13' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1220 [1/1] (0.00ns)   --->   "%Td0_addr_77 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_13" [aes_dec_hls.cpp:166]   --->   Operation 1220 'getelementptr' 'Td0_addr_77' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1221 [2/2] (1.23ns)   --->   "%Td0_load_77 = load i8 %Td0_addr_77" [aes_dec_hls.cpp:166]   --->   Operation 1221 'load' 'Td0_load_77' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_53 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln166_14 = zext i8 %trunc_ln166_50" [aes_dec_hls.cpp:166]   --->   Operation 1222 'zext' 'zext_ln166_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1223 [1/1] (0.00ns)   --->   "%Td0_addr_78 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_14" [aes_dec_hls.cpp:166]   --->   Operation 1223 'getelementptr' 'Td0_addr_78' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1224 [2/2] (1.23ns)   --->   "%Td0_load_78 = load i8 %Td0_addr_78" [aes_dec_hls.cpp:166]   --->   Operation 1224 'load' 'Td0_load_78' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_53 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln166_15 = zext i8 %xor_ln153_48" [aes_dec_hls.cpp:166]   --->   Operation 1225 'zext' 'zext_ln166_15' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1226 [1/1] (0.00ns)   --->   "%Td0_addr_79 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_15" [aes_dec_hls.cpp:166]   --->   Operation 1226 'getelementptr' 'Td0_addr_79' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1227 [2/2] (1.23ns)   --->   "%Td0_load_79 = load i8 %Td0_addr_79" [aes_dec_hls.cpp:166]   --->   Operation 1227 'load' 'Td0_load_79' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 54 <SV = 53> <Delay = 1.46>
ST_54 : Operation 1228 [1/2] (1.23ns)   --->   "%Td0_load_64 = load i8 %Td0_addr_64" [aes_dec_hls.cpp:166]   --->   Operation 1228 'load' 'Td0_load_64' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_54 : Operation 1229 [1/2] (1.23ns)   --->   "%rk_load_20 = load i6 %rk_addr_20" [aes_dec_hls.cpp:166]   --->   Operation 1229 'load' 'rk_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_54 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_61)   --->   "%trunc_ln166_3 = trunc i32 %rk_load_20" [aes_dec_hls.cpp:166]   --->   Operation 1230 'trunc' 'trunc_ln166_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_61)   --->   "%trunc_ln166_4 = trunc i32 %Td0_load_64" [aes_dec_hls.cpp:166]   --->   Operation 1231 'trunc' 'trunc_ln166_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_61)   --->   "%trunc_ln166_9 = trunc i32 %tmp_47" [aes_dec_hls.cpp:166]   --->   Operation 1232 'trunc' 'trunc_ln166_9' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_61)   --->   "%trunc_ln166_10 = trunc i32 %tmp_49" [aes_dec_hls.cpp:166]   --->   Operation 1233 'trunc' 'trunc_ln166_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_61)   --->   "%trunc_ln166_14 = trunc i32 %tmp_48" [aes_dec_hls.cpp:166]   --->   Operation 1234 'trunc' 'trunc_ln166_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_61)   --->   "%xor_ln166_3 = xor i16 %trunc_ln166_10, i16 %trunc_ln166_9" [aes_dec_hls.cpp:166]   --->   Operation 1235 'xor' 'xor_ln166_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_61)   --->   "%xor_ln166_8 = xor i16 %trunc_ln166_4, i16 %trunc_ln166_3" [aes_dec_hls.cpp:166]   --->   Operation 1236 'xor' 'xor_ln166_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_61)   --->   "%xor_ln166_9 = xor i16 %xor_ln166_3, i16 %trunc_ln166_14" [aes_dec_hls.cpp:166]   --->   Operation 1237 'xor' 'xor_ln166_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1238 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_61 = xor i16 %xor_ln166_9, i16 %xor_ln166_8" [aes_dec_hls.cpp:153]   --->   Operation 1238 'xor' 'xor_ln153_61' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln166_4 = zext i8 %lshr_ln166_3" [aes_dec_hls.cpp:166]   --->   Operation 1239 'zext' 'zext_ln166_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1240 [1/1] (0.00ns)   --->   "%Td0_addr_68 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_4" [aes_dec_hls.cpp:166]   --->   Operation 1240 'getelementptr' 'Td0_addr_68' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1241 [2/2] (1.23ns)   --->   "%Td0_load_68 = load i8 %Td0_addr_68" [aes_dec_hls.cpp:166]   --->   Operation 1241 'load' 'Td0_load_68' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_54 : Operation 1242 [1/2] (1.38ns)   --->   "%tmp_50 = call i32 @rotr, i32 %Td0_load_69, i5 8" [aes_dec_hls.cpp:166]   --->   Operation 1242 'call' 'tmp_50' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1243 [1/2] (1.38ns)   --->   "%tmp_51 = call i32 @rotr, i32 %Td0_load_70, i5 16" [aes_dec_hls.cpp:166]   --->   Operation 1243 'call' 'tmp_51' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1244 [1/2] (1.38ns)   --->   "%tmp_52 = call i32 @rotr, i32 %Td0_load_71, i5 24" [aes_dec_hls.cpp:166]   --->   Operation 1244 'call' 'tmp_52' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1245 [1/1] (0.00ns)   --->   "%rk_addr_21 = getelementptr i32 %rk, i64 0, i64 21" [aes_dec_hls.cpp:166]   --->   Operation 1245 'getelementptr' 'rk_addr_21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1246 [2/2] (1.23ns)   --->   "%rk_load_21 = load i6 %rk_addr_21" [aes_dec_hls.cpp:166]   --->   Operation 1246 'load' 'rk_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_54 : Operation 1247 [2/2] (1.46ns)   --->   "%tmp_53 = call i32 @rotr, i32 %Td0_load_73, i5 8" [aes_dec_hls.cpp:166]   --->   Operation 1247 'call' 'tmp_53' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1248 [2/2] (1.46ns)   --->   "%tmp_54 = call i32 @rotr, i32 %Td0_load_74, i5 16" [aes_dec_hls.cpp:166]   --->   Operation 1248 'call' 'tmp_54' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1249 [2/2] (1.46ns)   --->   "%tmp_55 = call i32 @rotr, i32 %Td0_load_75, i5 24" [aes_dec_hls.cpp:166]   --->   Operation 1249 'call' 'tmp_55' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1250 [1/2] (1.23ns)   --->   "%Td0_load_77 = load i8 %Td0_addr_77" [aes_dec_hls.cpp:166]   --->   Operation 1250 'load' 'Td0_load_77' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_54 : Operation 1251 [1/2] (1.23ns)   --->   "%Td0_load_78 = load i8 %Td0_addr_78" [aes_dec_hls.cpp:166]   --->   Operation 1251 'load' 'Td0_load_78' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_54 : Operation 1252 [1/2] (1.23ns)   --->   "%Td0_load_79 = load i8 %Td0_addr_79" [aes_dec_hls.cpp:166]   --->   Operation 1252 'load' 'Td0_load_79' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_54 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln167_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_61, i32 8, i32 15" [aes_dec_hls.cpp:167]   --->   Operation 1253 'partselect' 'trunc_ln167_33' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 1.46>
ST_55 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_60)   --->   "%trunc_ln166 = trunc i32 %rk_load_20" [aes_dec_hls.cpp:166]   --->   Operation 1254 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_60)   --->   "%trunc_ln166_2 = trunc i32 %Td0_load_64" [aes_dec_hls.cpp:166]   --->   Operation 1255 'trunc' 'trunc_ln166_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_62)   --->   "%trunc_ln166_5 = trunc i32 %rk_load_20" [aes_dec_hls.cpp:166]   --->   Operation 1256 'trunc' 'trunc_ln166_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_62)   --->   "%trunc_ln166_6 = trunc i32 %Td0_load_64" [aes_dec_hls.cpp:166]   --->   Operation 1257 'trunc' 'trunc_ln166_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node t0_2)   --->   "%xor_ln166 = xor i32 %Td0_load_64, i32 %rk_load_20" [aes_dec_hls.cpp:166]   --->   Operation 1258 'xor' 'xor_ln166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_62)   --->   "%trunc_ln166_7 = trunc i32 %tmp_47" [aes_dec_hls.cpp:166]   --->   Operation 1259 'trunc' 'trunc_ln166_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_62)   --->   "%trunc_ln166_8 = trunc i32 %tmp_49" [aes_dec_hls.cpp:166]   --->   Operation 1260 'trunc' 'trunc_ln166_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_60)   --->   "%trunc_ln166_11 = trunc i32 %tmp_47" [aes_dec_hls.cpp:166]   --->   Operation 1261 'trunc' 'trunc_ln166_11' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_60)   --->   "%trunc_ln166_12 = trunc i32 %tmp_49" [aes_dec_hls.cpp:166]   --->   Operation 1262 'trunc' 'trunc_ln166_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node t0_2)   --->   "%xor_ln166_1 = xor i32 %tmp_49, i32 %tmp_47" [aes_dec_hls.cpp:166]   --->   Operation 1263 'xor' 'xor_ln166_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_60)   --->   "%trunc_ln166_13 = trunc i32 %tmp_48" [aes_dec_hls.cpp:166]   --->   Operation 1264 'trunc' 'trunc_ln166_13' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_60)   --->   "%xor_ln166_2 = xor i8 %trunc_ln166_12, i8 %trunc_ln166_11" [aes_dec_hls.cpp:166]   --->   Operation 1265 'xor' 'xor_ln166_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_62)   --->   "%trunc_ln166_15 = trunc i32 %tmp_48" [aes_dec_hls.cpp:166]   --->   Operation 1266 'trunc' 'trunc_ln166_15' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_62)   --->   "%xor_ln166_4 = xor i24 %trunc_ln166_8, i24 %trunc_ln166_7" [aes_dec_hls.cpp:166]   --->   Operation 1267 'xor' 'xor_ln166_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node t0_2)   --->   "%xor_ln166_5 = xor i32 %xor_ln166_1, i32 %tmp_48" [aes_dec_hls.cpp:166]   --->   Operation 1268 'xor' 'xor_ln166_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_62)   --->   "%xor_ln166_6 = xor i24 %trunc_ln166_6, i24 %trunc_ln166_5" [aes_dec_hls.cpp:166]   --->   Operation 1269 'xor' 'xor_ln166_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_62)   --->   "%xor_ln166_7 = xor i24 %xor_ln166_4, i24 %trunc_ln166_15" [aes_dec_hls.cpp:166]   --->   Operation 1270 'xor' 'xor_ln166_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_60)   --->   "%xor_ln166_10 = xor i8 %trunc_ln166_2, i8 %trunc_ln166" [aes_dec_hls.cpp:166]   --->   Operation 1271 'xor' 'xor_ln166_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_60)   --->   "%xor_ln166_11 = xor i8 %xor_ln166_2, i8 %trunc_ln166_13" [aes_dec_hls.cpp:166]   --->   Operation 1272 'xor' 'xor_ln166_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1273 [1/1] (0.35ns) (out node of the LUT)   --->   "%t0_2 = xor i32 %xor_ln166_5, i32 %xor_ln166" [aes_dec_hls.cpp:166]   --->   Operation 1273 'xor' 't0_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1274 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_60 = xor i8 %xor_ln166_11, i8 %xor_ln166_10" [aes_dec_hls.cpp:153]   --->   Operation 1274 'xor' 'xor_ln153_60' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1275 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_62 = xor i24 %xor_ln166_7, i24 %xor_ln166_6" [aes_dec_hls.cpp:153]   --->   Operation 1275 'xor' 'xor_ln153_62' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1276 [1/2] (1.23ns)   --->   "%Td0_load_68 = load i8 %Td0_addr_68" [aes_dec_hls.cpp:166]   --->   Operation 1276 'load' 'Td0_load_68' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_55 : Operation 1277 [1/2] (1.23ns)   --->   "%rk_load_21 = load i6 %rk_addr_21" [aes_dec_hls.cpp:166]   --->   Operation 1277 'load' 'rk_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_55 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_63)   --->   "%trunc_ln166_17 = trunc i32 %rk_load_21" [aes_dec_hls.cpp:166]   --->   Operation 1278 'trunc' 'trunc_ln166_17' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_63)   --->   "%trunc_ln166_18 = trunc i32 %Td0_load_68" [aes_dec_hls.cpp:166]   --->   Operation 1279 'trunc' 'trunc_ln166_18' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_63)   --->   "%trunc_ln166_27 = trunc i32 %tmp_50" [aes_dec_hls.cpp:166]   --->   Operation 1280 'trunc' 'trunc_ln166_27' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_63)   --->   "%trunc_ln166_28 = trunc i32 %tmp_52" [aes_dec_hls.cpp:166]   --->   Operation 1281 'trunc' 'trunc_ln166_28' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_63)   --->   "%trunc_ln166_29 = trunc i32 %tmp_51" [aes_dec_hls.cpp:166]   --->   Operation 1282 'trunc' 'trunc_ln166_29' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_63)   --->   "%xor_ln166_15 = xor i16 %trunc_ln166_28, i16 %trunc_ln166_27" [aes_dec_hls.cpp:166]   --->   Operation 1283 'xor' 'xor_ln166_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_63)   --->   "%xor_ln166_23 = xor i16 %trunc_ln166_18, i16 %trunc_ln166_17" [aes_dec_hls.cpp:166]   --->   Operation 1284 'xor' 'xor_ln166_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_63)   --->   "%xor_ln166_24 = xor i16 %xor_ln166_15, i16 %trunc_ln166_29" [aes_dec_hls.cpp:166]   --->   Operation 1285 'xor' 'xor_ln166_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1286 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_63 = xor i16 %xor_ln166_24, i16 %xor_ln166_23" [aes_dec_hls.cpp:153]   --->   Operation 1286 'xor' 'xor_ln153_63' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln166_8 = zext i8 %lshr_ln166_6" [aes_dec_hls.cpp:166]   --->   Operation 1287 'zext' 'zext_ln166_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1288 [1/1] (0.00ns)   --->   "%Td0_addr_72 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_8" [aes_dec_hls.cpp:166]   --->   Operation 1288 'getelementptr' 'Td0_addr_72' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1289 [2/2] (1.23ns)   --->   "%Td0_load_72 = load i8 %Td0_addr_72" [aes_dec_hls.cpp:166]   --->   Operation 1289 'load' 'Td0_load_72' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_55 : Operation 1290 [1/2] (1.38ns)   --->   "%tmp_53 = call i32 @rotr, i32 %Td0_load_73, i5 8" [aes_dec_hls.cpp:166]   --->   Operation 1290 'call' 'tmp_53' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1291 [1/2] (1.38ns)   --->   "%tmp_54 = call i32 @rotr, i32 %Td0_load_74, i5 16" [aes_dec_hls.cpp:166]   --->   Operation 1291 'call' 'tmp_54' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1292 [1/2] (1.38ns)   --->   "%tmp_55 = call i32 @rotr, i32 %Td0_load_75, i5 24" [aes_dec_hls.cpp:166]   --->   Operation 1292 'call' 'tmp_55' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1293 [1/1] (0.00ns)   --->   "%rk_addr_22 = getelementptr i32 %rk, i64 0, i64 22" [aes_dec_hls.cpp:166]   --->   Operation 1293 'getelementptr' 'rk_addr_22' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1294 [2/2] (1.23ns)   --->   "%rk_load_22 = load i6 %rk_addr_22" [aes_dec_hls.cpp:166]   --->   Operation 1294 'load' 'rk_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_55 : Operation 1295 [2/2] (1.46ns)   --->   "%tmp_56 = call i32 @rotr, i32 %Td0_load_77, i5 8" [aes_dec_hls.cpp:166]   --->   Operation 1295 'call' 'tmp_56' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1296 [2/2] (1.46ns)   --->   "%tmp_57 = call i32 @rotr, i32 %Td0_load_78, i5 16" [aes_dec_hls.cpp:166]   --->   Operation 1296 'call' 'tmp_57' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1297 [2/2] (1.46ns)   --->   "%tmp_58 = call i32 @rotr, i32 %Td0_load_79, i5 24" [aes_dec_hls.cpp:166]   --->   Operation 1297 'call' 'tmp_58' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1298 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0_2, i32 24, i32 31" [aes_dec_hls.cpp:167]   --->   Operation 1298 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1299 [1/1] (0.00ns)   --->   "%trunc_ln167_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_62, i32 16, i32 23" [aes_dec_hls.cpp:167]   --->   Operation 1299 'partselect' 'trunc_ln167_s' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln167_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_63, i32 8, i32 15" [aes_dec_hls.cpp:167]   --->   Operation 1300 'partselect' 'trunc_ln167_50' <Predicate = true> <Delay = 0.00>

State 56 <SV = 55> <Delay = 1.42>
ST_56 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_64)   --->   "%trunc_ln166_19 = trunc i32 %rk_load_21" [aes_dec_hls.cpp:166]   --->   Operation 1301 'trunc' 'trunc_ln166_19' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_64)   --->   "%trunc_ln166_20 = trunc i32 %Td0_load_68" [aes_dec_hls.cpp:166]   --->   Operation 1302 'trunc' 'trunc_ln166_20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_65)   --->   "%trunc_ln166_21 = trunc i32 %rk_load_21" [aes_dec_hls.cpp:166]   --->   Operation 1303 'trunc' 'trunc_ln166_21' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_65)   --->   "%trunc_ln166_22 = trunc i32 %Td0_load_68" [aes_dec_hls.cpp:166]   --->   Operation 1304 'trunc' 'trunc_ln166_22' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node t1_2)   --->   "%xor_ln166_13 = xor i32 %Td0_load_68, i32 %rk_load_21" [aes_dec_hls.cpp:166]   --->   Operation 1305 'xor' 'xor_ln166_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_65)   --->   "%trunc_ln166_23 = trunc i32 %tmp_50" [aes_dec_hls.cpp:166]   --->   Operation 1306 'trunc' 'trunc_ln166_23' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_65)   --->   "%trunc_ln166_24 = trunc i32 %tmp_52" [aes_dec_hls.cpp:166]   --->   Operation 1307 'trunc' 'trunc_ln166_24' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_64)   --->   "%trunc_ln166_25 = trunc i32 %tmp_50" [aes_dec_hls.cpp:166]   --->   Operation 1308 'trunc' 'trunc_ln166_25' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_64)   --->   "%trunc_ln166_26 = trunc i32 %tmp_52" [aes_dec_hls.cpp:166]   --->   Operation 1309 'trunc' 'trunc_ln166_26' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node t1_2)   --->   "%xor_ln166_14 = xor i32 %tmp_52, i32 %tmp_50" [aes_dec_hls.cpp:166]   --->   Operation 1310 'xor' 'xor_ln166_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_64)   --->   "%trunc_ln166_30 = trunc i32 %tmp_51" [aes_dec_hls.cpp:166]   --->   Operation 1311 'trunc' 'trunc_ln166_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_64)   --->   "%xor_ln166_16 = xor i24 %trunc_ln166_26, i24 %trunc_ln166_25" [aes_dec_hls.cpp:166]   --->   Operation 1312 'xor' 'xor_ln166_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_65)   --->   "%trunc_ln166_31 = trunc i32 %tmp_51" [aes_dec_hls.cpp:166]   --->   Operation 1313 'trunc' 'trunc_ln166_31' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_65)   --->   "%xor_ln166_17 = xor i8 %trunc_ln166_24, i8 %trunc_ln166_23" [aes_dec_hls.cpp:166]   --->   Operation 1314 'xor' 'xor_ln166_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node t1_2)   --->   "%xor_ln166_18 = xor i32 %xor_ln166_14, i32 %tmp_51" [aes_dec_hls.cpp:166]   --->   Operation 1315 'xor' 'xor_ln166_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_65)   --->   "%xor_ln166_19 = xor i8 %trunc_ln166_22, i8 %trunc_ln166_21" [aes_dec_hls.cpp:166]   --->   Operation 1316 'xor' 'xor_ln166_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_65)   --->   "%xor_ln166_20 = xor i8 %xor_ln166_17, i8 %trunc_ln166_31" [aes_dec_hls.cpp:166]   --->   Operation 1317 'xor' 'xor_ln166_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_64)   --->   "%xor_ln166_21 = xor i24 %trunc_ln166_20, i24 %trunc_ln166_19" [aes_dec_hls.cpp:166]   --->   Operation 1318 'xor' 'xor_ln166_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_64)   --->   "%xor_ln166_22 = xor i24 %xor_ln166_16, i24 %trunc_ln166_30" [aes_dec_hls.cpp:166]   --->   Operation 1319 'xor' 'xor_ln166_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1320 [1/1] (0.35ns) (out node of the LUT)   --->   "%t1_2 = xor i32 %xor_ln166_18, i32 %xor_ln166_13" [aes_dec_hls.cpp:166]   --->   Operation 1320 'xor' 't1_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1321 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_64 = xor i24 %xor_ln166_22, i24 %xor_ln166_21" [aes_dec_hls.cpp:153]   --->   Operation 1321 'xor' 'xor_ln153_64' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1322 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_65 = xor i8 %xor_ln166_20, i8 %xor_ln166_19" [aes_dec_hls.cpp:153]   --->   Operation 1322 'xor' 'xor_ln153_65' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1323 [1/2] (1.23ns)   --->   "%Td0_load_72 = load i8 %Td0_addr_72" [aes_dec_hls.cpp:166]   --->   Operation 1323 'load' 'Td0_load_72' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_56 : Operation 1324 [1/2] (1.23ns)   --->   "%rk_load_22 = load i6 %rk_addr_22" [aes_dec_hls.cpp:166]   --->   Operation 1324 'load' 'rk_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_56 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_68)   --->   "%trunc_ln166_38 = trunc i32 %rk_load_22" [aes_dec_hls.cpp:166]   --->   Operation 1325 'trunc' 'trunc_ln166_38' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_68)   --->   "%trunc_ln166_39 = trunc i32 %Td0_load_72" [aes_dec_hls.cpp:166]   --->   Operation 1326 'trunc' 'trunc_ln166_39' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_68)   --->   "%trunc_ln166_40 = trunc i32 %tmp_53" [aes_dec_hls.cpp:166]   --->   Operation 1327 'trunc' 'trunc_ln166_40' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_68)   --->   "%trunc_ln166_41 = trunc i32 %tmp_55" [aes_dec_hls.cpp:166]   --->   Operation 1328 'trunc' 'trunc_ln166_41' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_68)   --->   "%trunc_ln166_48 = trunc i32 %tmp_54" [aes_dec_hls.cpp:166]   --->   Operation 1329 'trunc' 'trunc_ln166_48' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_68)   --->   "%xor_ln166_30 = xor i16 %trunc_ln166_41, i16 %trunc_ln166_40" [aes_dec_hls.cpp:166]   --->   Operation 1330 'xor' 'xor_ln166_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_68)   --->   "%xor_ln166_32 = xor i16 %trunc_ln166_39, i16 %trunc_ln166_38" [aes_dec_hls.cpp:166]   --->   Operation 1331 'xor' 'xor_ln166_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_68)   --->   "%xor_ln166_33 = xor i16 %xor_ln166_30, i16 %trunc_ln166_48" [aes_dec_hls.cpp:166]   --->   Operation 1332 'xor' 'xor_ln166_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1333 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_68 = xor i16 %xor_ln166_33, i16 %xor_ln166_32" [aes_dec_hls.cpp:153]   --->   Operation 1333 'xor' 'xor_ln153_68' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln166_12 = zext i8 %lshr_ln166_9" [aes_dec_hls.cpp:166]   --->   Operation 1334 'zext' 'zext_ln166_12' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1335 [1/1] (0.00ns)   --->   "%Td0_addr_76 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_12" [aes_dec_hls.cpp:166]   --->   Operation 1335 'getelementptr' 'Td0_addr_76' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1336 [2/2] (1.23ns)   --->   "%Td0_load_76 = load i8 %Td0_addr_76" [aes_dec_hls.cpp:166]   --->   Operation 1336 'load' 'Td0_load_76' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_56 : Operation 1337 [1/2] (1.38ns)   --->   "%tmp_56 = call i32 @rotr, i32 %Td0_load_77, i5 8" [aes_dec_hls.cpp:166]   --->   Operation 1337 'call' 'tmp_56' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1338 [1/2] (1.38ns)   --->   "%tmp_57 = call i32 @rotr, i32 %Td0_load_78, i5 16" [aes_dec_hls.cpp:166]   --->   Operation 1338 'call' 'tmp_57' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1339 [1/2] (1.38ns)   --->   "%tmp_58 = call i32 @rotr, i32 %Td0_load_79, i5 24" [aes_dec_hls.cpp:166]   --->   Operation 1339 'call' 'tmp_58' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1340 [1/1] (0.00ns)   --->   "%rk_addr_23 = getelementptr i32 %rk, i64 0, i64 23" [aes_dec_hls.cpp:166]   --->   Operation 1340 'getelementptr' 'rk_addr_23' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1341 [2/2] (1.23ns)   --->   "%rk_load_23 = load i6 %rk_addr_23" [aes_dec_hls.cpp:166]   --->   Operation 1341 'load' 'rk_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_56 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln167_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_68, i32 8, i32 15" [aes_dec_hls.cpp:167]   --->   Operation 1342 'partselect' 'trunc_ln167_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1343 [1/1] (0.00ns)   --->   "%lshr_ln167_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1_2, i32 24, i32 31" [aes_dec_hls.cpp:167]   --->   Operation 1343 'partselect' 'lshr_ln167_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln167_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_64, i32 16, i32 23" [aes_dec_hls.cpp:167]   --->   Operation 1344 'partselect' 'trunc_ln167_32' <Predicate = true> <Delay = 0.00>

State 57 <SV = 56> <Delay = 1.42>
ST_57 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_66)   --->   "%trunc_ln166_34 = trunc i32 %rk_load_22" [aes_dec_hls.cpp:166]   --->   Operation 1345 'trunc' 'trunc_ln166_34' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_66)   --->   "%trunc_ln166_35 = trunc i32 %Td0_load_72" [aes_dec_hls.cpp:166]   --->   Operation 1346 'trunc' 'trunc_ln166_35' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_67)   --->   "%trunc_ln166_36 = trunc i32 %rk_load_22" [aes_dec_hls.cpp:166]   --->   Operation 1347 'trunc' 'trunc_ln166_36' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_67)   --->   "%trunc_ln166_37 = trunc i32 %Td0_load_72" [aes_dec_hls.cpp:166]   --->   Operation 1348 'trunc' 'trunc_ln166_37' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node t2_2)   --->   "%xor_ln166_26 = xor i32 %Td0_load_72, i32 %rk_load_22" [aes_dec_hls.cpp:166]   --->   Operation 1349 'xor' 'xor_ln166_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_67)   --->   "%trunc_ln166_42 = trunc i32 %tmp_53" [aes_dec_hls.cpp:166]   --->   Operation 1350 'trunc' 'trunc_ln166_42' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_67)   --->   "%trunc_ln166_43 = trunc i32 %tmp_55" [aes_dec_hls.cpp:166]   --->   Operation 1351 'trunc' 'trunc_ln166_43' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_66)   --->   "%trunc_ln166_44 = trunc i32 %tmp_53" [aes_dec_hls.cpp:166]   --->   Operation 1352 'trunc' 'trunc_ln166_44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_66)   --->   "%trunc_ln166_45 = trunc i32 %tmp_55" [aes_dec_hls.cpp:166]   --->   Operation 1353 'trunc' 'trunc_ln166_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node t2_2)   --->   "%xor_ln166_27 = xor i32 %tmp_55, i32 %tmp_53" [aes_dec_hls.cpp:166]   --->   Operation 1354 'xor' 'xor_ln166_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_66)   --->   "%trunc_ln166_46 = trunc i32 %tmp_54" [aes_dec_hls.cpp:166]   --->   Operation 1355 'trunc' 'trunc_ln166_46' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_66)   --->   "%xor_ln166_28 = xor i24 %trunc_ln166_45, i24 %trunc_ln166_44" [aes_dec_hls.cpp:166]   --->   Operation 1356 'xor' 'xor_ln166_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_67)   --->   "%trunc_ln166_47 = trunc i32 %tmp_54" [aes_dec_hls.cpp:166]   --->   Operation 1357 'trunc' 'trunc_ln166_47' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_67)   --->   "%xor_ln166_29 = xor i8 %trunc_ln166_43, i8 %trunc_ln166_42" [aes_dec_hls.cpp:166]   --->   Operation 1358 'xor' 'xor_ln166_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node t2_2)   --->   "%xor_ln166_31 = xor i32 %xor_ln166_27, i32 %tmp_54" [aes_dec_hls.cpp:166]   --->   Operation 1359 'xor' 'xor_ln166_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_67)   --->   "%xor_ln166_34 = xor i8 %trunc_ln166_37, i8 %trunc_ln166_36" [aes_dec_hls.cpp:166]   --->   Operation 1360 'xor' 'xor_ln166_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_67)   --->   "%xor_ln166_35 = xor i8 %xor_ln166_29, i8 %trunc_ln166_47" [aes_dec_hls.cpp:166]   --->   Operation 1361 'xor' 'xor_ln166_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_66)   --->   "%xor_ln166_36 = xor i24 %trunc_ln166_35, i24 %trunc_ln166_34" [aes_dec_hls.cpp:166]   --->   Operation 1362 'xor' 'xor_ln166_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_66)   --->   "%xor_ln166_37 = xor i24 %xor_ln166_28, i24 %trunc_ln166_46" [aes_dec_hls.cpp:166]   --->   Operation 1363 'xor' 'xor_ln166_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1364 [1/1] (0.35ns) (out node of the LUT)   --->   "%t2_2 = xor i32 %xor_ln166_31, i32 %xor_ln166_26" [aes_dec_hls.cpp:166]   --->   Operation 1364 'xor' 't2_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1365 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_66 = xor i24 %xor_ln166_37, i24 %xor_ln166_36" [aes_dec_hls.cpp:153]   --->   Operation 1365 'xor' 'xor_ln153_66' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1366 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_67 = xor i8 %xor_ln166_35, i8 %xor_ln166_34" [aes_dec_hls.cpp:153]   --->   Operation 1366 'xor' 'xor_ln153_67' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1367 [1/2] (1.23ns)   --->   "%Td0_load_76 = load i8 %Td0_addr_76" [aes_dec_hls.cpp:166]   --->   Operation 1367 'load' 'Td0_load_76' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_57 : Operation 1368 [1/2] (1.23ns)   --->   "%rk_load_23 = load i6 %rk_addr_23" [aes_dec_hls.cpp:166]   --->   Operation 1368 'load' 'rk_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_57 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_70)   --->   "%trunc_ln166_53 = trunc i32 %rk_load_23" [aes_dec_hls.cpp:166]   --->   Operation 1369 'trunc' 'trunc_ln166_53' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_70)   --->   "%trunc_ln166_54 = trunc i32 %Td0_load_76" [aes_dec_hls.cpp:166]   --->   Operation 1370 'trunc' 'trunc_ln166_54' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_70)   --->   "%trunc_ln166_59 = trunc i32 %tmp_56" [aes_dec_hls.cpp:166]   --->   Operation 1371 'trunc' 'trunc_ln166_59' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_70)   --->   "%trunc_ln166_60 = trunc i32 %tmp_58" [aes_dec_hls.cpp:166]   --->   Operation 1372 'trunc' 'trunc_ln166_60' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_70)   --->   "%trunc_ln166_64 = trunc i32 %tmp_57" [aes_dec_hls.cpp:166]   --->   Operation 1373 'trunc' 'trunc_ln166_64' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_70)   --->   "%xor_ln166_42 = xor i16 %trunc_ln166_60, i16 %trunc_ln166_59" [aes_dec_hls.cpp:166]   --->   Operation 1374 'xor' 'xor_ln166_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_70)   --->   "%xor_ln166_47 = xor i16 %trunc_ln166_54, i16 %trunc_ln166_53" [aes_dec_hls.cpp:166]   --->   Operation 1375 'xor' 'xor_ln166_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_70)   --->   "%xor_ln166_48 = xor i16 %xor_ln166_42, i16 %trunc_ln166_64" [aes_dec_hls.cpp:166]   --->   Operation 1376 'xor' 'xor_ln166_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1377 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_70 = xor i16 %xor_ln166_48, i16 %xor_ln166_47" [aes_dec_hls.cpp:153]   --->   Operation 1377 'xor' 'xor_ln153_70' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1378 [1/1] (0.00ns)   --->   "%trunc_ln167_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_70, i32 8, i32 15" [aes_dec_hls.cpp:167]   --->   Operation 1378 'partselect' 'trunc_ln167_16' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1379 [1/1] (0.00ns)   --->   "%lshr_ln167_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2_2, i32 24, i32 31" [aes_dec_hls.cpp:167]   --->   Operation 1379 'partselect' 'lshr_ln167_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln167_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_66, i32 16, i32 23" [aes_dec_hls.cpp:167]   --->   Operation 1380 'partselect' 'trunc_ln167_49' <Predicate = true> <Delay = 0.00>

State 58 <SV = 57> <Delay = 0.35>
ST_58 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_69)   --->   "%trunc_ln166_51 = trunc i32 %rk_load_23" [aes_dec_hls.cpp:166]   --->   Operation 1381 'trunc' 'trunc_ln166_51' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_69)   --->   "%trunc_ln166_52 = trunc i32 %Td0_load_76" [aes_dec_hls.cpp:166]   --->   Operation 1382 'trunc' 'trunc_ln166_52' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_71)   --->   "%trunc_ln166_55 = trunc i32 %rk_load_23" [aes_dec_hls.cpp:166]   --->   Operation 1383 'trunc' 'trunc_ln166_55' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_71)   --->   "%trunc_ln166_56 = trunc i32 %Td0_load_76" [aes_dec_hls.cpp:166]   --->   Operation 1384 'trunc' 'trunc_ln166_56' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node t3_2)   --->   "%xor_ln166_39 = xor i32 %Td0_load_76, i32 %rk_load_23" [aes_dec_hls.cpp:166]   --->   Operation 1385 'xor' 'xor_ln166_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_71)   --->   "%trunc_ln166_57 = trunc i32 %tmp_56" [aes_dec_hls.cpp:166]   --->   Operation 1386 'trunc' 'trunc_ln166_57' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_71)   --->   "%trunc_ln166_58 = trunc i32 %tmp_58" [aes_dec_hls.cpp:166]   --->   Operation 1387 'trunc' 'trunc_ln166_58' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_69)   --->   "%trunc_ln166_61 = trunc i32 %tmp_56" [aes_dec_hls.cpp:166]   --->   Operation 1388 'trunc' 'trunc_ln166_61' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_69)   --->   "%trunc_ln166_62 = trunc i32 %tmp_58" [aes_dec_hls.cpp:166]   --->   Operation 1389 'trunc' 'trunc_ln166_62' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node t3_2)   --->   "%xor_ln166_40 = xor i32 %tmp_58, i32 %tmp_56" [aes_dec_hls.cpp:166]   --->   Operation 1390 'xor' 'xor_ln166_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_69)   --->   "%trunc_ln166_63 = trunc i32 %tmp_57" [aes_dec_hls.cpp:166]   --->   Operation 1391 'trunc' 'trunc_ln166_63' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_69)   --->   "%xor_ln166_41 = xor i8 %trunc_ln166_62, i8 %trunc_ln166_61" [aes_dec_hls.cpp:166]   --->   Operation 1392 'xor' 'xor_ln166_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_71)   --->   "%trunc_ln166_65 = trunc i32 %tmp_57" [aes_dec_hls.cpp:166]   --->   Operation 1393 'trunc' 'trunc_ln166_65' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_71)   --->   "%xor_ln166_43 = xor i24 %trunc_ln166_58, i24 %trunc_ln166_57" [aes_dec_hls.cpp:166]   --->   Operation 1394 'xor' 'xor_ln166_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node t3_2)   --->   "%xor_ln166_44 = xor i32 %xor_ln166_40, i32 %tmp_57" [aes_dec_hls.cpp:166]   --->   Operation 1395 'xor' 'xor_ln166_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_71)   --->   "%xor_ln166_45 = xor i24 %trunc_ln166_56, i24 %trunc_ln166_55" [aes_dec_hls.cpp:166]   --->   Operation 1396 'xor' 'xor_ln166_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_71)   --->   "%xor_ln166_46 = xor i24 %xor_ln166_43, i24 %trunc_ln166_65" [aes_dec_hls.cpp:166]   --->   Operation 1397 'xor' 'xor_ln166_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_69)   --->   "%xor_ln166_49 = xor i8 %trunc_ln166_52, i8 %trunc_ln166_51" [aes_dec_hls.cpp:166]   --->   Operation 1398 'xor' 'xor_ln166_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_69)   --->   "%xor_ln166_50 = xor i8 %xor_ln166_41, i8 %trunc_ln166_63" [aes_dec_hls.cpp:166]   --->   Operation 1399 'xor' 'xor_ln166_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1400 [1/1] (0.35ns) (out node of the LUT)   --->   "%t3_2 = xor i32 %xor_ln166_44, i32 %xor_ln166_39" [aes_dec_hls.cpp:166]   --->   Operation 1400 'xor' 't3_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1401 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_69 = xor i8 %xor_ln166_50, i8 %xor_ln166_49" [aes_dec_hls.cpp:153]   --->   Operation 1401 'xor' 'xor_ln153_69' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1402 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_71 = xor i24 %xor_ln166_46, i24 %xor_ln166_45" [aes_dec_hls.cpp:153]   --->   Operation 1402 'xor' 'xor_ln153_71' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_71, i32 16, i32 23" [aes_dec_hls.cpp:167]   --->   Operation 1403 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1404 [1/1] (0.00ns)   --->   "%lshr_ln167_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3_2, i32 24, i32 31" [aes_dec_hls.cpp:167]   --->   Operation 1404 'partselect' 'lshr_ln167_9' <Predicate = true> <Delay = 0.00>

State 59 <SV = 58> <Delay = 1.23>
ST_59 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i8 %trunc_ln9" [aes_dec_hls.cpp:167]   --->   Operation 1405 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1406 [1/1] (0.00ns)   --->   "%Td0_addr_81 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_1" [aes_dec_hls.cpp:167]   --->   Operation 1406 'getelementptr' 'Td0_addr_81' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1407 [2/2] (1.23ns)   --->   "%Td0_load_81 = load i8 %Td0_addr_81" [aes_dec_hls.cpp:167]   --->   Operation 1407 'load' 'Td0_load_81' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_59 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i8 %trunc_ln167_1" [aes_dec_hls.cpp:167]   --->   Operation 1408 'zext' 'zext_ln167_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1409 [1/1] (0.00ns)   --->   "%Td0_addr_82 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_2" [aes_dec_hls.cpp:167]   --->   Operation 1409 'getelementptr' 'Td0_addr_82' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1410 [2/2] (1.23ns)   --->   "%Td0_load_82 = load i8 %Td0_addr_82" [aes_dec_hls.cpp:167]   --->   Operation 1410 'load' 'Td0_load_82' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_59 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln167_3 = zext i8 %xor_ln153_65" [aes_dec_hls.cpp:167]   --->   Operation 1411 'zext' 'zext_ln167_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1412 [1/1] (0.00ns)   --->   "%Td0_addr_83 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_3" [aes_dec_hls.cpp:167]   --->   Operation 1412 'getelementptr' 'Td0_addr_83' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1413 [2/2] (1.23ns)   --->   "%Td0_load_83 = load i8 %Td0_addr_83" [aes_dec_hls.cpp:167]   --->   Operation 1413 'load' 'Td0_load_83' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 60 <SV = 59> <Delay = 1.23>
ST_60 : Operation 1414 [1/2] (1.23ns)   --->   "%Td0_load_81 = load i8 %Td0_addr_81" [aes_dec_hls.cpp:167]   --->   Operation 1414 'load' 'Td0_load_81' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_60 : Operation 1415 [1/2] (1.23ns)   --->   "%Td0_load_82 = load i8 %Td0_addr_82" [aes_dec_hls.cpp:167]   --->   Operation 1415 'load' 'Td0_load_82' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_60 : Operation 1416 [1/2] (1.23ns)   --->   "%Td0_load_83 = load i8 %Td0_addr_83" [aes_dec_hls.cpp:167]   --->   Operation 1416 'load' 'Td0_load_83' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_60 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln167_5 = zext i8 %trunc_ln167_s" [aes_dec_hls.cpp:167]   --->   Operation 1417 'zext' 'zext_ln167_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1418 [1/1] (0.00ns)   --->   "%Td0_addr_85 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_5" [aes_dec_hls.cpp:167]   --->   Operation 1418 'getelementptr' 'Td0_addr_85' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1419 [2/2] (1.23ns)   --->   "%Td0_load_85 = load i8 %Td0_addr_85" [aes_dec_hls.cpp:167]   --->   Operation 1419 'load' 'Td0_load_85' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_60 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln167_6 = zext i8 %trunc_ln167_16" [aes_dec_hls.cpp:167]   --->   Operation 1420 'zext' 'zext_ln167_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1421 [1/1] (0.00ns)   --->   "%Td0_addr_86 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_6" [aes_dec_hls.cpp:167]   --->   Operation 1421 'getelementptr' 'Td0_addr_86' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1422 [2/2] (1.23ns)   --->   "%Td0_load_86 = load i8 %Td0_addr_86" [aes_dec_hls.cpp:167]   --->   Operation 1422 'load' 'Td0_load_86' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_60 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln167_7 = zext i8 %xor_ln153_67" [aes_dec_hls.cpp:167]   --->   Operation 1423 'zext' 'zext_ln167_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1424 [1/1] (0.00ns)   --->   "%Td0_addr_87 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_7" [aes_dec_hls.cpp:167]   --->   Operation 1424 'getelementptr' 'Td0_addr_87' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1425 [2/2] (1.23ns)   --->   "%Td0_load_87 = load i8 %Td0_addr_87" [aes_dec_hls.cpp:167]   --->   Operation 1425 'load' 'Td0_load_87' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 61 <SV = 60> <Delay = 1.46>
ST_61 : Operation 1426 [2/2] (1.46ns)   --->   "%tmp_59 = call i32 @rotr, i32 %Td0_load_81, i5 8" [aes_dec_hls.cpp:167]   --->   Operation 1426 'call' 'tmp_59' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1427 [2/2] (1.46ns)   --->   "%tmp_60 = call i32 @rotr, i32 %Td0_load_82, i5 16" [aes_dec_hls.cpp:167]   --->   Operation 1427 'call' 'tmp_60' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1428 [2/2] (1.46ns)   --->   "%tmp_61 = call i32 @rotr, i32 %Td0_load_83, i5 24" [aes_dec_hls.cpp:167]   --->   Operation 1428 'call' 'tmp_61' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1429 [1/2] (1.23ns)   --->   "%Td0_load_85 = load i8 %Td0_addr_85" [aes_dec_hls.cpp:167]   --->   Operation 1429 'load' 'Td0_load_85' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_61 : Operation 1430 [1/2] (1.23ns)   --->   "%Td0_load_86 = load i8 %Td0_addr_86" [aes_dec_hls.cpp:167]   --->   Operation 1430 'load' 'Td0_load_86' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_61 : Operation 1431 [1/2] (1.23ns)   --->   "%Td0_load_87 = load i8 %Td0_addr_87" [aes_dec_hls.cpp:167]   --->   Operation 1431 'load' 'Td0_load_87' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_61 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln167_9 = zext i8 %trunc_ln167_32" [aes_dec_hls.cpp:167]   --->   Operation 1432 'zext' 'zext_ln167_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1433 [1/1] (0.00ns)   --->   "%Td0_addr_89 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_9" [aes_dec_hls.cpp:167]   --->   Operation 1433 'getelementptr' 'Td0_addr_89' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1434 [2/2] (1.23ns)   --->   "%Td0_load_89 = load i8 %Td0_addr_89" [aes_dec_hls.cpp:167]   --->   Operation 1434 'load' 'Td0_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_61 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln167_10 = zext i8 %trunc_ln167_33" [aes_dec_hls.cpp:167]   --->   Operation 1435 'zext' 'zext_ln167_10' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1436 [1/1] (0.00ns)   --->   "%Td0_addr_90 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_10" [aes_dec_hls.cpp:167]   --->   Operation 1436 'getelementptr' 'Td0_addr_90' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1437 [2/2] (1.23ns)   --->   "%Td0_load_90 = load i8 %Td0_addr_90" [aes_dec_hls.cpp:167]   --->   Operation 1437 'load' 'Td0_load_90' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_61 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln167_11 = zext i8 %xor_ln153_69" [aes_dec_hls.cpp:167]   --->   Operation 1438 'zext' 'zext_ln167_11' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1439 [1/1] (0.00ns)   --->   "%Td0_addr_91 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_11" [aes_dec_hls.cpp:167]   --->   Operation 1439 'getelementptr' 'Td0_addr_91' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1440 [2/2] (1.23ns)   --->   "%Td0_load_91 = load i8 %Td0_addr_91" [aes_dec_hls.cpp:167]   --->   Operation 1440 'load' 'Td0_load_91' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 62 <SV = 61> <Delay = 1.46>
ST_62 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %lshr_ln5" [aes_dec_hls.cpp:167]   --->   Operation 1441 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1442 [1/1] (0.00ns)   --->   "%Td0_addr_80 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167" [aes_dec_hls.cpp:167]   --->   Operation 1442 'getelementptr' 'Td0_addr_80' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1443 [2/2] (1.23ns)   --->   "%Td0_load_80 = load i8 %Td0_addr_80" [aes_dec_hls.cpp:167]   --->   Operation 1443 'load' 'Td0_load_80' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_62 : Operation 1444 [1/2] (1.38ns)   --->   "%tmp_59 = call i32 @rotr, i32 %Td0_load_81, i5 8" [aes_dec_hls.cpp:167]   --->   Operation 1444 'call' 'tmp_59' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1445 [1/2] (1.38ns)   --->   "%tmp_60 = call i32 @rotr, i32 %Td0_load_82, i5 16" [aes_dec_hls.cpp:167]   --->   Operation 1445 'call' 'tmp_60' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1446 [1/2] (1.38ns)   --->   "%tmp_61 = call i32 @rotr, i32 %Td0_load_83, i5 24" [aes_dec_hls.cpp:167]   --->   Operation 1446 'call' 'tmp_61' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1447 [1/1] (0.00ns)   --->   "%rk_addr_24 = getelementptr i32 %rk, i64 0, i64 24" [aes_dec_hls.cpp:167]   --->   Operation 1447 'getelementptr' 'rk_addr_24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1448 [2/2] (1.23ns)   --->   "%rk_load_24 = load i6 %rk_addr_24" [aes_dec_hls.cpp:167]   --->   Operation 1448 'load' 'rk_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_62 : Operation 1449 [2/2] (1.46ns)   --->   "%tmp_62 = call i32 @rotr, i32 %Td0_load_85, i5 8" [aes_dec_hls.cpp:167]   --->   Operation 1449 'call' 'tmp_62' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1450 [2/2] (1.46ns)   --->   "%tmp_63 = call i32 @rotr, i32 %Td0_load_86, i5 16" [aes_dec_hls.cpp:167]   --->   Operation 1450 'call' 'tmp_63' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1451 [2/2] (1.46ns)   --->   "%tmp_64 = call i32 @rotr, i32 %Td0_load_87, i5 24" [aes_dec_hls.cpp:167]   --->   Operation 1451 'call' 'tmp_64' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1452 [1/2] (1.23ns)   --->   "%Td0_load_89 = load i8 %Td0_addr_89" [aes_dec_hls.cpp:167]   --->   Operation 1452 'load' 'Td0_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_62 : Operation 1453 [1/2] (1.23ns)   --->   "%Td0_load_90 = load i8 %Td0_addr_90" [aes_dec_hls.cpp:167]   --->   Operation 1453 'load' 'Td0_load_90' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_62 : Operation 1454 [1/2] (1.23ns)   --->   "%Td0_load_91 = load i8 %Td0_addr_91" [aes_dec_hls.cpp:167]   --->   Operation 1454 'load' 'Td0_load_91' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_62 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln167_13 = zext i8 %trunc_ln167_49" [aes_dec_hls.cpp:167]   --->   Operation 1455 'zext' 'zext_ln167_13' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1456 [1/1] (0.00ns)   --->   "%Td0_addr_93 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_13" [aes_dec_hls.cpp:167]   --->   Operation 1456 'getelementptr' 'Td0_addr_93' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1457 [2/2] (1.23ns)   --->   "%Td0_load_93 = load i8 %Td0_addr_93" [aes_dec_hls.cpp:167]   --->   Operation 1457 'load' 'Td0_load_93' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_62 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln167_14 = zext i8 %trunc_ln167_50" [aes_dec_hls.cpp:167]   --->   Operation 1458 'zext' 'zext_ln167_14' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1459 [1/1] (0.00ns)   --->   "%Td0_addr_94 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_14" [aes_dec_hls.cpp:167]   --->   Operation 1459 'getelementptr' 'Td0_addr_94' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1460 [2/2] (1.23ns)   --->   "%Td0_load_94 = load i8 %Td0_addr_94" [aes_dec_hls.cpp:167]   --->   Operation 1460 'load' 'Td0_load_94' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_62 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln167_15 = zext i8 %xor_ln153_60" [aes_dec_hls.cpp:167]   --->   Operation 1461 'zext' 'zext_ln167_15' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1462 [1/1] (0.00ns)   --->   "%Td0_addr_95 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_15" [aes_dec_hls.cpp:167]   --->   Operation 1462 'getelementptr' 'Td0_addr_95' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1463 [2/2] (1.23ns)   --->   "%Td0_load_95 = load i8 %Td0_addr_95" [aes_dec_hls.cpp:167]   --->   Operation 1463 'load' 'Td0_load_95' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 63 <SV = 62> <Delay = 1.46>
ST_63 : Operation 1464 [1/2] (1.23ns)   --->   "%Td0_load_80 = load i8 %Td0_addr_80" [aes_dec_hls.cpp:167]   --->   Operation 1464 'load' 'Td0_load_80' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_63 : Operation 1465 [1/2] (1.23ns)   --->   "%rk_load_24 = load i6 %rk_addr_24" [aes_dec_hls.cpp:167]   --->   Operation 1465 'load' 'rk_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_63 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_73)   --->   "%trunc_ln167_3 = trunc i32 %rk_load_24" [aes_dec_hls.cpp:167]   --->   Operation 1466 'trunc' 'trunc_ln167_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_73)   --->   "%trunc_ln167_4 = trunc i32 %Td0_load_80" [aes_dec_hls.cpp:167]   --->   Operation 1467 'trunc' 'trunc_ln167_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_73)   --->   "%trunc_ln167_9 = trunc i32 %tmp_59" [aes_dec_hls.cpp:167]   --->   Operation 1468 'trunc' 'trunc_ln167_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_73)   --->   "%trunc_ln167_10 = trunc i32 %tmp_61" [aes_dec_hls.cpp:167]   --->   Operation 1469 'trunc' 'trunc_ln167_10' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_73)   --->   "%trunc_ln167_14 = trunc i32 %tmp_60" [aes_dec_hls.cpp:167]   --->   Operation 1470 'trunc' 'trunc_ln167_14' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_73)   --->   "%xor_ln167_3 = xor i16 %trunc_ln167_10, i16 %trunc_ln167_9" [aes_dec_hls.cpp:167]   --->   Operation 1471 'xor' 'xor_ln167_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_73)   --->   "%xor_ln167_8 = xor i16 %trunc_ln167_4, i16 %trunc_ln167_3" [aes_dec_hls.cpp:167]   --->   Operation 1472 'xor' 'xor_ln167_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_73)   --->   "%xor_ln167_9 = xor i16 %xor_ln167_3, i16 %trunc_ln167_14" [aes_dec_hls.cpp:167]   --->   Operation 1473 'xor' 'xor_ln167_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1474 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_73 = xor i16 %xor_ln167_9, i16 %xor_ln167_8" [aes_dec_hls.cpp:153]   --->   Operation 1474 'xor' 'xor_ln153_73' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln167_4 = zext i8 %lshr_ln167_3" [aes_dec_hls.cpp:167]   --->   Operation 1475 'zext' 'zext_ln167_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1476 [1/1] (0.00ns)   --->   "%Td0_addr_84 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_4" [aes_dec_hls.cpp:167]   --->   Operation 1476 'getelementptr' 'Td0_addr_84' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1477 [2/2] (1.23ns)   --->   "%Td0_load_84 = load i8 %Td0_addr_84" [aes_dec_hls.cpp:167]   --->   Operation 1477 'load' 'Td0_load_84' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_63 : Operation 1478 [1/2] (1.38ns)   --->   "%tmp_62 = call i32 @rotr, i32 %Td0_load_85, i5 8" [aes_dec_hls.cpp:167]   --->   Operation 1478 'call' 'tmp_62' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1479 [1/2] (1.38ns)   --->   "%tmp_63 = call i32 @rotr, i32 %Td0_load_86, i5 16" [aes_dec_hls.cpp:167]   --->   Operation 1479 'call' 'tmp_63' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1480 [1/2] (1.38ns)   --->   "%tmp_64 = call i32 @rotr, i32 %Td0_load_87, i5 24" [aes_dec_hls.cpp:167]   --->   Operation 1480 'call' 'tmp_64' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1481 [1/1] (0.00ns)   --->   "%rk_addr_25 = getelementptr i32 %rk, i64 0, i64 25" [aes_dec_hls.cpp:167]   --->   Operation 1481 'getelementptr' 'rk_addr_25' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1482 [2/2] (1.23ns)   --->   "%rk_load_25 = load i6 %rk_addr_25" [aes_dec_hls.cpp:167]   --->   Operation 1482 'load' 'rk_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_63 : Operation 1483 [2/2] (1.46ns)   --->   "%tmp_65 = call i32 @rotr, i32 %Td0_load_89, i5 8" [aes_dec_hls.cpp:167]   --->   Operation 1483 'call' 'tmp_65' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1484 [2/2] (1.46ns)   --->   "%tmp_66 = call i32 @rotr, i32 %Td0_load_90, i5 16" [aes_dec_hls.cpp:167]   --->   Operation 1484 'call' 'tmp_66' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1485 [2/2] (1.46ns)   --->   "%tmp_67 = call i32 @rotr, i32 %Td0_load_91, i5 24" [aes_dec_hls.cpp:167]   --->   Operation 1485 'call' 'tmp_67' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1486 [1/2] (1.23ns)   --->   "%Td0_load_93 = load i8 %Td0_addr_93" [aes_dec_hls.cpp:167]   --->   Operation 1486 'load' 'Td0_load_93' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_63 : Operation 1487 [1/2] (1.23ns)   --->   "%Td0_load_94 = load i8 %Td0_addr_94" [aes_dec_hls.cpp:167]   --->   Operation 1487 'load' 'Td0_load_94' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_63 : Operation 1488 [1/2] (1.23ns)   --->   "%Td0_load_95 = load i8 %Td0_addr_95" [aes_dec_hls.cpp:167]   --->   Operation 1488 'load' 'Td0_load_95' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_63 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln168_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_73, i32 8, i32 15" [aes_dec_hls.cpp:168]   --->   Operation 1489 'partselect' 'trunc_ln168_33' <Predicate = true> <Delay = 0.00>

State 64 <SV = 63> <Delay = 1.46>
ST_64 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_72)   --->   "%trunc_ln167 = trunc i32 %rk_load_24" [aes_dec_hls.cpp:167]   --->   Operation 1490 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_72)   --->   "%trunc_ln167_2 = trunc i32 %Td0_load_80" [aes_dec_hls.cpp:167]   --->   Operation 1491 'trunc' 'trunc_ln167_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_74)   --->   "%trunc_ln167_5 = trunc i32 %rk_load_24" [aes_dec_hls.cpp:167]   --->   Operation 1492 'trunc' 'trunc_ln167_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_74)   --->   "%trunc_ln167_6 = trunc i32 %Td0_load_80" [aes_dec_hls.cpp:167]   --->   Operation 1493 'trunc' 'trunc_ln167_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node s0_3)   --->   "%xor_ln167 = xor i32 %Td0_load_80, i32 %rk_load_24" [aes_dec_hls.cpp:167]   --->   Operation 1494 'xor' 'xor_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_74)   --->   "%trunc_ln167_7 = trunc i32 %tmp_59" [aes_dec_hls.cpp:167]   --->   Operation 1495 'trunc' 'trunc_ln167_7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_74)   --->   "%trunc_ln167_8 = trunc i32 %tmp_61" [aes_dec_hls.cpp:167]   --->   Operation 1496 'trunc' 'trunc_ln167_8' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_72)   --->   "%trunc_ln167_11 = trunc i32 %tmp_59" [aes_dec_hls.cpp:167]   --->   Operation 1497 'trunc' 'trunc_ln167_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_72)   --->   "%trunc_ln167_12 = trunc i32 %tmp_61" [aes_dec_hls.cpp:167]   --->   Operation 1498 'trunc' 'trunc_ln167_12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node s0_3)   --->   "%xor_ln167_1 = xor i32 %tmp_61, i32 %tmp_59" [aes_dec_hls.cpp:167]   --->   Operation 1499 'xor' 'xor_ln167_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_72)   --->   "%trunc_ln167_13 = trunc i32 %tmp_60" [aes_dec_hls.cpp:167]   --->   Operation 1500 'trunc' 'trunc_ln167_13' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_72)   --->   "%xor_ln167_2 = xor i8 %trunc_ln167_12, i8 %trunc_ln167_11" [aes_dec_hls.cpp:167]   --->   Operation 1501 'xor' 'xor_ln167_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_74)   --->   "%trunc_ln167_15 = trunc i32 %tmp_60" [aes_dec_hls.cpp:167]   --->   Operation 1502 'trunc' 'trunc_ln167_15' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_74)   --->   "%xor_ln167_4 = xor i24 %trunc_ln167_8, i24 %trunc_ln167_7" [aes_dec_hls.cpp:167]   --->   Operation 1503 'xor' 'xor_ln167_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node s0_3)   --->   "%xor_ln167_5 = xor i32 %xor_ln167_1, i32 %tmp_60" [aes_dec_hls.cpp:167]   --->   Operation 1504 'xor' 'xor_ln167_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_74)   --->   "%xor_ln167_6 = xor i24 %trunc_ln167_6, i24 %trunc_ln167_5" [aes_dec_hls.cpp:167]   --->   Operation 1505 'xor' 'xor_ln167_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_74)   --->   "%xor_ln167_7 = xor i24 %xor_ln167_4, i24 %trunc_ln167_15" [aes_dec_hls.cpp:167]   --->   Operation 1506 'xor' 'xor_ln167_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_72)   --->   "%xor_ln167_10 = xor i8 %trunc_ln167_2, i8 %trunc_ln167" [aes_dec_hls.cpp:167]   --->   Operation 1507 'xor' 'xor_ln167_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_72)   --->   "%xor_ln167_11 = xor i8 %xor_ln167_2, i8 %trunc_ln167_13" [aes_dec_hls.cpp:167]   --->   Operation 1508 'xor' 'xor_ln167_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1509 [1/1] (0.35ns) (out node of the LUT)   --->   "%s0_3 = xor i32 %xor_ln167_5, i32 %xor_ln167" [aes_dec_hls.cpp:167]   --->   Operation 1509 'xor' 's0_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1510 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_72 = xor i8 %xor_ln167_11, i8 %xor_ln167_10" [aes_dec_hls.cpp:153]   --->   Operation 1510 'xor' 'xor_ln153_72' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1511 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_74 = xor i24 %xor_ln167_7, i24 %xor_ln167_6" [aes_dec_hls.cpp:153]   --->   Operation 1511 'xor' 'xor_ln153_74' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1512 [1/2] (1.23ns)   --->   "%Td0_load_84 = load i8 %Td0_addr_84" [aes_dec_hls.cpp:167]   --->   Operation 1512 'load' 'Td0_load_84' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_64 : Operation 1513 [1/2] (1.23ns)   --->   "%rk_load_25 = load i6 %rk_addr_25" [aes_dec_hls.cpp:167]   --->   Operation 1513 'load' 'rk_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_64 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_75)   --->   "%trunc_ln167_17 = trunc i32 %rk_load_25" [aes_dec_hls.cpp:167]   --->   Operation 1514 'trunc' 'trunc_ln167_17' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_75)   --->   "%trunc_ln167_18 = trunc i32 %Td0_load_84" [aes_dec_hls.cpp:167]   --->   Operation 1515 'trunc' 'trunc_ln167_18' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_75)   --->   "%trunc_ln167_27 = trunc i32 %tmp_62" [aes_dec_hls.cpp:167]   --->   Operation 1516 'trunc' 'trunc_ln167_27' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_75)   --->   "%trunc_ln167_28 = trunc i32 %tmp_64" [aes_dec_hls.cpp:167]   --->   Operation 1517 'trunc' 'trunc_ln167_28' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_75)   --->   "%trunc_ln167_29 = trunc i32 %tmp_63" [aes_dec_hls.cpp:167]   --->   Operation 1518 'trunc' 'trunc_ln167_29' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_75)   --->   "%xor_ln167_15 = xor i16 %trunc_ln167_28, i16 %trunc_ln167_27" [aes_dec_hls.cpp:167]   --->   Operation 1519 'xor' 'xor_ln167_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_75)   --->   "%xor_ln167_23 = xor i16 %trunc_ln167_18, i16 %trunc_ln167_17" [aes_dec_hls.cpp:167]   --->   Operation 1520 'xor' 'xor_ln167_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_75)   --->   "%xor_ln167_24 = xor i16 %xor_ln167_15, i16 %trunc_ln167_29" [aes_dec_hls.cpp:167]   --->   Operation 1521 'xor' 'xor_ln167_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1522 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_75 = xor i16 %xor_ln167_24, i16 %xor_ln167_23" [aes_dec_hls.cpp:153]   --->   Operation 1522 'xor' 'xor_ln153_75' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln167_8 = zext i8 %lshr_ln167_6" [aes_dec_hls.cpp:167]   --->   Operation 1523 'zext' 'zext_ln167_8' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1524 [1/1] (0.00ns)   --->   "%Td0_addr_88 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_8" [aes_dec_hls.cpp:167]   --->   Operation 1524 'getelementptr' 'Td0_addr_88' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1525 [2/2] (1.23ns)   --->   "%Td0_load_88 = load i8 %Td0_addr_88" [aes_dec_hls.cpp:167]   --->   Operation 1525 'load' 'Td0_load_88' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_64 : Operation 1526 [1/2] (1.38ns)   --->   "%tmp_65 = call i32 @rotr, i32 %Td0_load_89, i5 8" [aes_dec_hls.cpp:167]   --->   Operation 1526 'call' 'tmp_65' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1527 [1/2] (1.38ns)   --->   "%tmp_66 = call i32 @rotr, i32 %Td0_load_90, i5 16" [aes_dec_hls.cpp:167]   --->   Operation 1527 'call' 'tmp_66' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1528 [1/2] (1.38ns)   --->   "%tmp_67 = call i32 @rotr, i32 %Td0_load_91, i5 24" [aes_dec_hls.cpp:167]   --->   Operation 1528 'call' 'tmp_67' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1529 [1/1] (0.00ns)   --->   "%rk_addr_26 = getelementptr i32 %rk, i64 0, i64 26" [aes_dec_hls.cpp:167]   --->   Operation 1529 'getelementptr' 'rk_addr_26' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1530 [2/2] (1.23ns)   --->   "%rk_load_26 = load i6 %rk_addr_26" [aes_dec_hls.cpp:167]   --->   Operation 1530 'load' 'rk_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_64 : Operation 1531 [2/2] (1.46ns)   --->   "%tmp_68 = call i32 @rotr, i32 %Td0_load_93, i5 8" [aes_dec_hls.cpp:167]   --->   Operation 1531 'call' 'tmp_68' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1532 [2/2] (1.46ns)   --->   "%tmp_69 = call i32 @rotr, i32 %Td0_load_94, i5 16" [aes_dec_hls.cpp:167]   --->   Operation 1532 'call' 'tmp_69' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1533 [2/2] (1.46ns)   --->   "%tmp_70 = call i32 @rotr, i32 %Td0_load_95, i5 24" [aes_dec_hls.cpp:167]   --->   Operation 1533 'call' 'tmp_70' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1534 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_3, i32 24, i32 31" [aes_dec_hls.cpp:168]   --->   Operation 1534 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln168_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_74, i32 16, i32 23" [aes_dec_hls.cpp:168]   --->   Operation 1535 'partselect' 'trunc_ln168_s' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln168_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_75, i32 8, i32 15" [aes_dec_hls.cpp:168]   --->   Operation 1536 'partselect' 'trunc_ln168_50' <Predicate = true> <Delay = 0.00>

State 65 <SV = 64> <Delay = 1.42>
ST_65 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_76)   --->   "%trunc_ln167_19 = trunc i32 %rk_load_25" [aes_dec_hls.cpp:167]   --->   Operation 1537 'trunc' 'trunc_ln167_19' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_76)   --->   "%trunc_ln167_20 = trunc i32 %Td0_load_84" [aes_dec_hls.cpp:167]   --->   Operation 1538 'trunc' 'trunc_ln167_20' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_77)   --->   "%trunc_ln167_21 = trunc i32 %rk_load_25" [aes_dec_hls.cpp:167]   --->   Operation 1539 'trunc' 'trunc_ln167_21' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_77)   --->   "%trunc_ln167_22 = trunc i32 %Td0_load_84" [aes_dec_hls.cpp:167]   --->   Operation 1540 'trunc' 'trunc_ln167_22' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node s1_3)   --->   "%xor_ln167_13 = xor i32 %Td0_load_84, i32 %rk_load_25" [aes_dec_hls.cpp:167]   --->   Operation 1541 'xor' 'xor_ln167_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_77)   --->   "%trunc_ln167_23 = trunc i32 %tmp_62" [aes_dec_hls.cpp:167]   --->   Operation 1542 'trunc' 'trunc_ln167_23' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_77)   --->   "%trunc_ln167_24 = trunc i32 %tmp_64" [aes_dec_hls.cpp:167]   --->   Operation 1543 'trunc' 'trunc_ln167_24' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_76)   --->   "%trunc_ln167_25 = trunc i32 %tmp_62" [aes_dec_hls.cpp:167]   --->   Operation 1544 'trunc' 'trunc_ln167_25' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_76)   --->   "%trunc_ln167_26 = trunc i32 %tmp_64" [aes_dec_hls.cpp:167]   --->   Operation 1545 'trunc' 'trunc_ln167_26' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node s1_3)   --->   "%xor_ln167_14 = xor i32 %tmp_64, i32 %tmp_62" [aes_dec_hls.cpp:167]   --->   Operation 1546 'xor' 'xor_ln167_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_76)   --->   "%trunc_ln167_30 = trunc i32 %tmp_63" [aes_dec_hls.cpp:167]   --->   Operation 1547 'trunc' 'trunc_ln167_30' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_76)   --->   "%xor_ln167_16 = xor i24 %trunc_ln167_26, i24 %trunc_ln167_25" [aes_dec_hls.cpp:167]   --->   Operation 1548 'xor' 'xor_ln167_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_77)   --->   "%trunc_ln167_31 = trunc i32 %tmp_63" [aes_dec_hls.cpp:167]   --->   Operation 1549 'trunc' 'trunc_ln167_31' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_77)   --->   "%xor_ln167_17 = xor i8 %trunc_ln167_24, i8 %trunc_ln167_23" [aes_dec_hls.cpp:167]   --->   Operation 1550 'xor' 'xor_ln167_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node s1_3)   --->   "%xor_ln167_18 = xor i32 %xor_ln167_14, i32 %tmp_63" [aes_dec_hls.cpp:167]   --->   Operation 1551 'xor' 'xor_ln167_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_77)   --->   "%xor_ln167_19 = xor i8 %trunc_ln167_22, i8 %trunc_ln167_21" [aes_dec_hls.cpp:167]   --->   Operation 1552 'xor' 'xor_ln167_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_77)   --->   "%xor_ln167_20 = xor i8 %xor_ln167_17, i8 %trunc_ln167_31" [aes_dec_hls.cpp:167]   --->   Operation 1553 'xor' 'xor_ln167_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_76)   --->   "%xor_ln167_21 = xor i24 %trunc_ln167_20, i24 %trunc_ln167_19" [aes_dec_hls.cpp:167]   --->   Operation 1554 'xor' 'xor_ln167_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_76)   --->   "%xor_ln167_22 = xor i24 %xor_ln167_16, i24 %trunc_ln167_30" [aes_dec_hls.cpp:167]   --->   Operation 1555 'xor' 'xor_ln167_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1556 [1/1] (0.35ns) (out node of the LUT)   --->   "%s1_3 = xor i32 %xor_ln167_18, i32 %xor_ln167_13" [aes_dec_hls.cpp:167]   --->   Operation 1556 'xor' 's1_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1557 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_76 = xor i24 %xor_ln167_22, i24 %xor_ln167_21" [aes_dec_hls.cpp:153]   --->   Operation 1557 'xor' 'xor_ln153_76' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1558 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_77 = xor i8 %xor_ln167_20, i8 %xor_ln167_19" [aes_dec_hls.cpp:153]   --->   Operation 1558 'xor' 'xor_ln153_77' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1559 [1/2] (1.23ns)   --->   "%Td0_load_88 = load i8 %Td0_addr_88" [aes_dec_hls.cpp:167]   --->   Operation 1559 'load' 'Td0_load_88' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_65 : Operation 1560 [1/2] (1.23ns)   --->   "%rk_load_26 = load i6 %rk_addr_26" [aes_dec_hls.cpp:167]   --->   Operation 1560 'load' 'rk_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_65 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_80)   --->   "%trunc_ln167_38 = trunc i32 %rk_load_26" [aes_dec_hls.cpp:167]   --->   Operation 1561 'trunc' 'trunc_ln167_38' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_80)   --->   "%trunc_ln167_39 = trunc i32 %Td0_load_88" [aes_dec_hls.cpp:167]   --->   Operation 1562 'trunc' 'trunc_ln167_39' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_80)   --->   "%trunc_ln167_40 = trunc i32 %tmp_65" [aes_dec_hls.cpp:167]   --->   Operation 1563 'trunc' 'trunc_ln167_40' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_80)   --->   "%trunc_ln167_41 = trunc i32 %tmp_67" [aes_dec_hls.cpp:167]   --->   Operation 1564 'trunc' 'trunc_ln167_41' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_80)   --->   "%trunc_ln167_48 = trunc i32 %tmp_66" [aes_dec_hls.cpp:167]   --->   Operation 1565 'trunc' 'trunc_ln167_48' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_80)   --->   "%xor_ln167_30 = xor i16 %trunc_ln167_41, i16 %trunc_ln167_40" [aes_dec_hls.cpp:167]   --->   Operation 1566 'xor' 'xor_ln167_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_80)   --->   "%xor_ln167_32 = xor i16 %trunc_ln167_39, i16 %trunc_ln167_38" [aes_dec_hls.cpp:167]   --->   Operation 1567 'xor' 'xor_ln167_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_80)   --->   "%xor_ln167_33 = xor i16 %xor_ln167_30, i16 %trunc_ln167_48" [aes_dec_hls.cpp:167]   --->   Operation 1568 'xor' 'xor_ln167_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1569 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_80 = xor i16 %xor_ln167_33, i16 %xor_ln167_32" [aes_dec_hls.cpp:153]   --->   Operation 1569 'xor' 'xor_ln153_80' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln167_12 = zext i8 %lshr_ln167_9" [aes_dec_hls.cpp:167]   --->   Operation 1570 'zext' 'zext_ln167_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1571 [1/1] (0.00ns)   --->   "%Td0_addr_92 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_12" [aes_dec_hls.cpp:167]   --->   Operation 1571 'getelementptr' 'Td0_addr_92' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1572 [2/2] (1.23ns)   --->   "%Td0_load_92 = load i8 %Td0_addr_92" [aes_dec_hls.cpp:167]   --->   Operation 1572 'load' 'Td0_load_92' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_65 : Operation 1573 [1/2] (1.38ns)   --->   "%tmp_68 = call i32 @rotr, i32 %Td0_load_93, i5 8" [aes_dec_hls.cpp:167]   --->   Operation 1573 'call' 'tmp_68' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1574 [1/2] (1.38ns)   --->   "%tmp_69 = call i32 @rotr, i32 %Td0_load_94, i5 16" [aes_dec_hls.cpp:167]   --->   Operation 1574 'call' 'tmp_69' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1575 [1/2] (1.38ns)   --->   "%tmp_70 = call i32 @rotr, i32 %Td0_load_95, i5 24" [aes_dec_hls.cpp:167]   --->   Operation 1575 'call' 'tmp_70' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1576 [1/1] (0.00ns)   --->   "%rk_addr_27 = getelementptr i32 %rk, i64 0, i64 27" [aes_dec_hls.cpp:167]   --->   Operation 1576 'getelementptr' 'rk_addr_27' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1577 [2/2] (1.23ns)   --->   "%rk_load_27 = load i6 %rk_addr_27" [aes_dec_hls.cpp:167]   --->   Operation 1577 'load' 'rk_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_65 : Operation 1578 [1/1] (0.00ns)   --->   "%trunc_ln168_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_80, i32 8, i32 15" [aes_dec_hls.cpp:168]   --->   Operation 1578 'partselect' 'trunc_ln168_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1579 [1/1] (0.00ns)   --->   "%lshr_ln168_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_3, i32 24, i32 31" [aes_dec_hls.cpp:168]   --->   Operation 1579 'partselect' 'lshr_ln168_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln168_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_76, i32 16, i32 23" [aes_dec_hls.cpp:168]   --->   Operation 1580 'partselect' 'trunc_ln168_32' <Predicate = true> <Delay = 0.00>

State 66 <SV = 65> <Delay = 1.42>
ST_66 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_78)   --->   "%trunc_ln167_34 = trunc i32 %rk_load_26" [aes_dec_hls.cpp:167]   --->   Operation 1581 'trunc' 'trunc_ln167_34' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_78)   --->   "%trunc_ln167_35 = trunc i32 %Td0_load_88" [aes_dec_hls.cpp:167]   --->   Operation 1582 'trunc' 'trunc_ln167_35' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_79)   --->   "%trunc_ln167_36 = trunc i32 %rk_load_26" [aes_dec_hls.cpp:167]   --->   Operation 1583 'trunc' 'trunc_ln167_36' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_79)   --->   "%trunc_ln167_37 = trunc i32 %Td0_load_88" [aes_dec_hls.cpp:167]   --->   Operation 1584 'trunc' 'trunc_ln167_37' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node s2_3)   --->   "%xor_ln167_26 = xor i32 %Td0_load_88, i32 %rk_load_26" [aes_dec_hls.cpp:167]   --->   Operation 1585 'xor' 'xor_ln167_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_79)   --->   "%trunc_ln167_42 = trunc i32 %tmp_65" [aes_dec_hls.cpp:167]   --->   Operation 1586 'trunc' 'trunc_ln167_42' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_79)   --->   "%trunc_ln167_43 = trunc i32 %tmp_67" [aes_dec_hls.cpp:167]   --->   Operation 1587 'trunc' 'trunc_ln167_43' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_78)   --->   "%trunc_ln167_44 = trunc i32 %tmp_65" [aes_dec_hls.cpp:167]   --->   Operation 1588 'trunc' 'trunc_ln167_44' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_78)   --->   "%trunc_ln167_45 = trunc i32 %tmp_67" [aes_dec_hls.cpp:167]   --->   Operation 1589 'trunc' 'trunc_ln167_45' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node s2_3)   --->   "%xor_ln167_27 = xor i32 %tmp_67, i32 %tmp_65" [aes_dec_hls.cpp:167]   --->   Operation 1590 'xor' 'xor_ln167_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_78)   --->   "%trunc_ln167_46 = trunc i32 %tmp_66" [aes_dec_hls.cpp:167]   --->   Operation 1591 'trunc' 'trunc_ln167_46' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_78)   --->   "%xor_ln167_28 = xor i24 %trunc_ln167_45, i24 %trunc_ln167_44" [aes_dec_hls.cpp:167]   --->   Operation 1592 'xor' 'xor_ln167_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_79)   --->   "%trunc_ln167_47 = trunc i32 %tmp_66" [aes_dec_hls.cpp:167]   --->   Operation 1593 'trunc' 'trunc_ln167_47' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_79)   --->   "%xor_ln167_29 = xor i8 %trunc_ln167_43, i8 %trunc_ln167_42" [aes_dec_hls.cpp:167]   --->   Operation 1594 'xor' 'xor_ln167_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node s2_3)   --->   "%xor_ln167_31 = xor i32 %xor_ln167_27, i32 %tmp_66" [aes_dec_hls.cpp:167]   --->   Operation 1595 'xor' 'xor_ln167_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_79)   --->   "%xor_ln167_34 = xor i8 %trunc_ln167_37, i8 %trunc_ln167_36" [aes_dec_hls.cpp:167]   --->   Operation 1596 'xor' 'xor_ln167_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_79)   --->   "%xor_ln167_35 = xor i8 %xor_ln167_29, i8 %trunc_ln167_47" [aes_dec_hls.cpp:167]   --->   Operation 1597 'xor' 'xor_ln167_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_78)   --->   "%xor_ln167_36 = xor i24 %trunc_ln167_35, i24 %trunc_ln167_34" [aes_dec_hls.cpp:167]   --->   Operation 1598 'xor' 'xor_ln167_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_78)   --->   "%xor_ln167_37 = xor i24 %xor_ln167_28, i24 %trunc_ln167_46" [aes_dec_hls.cpp:167]   --->   Operation 1599 'xor' 'xor_ln167_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1600 [1/1] (0.35ns) (out node of the LUT)   --->   "%s2_3 = xor i32 %xor_ln167_31, i32 %xor_ln167_26" [aes_dec_hls.cpp:167]   --->   Operation 1600 'xor' 's2_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1601 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_78 = xor i24 %xor_ln167_37, i24 %xor_ln167_36" [aes_dec_hls.cpp:153]   --->   Operation 1601 'xor' 'xor_ln153_78' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1602 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_79 = xor i8 %xor_ln167_35, i8 %xor_ln167_34" [aes_dec_hls.cpp:153]   --->   Operation 1602 'xor' 'xor_ln153_79' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1603 [1/2] (1.23ns)   --->   "%Td0_load_92 = load i8 %Td0_addr_92" [aes_dec_hls.cpp:167]   --->   Operation 1603 'load' 'Td0_load_92' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_66 : Operation 1604 [1/2] (1.23ns)   --->   "%rk_load_27 = load i6 %rk_addr_27" [aes_dec_hls.cpp:167]   --->   Operation 1604 'load' 'rk_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_66 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_82)   --->   "%trunc_ln167_53 = trunc i32 %rk_load_27" [aes_dec_hls.cpp:167]   --->   Operation 1605 'trunc' 'trunc_ln167_53' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_82)   --->   "%trunc_ln167_54 = trunc i32 %Td0_load_92" [aes_dec_hls.cpp:167]   --->   Operation 1606 'trunc' 'trunc_ln167_54' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_82)   --->   "%trunc_ln167_59 = trunc i32 %tmp_68" [aes_dec_hls.cpp:167]   --->   Operation 1607 'trunc' 'trunc_ln167_59' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_82)   --->   "%trunc_ln167_60 = trunc i32 %tmp_70" [aes_dec_hls.cpp:167]   --->   Operation 1608 'trunc' 'trunc_ln167_60' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_82)   --->   "%trunc_ln167_64 = trunc i32 %tmp_69" [aes_dec_hls.cpp:167]   --->   Operation 1609 'trunc' 'trunc_ln167_64' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_82)   --->   "%xor_ln167_42 = xor i16 %trunc_ln167_60, i16 %trunc_ln167_59" [aes_dec_hls.cpp:167]   --->   Operation 1610 'xor' 'xor_ln167_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_82)   --->   "%xor_ln167_47 = xor i16 %trunc_ln167_54, i16 %trunc_ln167_53" [aes_dec_hls.cpp:167]   --->   Operation 1611 'xor' 'xor_ln167_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_82)   --->   "%xor_ln167_48 = xor i16 %xor_ln167_42, i16 %trunc_ln167_64" [aes_dec_hls.cpp:167]   --->   Operation 1612 'xor' 'xor_ln167_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1613 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_82 = xor i16 %xor_ln167_48, i16 %xor_ln167_47" [aes_dec_hls.cpp:153]   --->   Operation 1613 'xor' 'xor_ln153_82' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln168_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_82, i32 8, i32 15" [aes_dec_hls.cpp:168]   --->   Operation 1614 'partselect' 'trunc_ln168_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1615 [1/1] (0.00ns)   --->   "%lshr_ln168_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_3, i32 24, i32 31" [aes_dec_hls.cpp:168]   --->   Operation 1615 'partselect' 'lshr_ln168_6' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1616 [1/1] (0.00ns)   --->   "%trunc_ln168_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_78, i32 16, i32 23" [aes_dec_hls.cpp:168]   --->   Operation 1616 'partselect' 'trunc_ln168_49' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 0.35>
ST_67 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_81)   --->   "%trunc_ln167_51 = trunc i32 %rk_load_27" [aes_dec_hls.cpp:167]   --->   Operation 1617 'trunc' 'trunc_ln167_51' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_81)   --->   "%trunc_ln167_52 = trunc i32 %Td0_load_92" [aes_dec_hls.cpp:167]   --->   Operation 1618 'trunc' 'trunc_ln167_52' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_83)   --->   "%trunc_ln167_55 = trunc i32 %rk_load_27" [aes_dec_hls.cpp:167]   --->   Operation 1619 'trunc' 'trunc_ln167_55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_83)   --->   "%trunc_ln167_56 = trunc i32 %Td0_load_92" [aes_dec_hls.cpp:167]   --->   Operation 1620 'trunc' 'trunc_ln167_56' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node s3_3)   --->   "%xor_ln167_39 = xor i32 %Td0_load_92, i32 %rk_load_27" [aes_dec_hls.cpp:167]   --->   Operation 1621 'xor' 'xor_ln167_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_83)   --->   "%trunc_ln167_57 = trunc i32 %tmp_68" [aes_dec_hls.cpp:167]   --->   Operation 1622 'trunc' 'trunc_ln167_57' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_83)   --->   "%trunc_ln167_58 = trunc i32 %tmp_70" [aes_dec_hls.cpp:167]   --->   Operation 1623 'trunc' 'trunc_ln167_58' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_81)   --->   "%trunc_ln167_61 = trunc i32 %tmp_68" [aes_dec_hls.cpp:167]   --->   Operation 1624 'trunc' 'trunc_ln167_61' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_81)   --->   "%trunc_ln167_62 = trunc i32 %tmp_70" [aes_dec_hls.cpp:167]   --->   Operation 1625 'trunc' 'trunc_ln167_62' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node s3_3)   --->   "%xor_ln167_40 = xor i32 %tmp_70, i32 %tmp_68" [aes_dec_hls.cpp:167]   --->   Operation 1626 'xor' 'xor_ln167_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_81)   --->   "%trunc_ln167_63 = trunc i32 %tmp_69" [aes_dec_hls.cpp:167]   --->   Operation 1627 'trunc' 'trunc_ln167_63' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_81)   --->   "%xor_ln167_41 = xor i8 %trunc_ln167_62, i8 %trunc_ln167_61" [aes_dec_hls.cpp:167]   --->   Operation 1628 'xor' 'xor_ln167_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_83)   --->   "%trunc_ln167_65 = trunc i32 %tmp_69" [aes_dec_hls.cpp:167]   --->   Operation 1629 'trunc' 'trunc_ln167_65' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_83)   --->   "%xor_ln167_43 = xor i24 %trunc_ln167_58, i24 %trunc_ln167_57" [aes_dec_hls.cpp:167]   --->   Operation 1630 'xor' 'xor_ln167_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node s3_3)   --->   "%xor_ln167_44 = xor i32 %xor_ln167_40, i32 %tmp_69" [aes_dec_hls.cpp:167]   --->   Operation 1631 'xor' 'xor_ln167_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_83)   --->   "%xor_ln167_45 = xor i24 %trunc_ln167_56, i24 %trunc_ln167_55" [aes_dec_hls.cpp:167]   --->   Operation 1632 'xor' 'xor_ln167_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_83)   --->   "%xor_ln167_46 = xor i24 %xor_ln167_43, i24 %trunc_ln167_65" [aes_dec_hls.cpp:167]   --->   Operation 1633 'xor' 'xor_ln167_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_81)   --->   "%xor_ln167_49 = xor i8 %trunc_ln167_52, i8 %trunc_ln167_51" [aes_dec_hls.cpp:167]   --->   Operation 1634 'xor' 'xor_ln167_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_81)   --->   "%xor_ln167_50 = xor i8 %xor_ln167_41, i8 %trunc_ln167_63" [aes_dec_hls.cpp:167]   --->   Operation 1635 'xor' 'xor_ln167_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1636 [1/1] (0.35ns) (out node of the LUT)   --->   "%s3_3 = xor i32 %xor_ln167_44, i32 %xor_ln167_39" [aes_dec_hls.cpp:167]   --->   Operation 1636 'xor' 's3_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1637 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_81 = xor i8 %xor_ln167_50, i8 %xor_ln167_49" [aes_dec_hls.cpp:153]   --->   Operation 1637 'xor' 'xor_ln153_81' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1638 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_83 = xor i24 %xor_ln167_46, i24 %xor_ln167_45" [aes_dec_hls.cpp:153]   --->   Operation 1638 'xor' 'xor_ln153_83' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1639 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_83, i32 16, i32 23" [aes_dec_hls.cpp:168]   --->   Operation 1639 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1640 [1/1] (0.00ns)   --->   "%lshr_ln168_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_3, i32 24, i32 31" [aes_dec_hls.cpp:168]   --->   Operation 1640 'partselect' 'lshr_ln168_9' <Predicate = true> <Delay = 0.00>

State 68 <SV = 67> <Delay = 1.23>
ST_68 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i8 %trunc_ln" [aes_dec_hls.cpp:168]   --->   Operation 1641 'zext' 'zext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1642 [1/1] (0.00ns)   --->   "%Td0_addr_97 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_1" [aes_dec_hls.cpp:168]   --->   Operation 1642 'getelementptr' 'Td0_addr_97' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1643 [2/2] (1.23ns)   --->   "%Td0_load_97 = load i8 %Td0_addr_97" [aes_dec_hls.cpp:168]   --->   Operation 1643 'load' 'Td0_load_97' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_68 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i8 %trunc_ln168_1" [aes_dec_hls.cpp:168]   --->   Operation 1644 'zext' 'zext_ln168_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1645 [1/1] (0.00ns)   --->   "%Td0_addr_98 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_2" [aes_dec_hls.cpp:168]   --->   Operation 1645 'getelementptr' 'Td0_addr_98' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1646 [2/2] (1.23ns)   --->   "%Td0_load_98 = load i8 %Td0_addr_98" [aes_dec_hls.cpp:168]   --->   Operation 1646 'load' 'Td0_load_98' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_68 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln168_3 = zext i8 %xor_ln153_77" [aes_dec_hls.cpp:168]   --->   Operation 1647 'zext' 'zext_ln168_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1648 [1/1] (0.00ns)   --->   "%Td0_addr_99 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_3" [aes_dec_hls.cpp:168]   --->   Operation 1648 'getelementptr' 'Td0_addr_99' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1649 [2/2] (1.23ns)   --->   "%Td0_load_99 = load i8 %Td0_addr_99" [aes_dec_hls.cpp:168]   --->   Operation 1649 'load' 'Td0_load_99' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 69 <SV = 68> <Delay = 1.23>
ST_69 : Operation 1650 [1/2] (1.23ns)   --->   "%Td0_load_97 = load i8 %Td0_addr_97" [aes_dec_hls.cpp:168]   --->   Operation 1650 'load' 'Td0_load_97' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_69 : Operation 1651 [1/2] (1.23ns)   --->   "%Td0_load_98 = load i8 %Td0_addr_98" [aes_dec_hls.cpp:168]   --->   Operation 1651 'load' 'Td0_load_98' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_69 : Operation 1652 [1/2] (1.23ns)   --->   "%Td0_load_99 = load i8 %Td0_addr_99" [aes_dec_hls.cpp:168]   --->   Operation 1652 'load' 'Td0_load_99' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_69 : Operation 1653 [1/1] (0.00ns)   --->   "%zext_ln168_5 = zext i8 %trunc_ln168_s" [aes_dec_hls.cpp:168]   --->   Operation 1653 'zext' 'zext_ln168_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1654 [1/1] (0.00ns)   --->   "%Td0_addr_101 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_5" [aes_dec_hls.cpp:168]   --->   Operation 1654 'getelementptr' 'Td0_addr_101' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1655 [2/2] (1.23ns)   --->   "%Td0_load_101 = load i8 %Td0_addr_101" [aes_dec_hls.cpp:168]   --->   Operation 1655 'load' 'Td0_load_101' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_69 : Operation 1656 [1/1] (0.00ns)   --->   "%zext_ln168_6 = zext i8 %trunc_ln168_16" [aes_dec_hls.cpp:168]   --->   Operation 1656 'zext' 'zext_ln168_6' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1657 [1/1] (0.00ns)   --->   "%Td0_addr_102 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_6" [aes_dec_hls.cpp:168]   --->   Operation 1657 'getelementptr' 'Td0_addr_102' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1658 [2/2] (1.23ns)   --->   "%Td0_load_102 = load i8 %Td0_addr_102" [aes_dec_hls.cpp:168]   --->   Operation 1658 'load' 'Td0_load_102' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_69 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln168_7 = zext i8 %xor_ln153_79" [aes_dec_hls.cpp:168]   --->   Operation 1659 'zext' 'zext_ln168_7' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1660 [1/1] (0.00ns)   --->   "%Td0_addr_103 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_7" [aes_dec_hls.cpp:168]   --->   Operation 1660 'getelementptr' 'Td0_addr_103' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1661 [2/2] (1.23ns)   --->   "%Td0_load_103 = load i8 %Td0_addr_103" [aes_dec_hls.cpp:168]   --->   Operation 1661 'load' 'Td0_load_103' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 70 <SV = 69> <Delay = 1.46>
ST_70 : Operation 1662 [2/2] (1.46ns)   --->   "%tmp_71 = call i32 @rotr, i32 %Td0_load_97, i5 8" [aes_dec_hls.cpp:168]   --->   Operation 1662 'call' 'tmp_71' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 1663 [2/2] (1.46ns)   --->   "%tmp_72 = call i32 @rotr, i32 %Td0_load_98, i5 16" [aes_dec_hls.cpp:168]   --->   Operation 1663 'call' 'tmp_72' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 1664 [2/2] (1.46ns)   --->   "%tmp_73 = call i32 @rotr, i32 %Td0_load_99, i5 24" [aes_dec_hls.cpp:168]   --->   Operation 1664 'call' 'tmp_73' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 1665 [1/2] (1.23ns)   --->   "%Td0_load_101 = load i8 %Td0_addr_101" [aes_dec_hls.cpp:168]   --->   Operation 1665 'load' 'Td0_load_101' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_70 : Operation 1666 [1/2] (1.23ns)   --->   "%Td0_load_102 = load i8 %Td0_addr_102" [aes_dec_hls.cpp:168]   --->   Operation 1666 'load' 'Td0_load_102' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_70 : Operation 1667 [1/2] (1.23ns)   --->   "%Td0_load_103 = load i8 %Td0_addr_103" [aes_dec_hls.cpp:168]   --->   Operation 1667 'load' 'Td0_load_103' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_70 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln168_9 = zext i8 %trunc_ln168_32" [aes_dec_hls.cpp:168]   --->   Operation 1668 'zext' 'zext_ln168_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1669 [1/1] (0.00ns)   --->   "%Td0_addr_105 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_9" [aes_dec_hls.cpp:168]   --->   Operation 1669 'getelementptr' 'Td0_addr_105' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1670 [2/2] (1.23ns)   --->   "%Td0_load_105 = load i8 %Td0_addr_105" [aes_dec_hls.cpp:168]   --->   Operation 1670 'load' 'Td0_load_105' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_70 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln168_10 = zext i8 %trunc_ln168_33" [aes_dec_hls.cpp:168]   --->   Operation 1671 'zext' 'zext_ln168_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1672 [1/1] (0.00ns)   --->   "%Td0_addr_106 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_10" [aes_dec_hls.cpp:168]   --->   Operation 1672 'getelementptr' 'Td0_addr_106' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1673 [2/2] (1.23ns)   --->   "%Td0_load_106 = load i8 %Td0_addr_106" [aes_dec_hls.cpp:168]   --->   Operation 1673 'load' 'Td0_load_106' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_70 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln168_11 = zext i8 %xor_ln153_81" [aes_dec_hls.cpp:168]   --->   Operation 1674 'zext' 'zext_ln168_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1675 [1/1] (0.00ns)   --->   "%Td0_addr_107 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_11" [aes_dec_hls.cpp:168]   --->   Operation 1675 'getelementptr' 'Td0_addr_107' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1676 [2/2] (1.23ns)   --->   "%Td0_load_107 = load i8 %Td0_addr_107" [aes_dec_hls.cpp:168]   --->   Operation 1676 'load' 'Td0_load_107' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 71 <SV = 70> <Delay = 1.46>
ST_71 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i8 %lshr_ln6" [aes_dec_hls.cpp:168]   --->   Operation 1677 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1678 [1/1] (0.00ns)   --->   "%Td0_addr_96 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168" [aes_dec_hls.cpp:168]   --->   Operation 1678 'getelementptr' 'Td0_addr_96' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1679 [2/2] (1.23ns)   --->   "%Td0_load_96 = load i8 %Td0_addr_96" [aes_dec_hls.cpp:168]   --->   Operation 1679 'load' 'Td0_load_96' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_71 : Operation 1680 [1/2] (1.38ns)   --->   "%tmp_71 = call i32 @rotr, i32 %Td0_load_97, i5 8" [aes_dec_hls.cpp:168]   --->   Operation 1680 'call' 'tmp_71' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1681 [1/2] (1.38ns)   --->   "%tmp_72 = call i32 @rotr, i32 %Td0_load_98, i5 16" [aes_dec_hls.cpp:168]   --->   Operation 1681 'call' 'tmp_72' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1682 [1/2] (1.38ns)   --->   "%tmp_73 = call i32 @rotr, i32 %Td0_load_99, i5 24" [aes_dec_hls.cpp:168]   --->   Operation 1682 'call' 'tmp_73' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1683 [1/1] (0.00ns)   --->   "%rk_addr_28 = getelementptr i32 %rk, i64 0, i64 28" [aes_dec_hls.cpp:168]   --->   Operation 1683 'getelementptr' 'rk_addr_28' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1684 [2/2] (1.23ns)   --->   "%rk_load_28 = load i6 %rk_addr_28" [aes_dec_hls.cpp:168]   --->   Operation 1684 'load' 'rk_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_71 : Operation 1685 [2/2] (1.46ns)   --->   "%tmp_74 = call i32 @rotr, i32 %Td0_load_101, i5 8" [aes_dec_hls.cpp:168]   --->   Operation 1685 'call' 'tmp_74' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1686 [2/2] (1.46ns)   --->   "%tmp_75 = call i32 @rotr, i32 %Td0_load_102, i5 16" [aes_dec_hls.cpp:168]   --->   Operation 1686 'call' 'tmp_75' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1687 [2/2] (1.46ns)   --->   "%tmp_76 = call i32 @rotr, i32 %Td0_load_103, i5 24" [aes_dec_hls.cpp:168]   --->   Operation 1687 'call' 'tmp_76' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1688 [1/2] (1.23ns)   --->   "%Td0_load_105 = load i8 %Td0_addr_105" [aes_dec_hls.cpp:168]   --->   Operation 1688 'load' 'Td0_load_105' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_71 : Operation 1689 [1/2] (1.23ns)   --->   "%Td0_load_106 = load i8 %Td0_addr_106" [aes_dec_hls.cpp:168]   --->   Operation 1689 'load' 'Td0_load_106' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_71 : Operation 1690 [1/2] (1.23ns)   --->   "%Td0_load_107 = load i8 %Td0_addr_107" [aes_dec_hls.cpp:168]   --->   Operation 1690 'load' 'Td0_load_107' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_71 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln168_13 = zext i8 %trunc_ln168_49" [aes_dec_hls.cpp:168]   --->   Operation 1691 'zext' 'zext_ln168_13' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1692 [1/1] (0.00ns)   --->   "%Td0_addr_109 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_13" [aes_dec_hls.cpp:168]   --->   Operation 1692 'getelementptr' 'Td0_addr_109' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1693 [2/2] (1.23ns)   --->   "%Td0_load_109 = load i8 %Td0_addr_109" [aes_dec_hls.cpp:168]   --->   Operation 1693 'load' 'Td0_load_109' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_71 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln168_14 = zext i8 %trunc_ln168_50" [aes_dec_hls.cpp:168]   --->   Operation 1694 'zext' 'zext_ln168_14' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1695 [1/1] (0.00ns)   --->   "%Td0_addr_110 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_14" [aes_dec_hls.cpp:168]   --->   Operation 1695 'getelementptr' 'Td0_addr_110' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1696 [2/2] (1.23ns)   --->   "%Td0_load_110 = load i8 %Td0_addr_110" [aes_dec_hls.cpp:168]   --->   Operation 1696 'load' 'Td0_load_110' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_71 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln168_15 = zext i8 %xor_ln153_72" [aes_dec_hls.cpp:168]   --->   Operation 1697 'zext' 'zext_ln168_15' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1698 [1/1] (0.00ns)   --->   "%Td0_addr_111 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_15" [aes_dec_hls.cpp:168]   --->   Operation 1698 'getelementptr' 'Td0_addr_111' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1699 [2/2] (1.23ns)   --->   "%Td0_load_111 = load i8 %Td0_addr_111" [aes_dec_hls.cpp:168]   --->   Operation 1699 'load' 'Td0_load_111' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 72 <SV = 71> <Delay = 1.46>
ST_72 : Operation 1700 [1/2] (1.23ns)   --->   "%Td0_load_96 = load i8 %Td0_addr_96" [aes_dec_hls.cpp:168]   --->   Operation 1700 'load' 'Td0_load_96' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_72 : Operation 1701 [1/2] (1.23ns)   --->   "%rk_load_28 = load i6 %rk_addr_28" [aes_dec_hls.cpp:168]   --->   Operation 1701 'load' 'rk_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_72 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_85)   --->   "%trunc_ln168_3 = trunc i32 %rk_load_28" [aes_dec_hls.cpp:168]   --->   Operation 1702 'trunc' 'trunc_ln168_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_85)   --->   "%trunc_ln168_4 = trunc i32 %Td0_load_96" [aes_dec_hls.cpp:168]   --->   Operation 1703 'trunc' 'trunc_ln168_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_85)   --->   "%trunc_ln168_9 = trunc i32 %tmp_71" [aes_dec_hls.cpp:168]   --->   Operation 1704 'trunc' 'trunc_ln168_9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_85)   --->   "%trunc_ln168_10 = trunc i32 %tmp_73" [aes_dec_hls.cpp:168]   --->   Operation 1705 'trunc' 'trunc_ln168_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_85)   --->   "%trunc_ln168_14 = trunc i32 %tmp_72" [aes_dec_hls.cpp:168]   --->   Operation 1706 'trunc' 'trunc_ln168_14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_85)   --->   "%xor_ln168_3 = xor i16 %trunc_ln168_10, i16 %trunc_ln168_9" [aes_dec_hls.cpp:168]   --->   Operation 1707 'xor' 'xor_ln168_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_85)   --->   "%xor_ln168_8 = xor i16 %trunc_ln168_4, i16 %trunc_ln168_3" [aes_dec_hls.cpp:168]   --->   Operation 1708 'xor' 'xor_ln168_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_85)   --->   "%xor_ln168_9 = xor i16 %xor_ln168_3, i16 %trunc_ln168_14" [aes_dec_hls.cpp:168]   --->   Operation 1709 'xor' 'xor_ln168_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1710 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_85 = xor i16 %xor_ln168_9, i16 %xor_ln168_8" [aes_dec_hls.cpp:153]   --->   Operation 1710 'xor' 'xor_ln153_85' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln168_4 = zext i8 %lshr_ln168_3" [aes_dec_hls.cpp:168]   --->   Operation 1711 'zext' 'zext_ln168_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1712 [1/1] (0.00ns)   --->   "%Td0_addr_100 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_4" [aes_dec_hls.cpp:168]   --->   Operation 1712 'getelementptr' 'Td0_addr_100' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1713 [2/2] (1.23ns)   --->   "%Td0_load_100 = load i8 %Td0_addr_100" [aes_dec_hls.cpp:168]   --->   Operation 1713 'load' 'Td0_load_100' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_72 : Operation 1714 [1/2] (1.38ns)   --->   "%tmp_74 = call i32 @rotr, i32 %Td0_load_101, i5 8" [aes_dec_hls.cpp:168]   --->   Operation 1714 'call' 'tmp_74' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1715 [1/2] (1.38ns)   --->   "%tmp_75 = call i32 @rotr, i32 %Td0_load_102, i5 16" [aes_dec_hls.cpp:168]   --->   Operation 1715 'call' 'tmp_75' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1716 [1/2] (1.38ns)   --->   "%tmp_76 = call i32 @rotr, i32 %Td0_load_103, i5 24" [aes_dec_hls.cpp:168]   --->   Operation 1716 'call' 'tmp_76' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1717 [1/1] (0.00ns)   --->   "%rk_addr_29 = getelementptr i32 %rk, i64 0, i64 29" [aes_dec_hls.cpp:168]   --->   Operation 1717 'getelementptr' 'rk_addr_29' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1718 [2/2] (1.23ns)   --->   "%rk_load_29 = load i6 %rk_addr_29" [aes_dec_hls.cpp:168]   --->   Operation 1718 'load' 'rk_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_72 : Operation 1719 [2/2] (1.46ns)   --->   "%tmp_77 = call i32 @rotr, i32 %Td0_load_105, i5 8" [aes_dec_hls.cpp:168]   --->   Operation 1719 'call' 'tmp_77' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1720 [2/2] (1.46ns)   --->   "%tmp_78 = call i32 @rotr, i32 %Td0_load_106, i5 16" [aes_dec_hls.cpp:168]   --->   Operation 1720 'call' 'tmp_78' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1721 [2/2] (1.46ns)   --->   "%tmp_79 = call i32 @rotr, i32 %Td0_load_107, i5 24" [aes_dec_hls.cpp:168]   --->   Operation 1721 'call' 'tmp_79' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1722 [1/2] (1.23ns)   --->   "%Td0_load_109 = load i8 %Td0_addr_109" [aes_dec_hls.cpp:168]   --->   Operation 1722 'load' 'Td0_load_109' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_72 : Operation 1723 [1/2] (1.23ns)   --->   "%Td0_load_110 = load i8 %Td0_addr_110" [aes_dec_hls.cpp:168]   --->   Operation 1723 'load' 'Td0_load_110' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_72 : Operation 1724 [1/2] (1.23ns)   --->   "%Td0_load_111 = load i8 %Td0_addr_111" [aes_dec_hls.cpp:168]   --->   Operation 1724 'load' 'Td0_load_111' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_72 : Operation 1725 [1/1] (0.00ns)   --->   "%trunc_ln169_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_85, i32 8, i32 15" [aes_dec_hls.cpp:169]   --->   Operation 1725 'partselect' 'trunc_ln169_33' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 1.46>
ST_73 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_84)   --->   "%trunc_ln168 = trunc i32 %rk_load_28" [aes_dec_hls.cpp:168]   --->   Operation 1726 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_84)   --->   "%trunc_ln168_2 = trunc i32 %Td0_load_96" [aes_dec_hls.cpp:168]   --->   Operation 1727 'trunc' 'trunc_ln168_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_86)   --->   "%trunc_ln168_5 = trunc i32 %rk_load_28" [aes_dec_hls.cpp:168]   --->   Operation 1728 'trunc' 'trunc_ln168_5' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_86)   --->   "%trunc_ln168_6 = trunc i32 %Td0_load_96" [aes_dec_hls.cpp:168]   --->   Operation 1729 'trunc' 'trunc_ln168_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node t0_3)   --->   "%xor_ln168 = xor i32 %Td0_load_96, i32 %rk_load_28" [aes_dec_hls.cpp:168]   --->   Operation 1730 'xor' 'xor_ln168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_86)   --->   "%trunc_ln168_7 = trunc i32 %tmp_71" [aes_dec_hls.cpp:168]   --->   Operation 1731 'trunc' 'trunc_ln168_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_86)   --->   "%trunc_ln168_8 = trunc i32 %tmp_73" [aes_dec_hls.cpp:168]   --->   Operation 1732 'trunc' 'trunc_ln168_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_84)   --->   "%trunc_ln168_11 = trunc i32 %tmp_71" [aes_dec_hls.cpp:168]   --->   Operation 1733 'trunc' 'trunc_ln168_11' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_84)   --->   "%trunc_ln168_12 = trunc i32 %tmp_73" [aes_dec_hls.cpp:168]   --->   Operation 1734 'trunc' 'trunc_ln168_12' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node t0_3)   --->   "%xor_ln168_1 = xor i32 %tmp_73, i32 %tmp_71" [aes_dec_hls.cpp:168]   --->   Operation 1735 'xor' 'xor_ln168_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_84)   --->   "%trunc_ln168_13 = trunc i32 %tmp_72" [aes_dec_hls.cpp:168]   --->   Operation 1736 'trunc' 'trunc_ln168_13' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_84)   --->   "%xor_ln168_2 = xor i8 %trunc_ln168_12, i8 %trunc_ln168_11" [aes_dec_hls.cpp:168]   --->   Operation 1737 'xor' 'xor_ln168_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_86)   --->   "%trunc_ln168_15 = trunc i32 %tmp_72" [aes_dec_hls.cpp:168]   --->   Operation 1738 'trunc' 'trunc_ln168_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_86)   --->   "%xor_ln168_4 = xor i24 %trunc_ln168_8, i24 %trunc_ln168_7" [aes_dec_hls.cpp:168]   --->   Operation 1739 'xor' 'xor_ln168_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node t0_3)   --->   "%xor_ln168_5 = xor i32 %xor_ln168_1, i32 %tmp_72" [aes_dec_hls.cpp:168]   --->   Operation 1740 'xor' 'xor_ln168_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_86)   --->   "%xor_ln168_6 = xor i24 %trunc_ln168_6, i24 %trunc_ln168_5" [aes_dec_hls.cpp:168]   --->   Operation 1741 'xor' 'xor_ln168_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_86)   --->   "%xor_ln168_7 = xor i24 %xor_ln168_4, i24 %trunc_ln168_15" [aes_dec_hls.cpp:168]   --->   Operation 1742 'xor' 'xor_ln168_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_84)   --->   "%xor_ln168_10 = xor i8 %trunc_ln168_2, i8 %trunc_ln168" [aes_dec_hls.cpp:168]   --->   Operation 1743 'xor' 'xor_ln168_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_84)   --->   "%xor_ln168_11 = xor i8 %xor_ln168_2, i8 %trunc_ln168_13" [aes_dec_hls.cpp:168]   --->   Operation 1744 'xor' 'xor_ln168_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1745 [1/1] (0.35ns) (out node of the LUT)   --->   "%t0_3 = xor i32 %xor_ln168_5, i32 %xor_ln168" [aes_dec_hls.cpp:168]   --->   Operation 1745 'xor' 't0_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1746 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_84 = xor i8 %xor_ln168_11, i8 %xor_ln168_10" [aes_dec_hls.cpp:153]   --->   Operation 1746 'xor' 'xor_ln153_84' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1747 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_86 = xor i24 %xor_ln168_7, i24 %xor_ln168_6" [aes_dec_hls.cpp:153]   --->   Operation 1747 'xor' 'xor_ln153_86' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1748 [1/2] (1.23ns)   --->   "%Td0_load_100 = load i8 %Td0_addr_100" [aes_dec_hls.cpp:168]   --->   Operation 1748 'load' 'Td0_load_100' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_73 : Operation 1749 [1/2] (1.23ns)   --->   "%rk_load_29 = load i6 %rk_addr_29" [aes_dec_hls.cpp:168]   --->   Operation 1749 'load' 'rk_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_73 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_87)   --->   "%trunc_ln168_17 = trunc i32 %rk_load_29" [aes_dec_hls.cpp:168]   --->   Operation 1750 'trunc' 'trunc_ln168_17' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_87)   --->   "%trunc_ln168_18 = trunc i32 %Td0_load_100" [aes_dec_hls.cpp:168]   --->   Operation 1751 'trunc' 'trunc_ln168_18' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_87)   --->   "%trunc_ln168_27 = trunc i32 %tmp_74" [aes_dec_hls.cpp:168]   --->   Operation 1752 'trunc' 'trunc_ln168_27' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_87)   --->   "%trunc_ln168_28 = trunc i32 %tmp_76" [aes_dec_hls.cpp:168]   --->   Operation 1753 'trunc' 'trunc_ln168_28' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_87)   --->   "%trunc_ln168_29 = trunc i32 %tmp_75" [aes_dec_hls.cpp:168]   --->   Operation 1754 'trunc' 'trunc_ln168_29' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_87)   --->   "%xor_ln168_15 = xor i16 %trunc_ln168_28, i16 %trunc_ln168_27" [aes_dec_hls.cpp:168]   --->   Operation 1755 'xor' 'xor_ln168_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_87)   --->   "%xor_ln168_23 = xor i16 %trunc_ln168_18, i16 %trunc_ln168_17" [aes_dec_hls.cpp:168]   --->   Operation 1756 'xor' 'xor_ln168_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_87)   --->   "%xor_ln168_24 = xor i16 %xor_ln168_15, i16 %trunc_ln168_29" [aes_dec_hls.cpp:168]   --->   Operation 1757 'xor' 'xor_ln168_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1758 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_87 = xor i16 %xor_ln168_24, i16 %xor_ln168_23" [aes_dec_hls.cpp:153]   --->   Operation 1758 'xor' 'xor_ln153_87' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln168_8 = zext i8 %lshr_ln168_6" [aes_dec_hls.cpp:168]   --->   Operation 1759 'zext' 'zext_ln168_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1760 [1/1] (0.00ns)   --->   "%Td0_addr_104 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_8" [aes_dec_hls.cpp:168]   --->   Operation 1760 'getelementptr' 'Td0_addr_104' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1761 [2/2] (1.23ns)   --->   "%Td0_load_104 = load i8 %Td0_addr_104" [aes_dec_hls.cpp:168]   --->   Operation 1761 'load' 'Td0_load_104' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_73 : Operation 1762 [1/2] (1.38ns)   --->   "%tmp_77 = call i32 @rotr, i32 %Td0_load_105, i5 8" [aes_dec_hls.cpp:168]   --->   Operation 1762 'call' 'tmp_77' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1763 [1/2] (1.38ns)   --->   "%tmp_78 = call i32 @rotr, i32 %Td0_load_106, i5 16" [aes_dec_hls.cpp:168]   --->   Operation 1763 'call' 'tmp_78' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1764 [1/2] (1.38ns)   --->   "%tmp_79 = call i32 @rotr, i32 %Td0_load_107, i5 24" [aes_dec_hls.cpp:168]   --->   Operation 1764 'call' 'tmp_79' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1765 [1/1] (0.00ns)   --->   "%rk_addr_30 = getelementptr i32 %rk, i64 0, i64 30" [aes_dec_hls.cpp:168]   --->   Operation 1765 'getelementptr' 'rk_addr_30' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1766 [2/2] (1.23ns)   --->   "%rk_load_30 = load i6 %rk_addr_30" [aes_dec_hls.cpp:168]   --->   Operation 1766 'load' 'rk_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_73 : Operation 1767 [2/2] (1.46ns)   --->   "%tmp_80 = call i32 @rotr, i32 %Td0_load_109, i5 8" [aes_dec_hls.cpp:168]   --->   Operation 1767 'call' 'tmp_80' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1768 [2/2] (1.46ns)   --->   "%tmp_81 = call i32 @rotr, i32 %Td0_load_110, i5 16" [aes_dec_hls.cpp:168]   --->   Operation 1768 'call' 'tmp_81' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1769 [2/2] (1.46ns)   --->   "%tmp_82 = call i32 @rotr, i32 %Td0_load_111, i5 24" [aes_dec_hls.cpp:168]   --->   Operation 1769 'call' 'tmp_82' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1770 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0_3, i32 24, i32 31" [aes_dec_hls.cpp:169]   --->   Operation 1770 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1771 [1/1] (0.00ns)   --->   "%trunc_ln169_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_86, i32 16, i32 23" [aes_dec_hls.cpp:169]   --->   Operation 1771 'partselect' 'trunc_ln169_s' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1772 [1/1] (0.00ns)   --->   "%trunc_ln169_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_87, i32 8, i32 15" [aes_dec_hls.cpp:169]   --->   Operation 1772 'partselect' 'trunc_ln169_50' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 1.42>
ST_74 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_88)   --->   "%trunc_ln168_19 = trunc i32 %rk_load_29" [aes_dec_hls.cpp:168]   --->   Operation 1773 'trunc' 'trunc_ln168_19' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_88)   --->   "%trunc_ln168_20 = trunc i32 %Td0_load_100" [aes_dec_hls.cpp:168]   --->   Operation 1774 'trunc' 'trunc_ln168_20' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_89)   --->   "%trunc_ln168_21 = trunc i32 %rk_load_29" [aes_dec_hls.cpp:168]   --->   Operation 1775 'trunc' 'trunc_ln168_21' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_89)   --->   "%trunc_ln168_22 = trunc i32 %Td0_load_100" [aes_dec_hls.cpp:168]   --->   Operation 1776 'trunc' 'trunc_ln168_22' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node t1_3)   --->   "%xor_ln168_13 = xor i32 %Td0_load_100, i32 %rk_load_29" [aes_dec_hls.cpp:168]   --->   Operation 1777 'xor' 'xor_ln168_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_89)   --->   "%trunc_ln168_23 = trunc i32 %tmp_74" [aes_dec_hls.cpp:168]   --->   Operation 1778 'trunc' 'trunc_ln168_23' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_89)   --->   "%trunc_ln168_24 = trunc i32 %tmp_76" [aes_dec_hls.cpp:168]   --->   Operation 1779 'trunc' 'trunc_ln168_24' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_88)   --->   "%trunc_ln168_25 = trunc i32 %tmp_74" [aes_dec_hls.cpp:168]   --->   Operation 1780 'trunc' 'trunc_ln168_25' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_88)   --->   "%trunc_ln168_26 = trunc i32 %tmp_76" [aes_dec_hls.cpp:168]   --->   Operation 1781 'trunc' 'trunc_ln168_26' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node t1_3)   --->   "%xor_ln168_14 = xor i32 %tmp_76, i32 %tmp_74" [aes_dec_hls.cpp:168]   --->   Operation 1782 'xor' 'xor_ln168_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_88)   --->   "%trunc_ln168_30 = trunc i32 %tmp_75" [aes_dec_hls.cpp:168]   --->   Operation 1783 'trunc' 'trunc_ln168_30' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_88)   --->   "%xor_ln168_16 = xor i24 %trunc_ln168_26, i24 %trunc_ln168_25" [aes_dec_hls.cpp:168]   --->   Operation 1784 'xor' 'xor_ln168_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_89)   --->   "%trunc_ln168_31 = trunc i32 %tmp_75" [aes_dec_hls.cpp:168]   --->   Operation 1785 'trunc' 'trunc_ln168_31' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_89)   --->   "%xor_ln168_17 = xor i8 %trunc_ln168_24, i8 %trunc_ln168_23" [aes_dec_hls.cpp:168]   --->   Operation 1786 'xor' 'xor_ln168_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node t1_3)   --->   "%xor_ln168_18 = xor i32 %xor_ln168_14, i32 %tmp_75" [aes_dec_hls.cpp:168]   --->   Operation 1787 'xor' 'xor_ln168_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_89)   --->   "%xor_ln168_19 = xor i8 %trunc_ln168_22, i8 %trunc_ln168_21" [aes_dec_hls.cpp:168]   --->   Operation 1788 'xor' 'xor_ln168_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_89)   --->   "%xor_ln168_20 = xor i8 %xor_ln168_17, i8 %trunc_ln168_31" [aes_dec_hls.cpp:168]   --->   Operation 1789 'xor' 'xor_ln168_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_88)   --->   "%xor_ln168_21 = xor i24 %trunc_ln168_20, i24 %trunc_ln168_19" [aes_dec_hls.cpp:168]   --->   Operation 1790 'xor' 'xor_ln168_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_88)   --->   "%xor_ln168_22 = xor i24 %xor_ln168_16, i24 %trunc_ln168_30" [aes_dec_hls.cpp:168]   --->   Operation 1791 'xor' 'xor_ln168_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1792 [1/1] (0.35ns) (out node of the LUT)   --->   "%t1_3 = xor i32 %xor_ln168_18, i32 %xor_ln168_13" [aes_dec_hls.cpp:168]   --->   Operation 1792 'xor' 't1_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1793 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_88 = xor i24 %xor_ln168_22, i24 %xor_ln168_21" [aes_dec_hls.cpp:153]   --->   Operation 1793 'xor' 'xor_ln153_88' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1794 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_89 = xor i8 %xor_ln168_20, i8 %xor_ln168_19" [aes_dec_hls.cpp:153]   --->   Operation 1794 'xor' 'xor_ln153_89' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1795 [1/2] (1.23ns)   --->   "%Td0_load_104 = load i8 %Td0_addr_104" [aes_dec_hls.cpp:168]   --->   Operation 1795 'load' 'Td0_load_104' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_74 : Operation 1796 [1/2] (1.23ns)   --->   "%rk_load_30 = load i6 %rk_addr_30" [aes_dec_hls.cpp:168]   --->   Operation 1796 'load' 'rk_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_74 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_92)   --->   "%trunc_ln168_38 = trunc i32 %rk_load_30" [aes_dec_hls.cpp:168]   --->   Operation 1797 'trunc' 'trunc_ln168_38' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_92)   --->   "%trunc_ln168_39 = trunc i32 %Td0_load_104" [aes_dec_hls.cpp:168]   --->   Operation 1798 'trunc' 'trunc_ln168_39' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_92)   --->   "%trunc_ln168_40 = trunc i32 %tmp_77" [aes_dec_hls.cpp:168]   --->   Operation 1799 'trunc' 'trunc_ln168_40' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_92)   --->   "%trunc_ln168_41 = trunc i32 %tmp_79" [aes_dec_hls.cpp:168]   --->   Operation 1800 'trunc' 'trunc_ln168_41' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_92)   --->   "%trunc_ln168_48 = trunc i32 %tmp_78" [aes_dec_hls.cpp:168]   --->   Operation 1801 'trunc' 'trunc_ln168_48' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_92)   --->   "%xor_ln168_30 = xor i16 %trunc_ln168_41, i16 %trunc_ln168_40" [aes_dec_hls.cpp:168]   --->   Operation 1802 'xor' 'xor_ln168_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_92)   --->   "%xor_ln168_32 = xor i16 %trunc_ln168_39, i16 %trunc_ln168_38" [aes_dec_hls.cpp:168]   --->   Operation 1803 'xor' 'xor_ln168_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_92)   --->   "%xor_ln168_33 = xor i16 %xor_ln168_30, i16 %trunc_ln168_48" [aes_dec_hls.cpp:168]   --->   Operation 1804 'xor' 'xor_ln168_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1805 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_92 = xor i16 %xor_ln168_33, i16 %xor_ln168_32" [aes_dec_hls.cpp:153]   --->   Operation 1805 'xor' 'xor_ln153_92' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1806 [1/1] (0.00ns)   --->   "%zext_ln168_12 = zext i8 %lshr_ln168_9" [aes_dec_hls.cpp:168]   --->   Operation 1806 'zext' 'zext_ln168_12' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1807 [1/1] (0.00ns)   --->   "%Td0_addr_108 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_12" [aes_dec_hls.cpp:168]   --->   Operation 1807 'getelementptr' 'Td0_addr_108' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1808 [2/2] (1.23ns)   --->   "%Td0_load_108 = load i8 %Td0_addr_108" [aes_dec_hls.cpp:168]   --->   Operation 1808 'load' 'Td0_load_108' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_74 : Operation 1809 [1/2] (1.38ns)   --->   "%tmp_80 = call i32 @rotr, i32 %Td0_load_109, i5 8" [aes_dec_hls.cpp:168]   --->   Operation 1809 'call' 'tmp_80' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 1810 [1/2] (1.38ns)   --->   "%tmp_81 = call i32 @rotr, i32 %Td0_load_110, i5 16" [aes_dec_hls.cpp:168]   --->   Operation 1810 'call' 'tmp_81' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 1811 [1/2] (1.38ns)   --->   "%tmp_82 = call i32 @rotr, i32 %Td0_load_111, i5 24" [aes_dec_hls.cpp:168]   --->   Operation 1811 'call' 'tmp_82' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 1812 [1/1] (0.00ns)   --->   "%rk_addr_31 = getelementptr i32 %rk, i64 0, i64 31" [aes_dec_hls.cpp:168]   --->   Operation 1812 'getelementptr' 'rk_addr_31' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1813 [2/2] (1.23ns)   --->   "%rk_load_31 = load i6 %rk_addr_31" [aes_dec_hls.cpp:168]   --->   Operation 1813 'load' 'rk_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_74 : Operation 1814 [1/1] (0.00ns)   --->   "%trunc_ln169_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_92, i32 8, i32 15" [aes_dec_hls.cpp:169]   --->   Operation 1814 'partselect' 'trunc_ln169_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1815 [1/1] (0.00ns)   --->   "%lshr_ln169_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1_3, i32 24, i32 31" [aes_dec_hls.cpp:169]   --->   Operation 1815 'partselect' 'lshr_ln169_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1816 [1/1] (0.00ns)   --->   "%trunc_ln169_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_88, i32 16, i32 23" [aes_dec_hls.cpp:169]   --->   Operation 1816 'partselect' 'trunc_ln169_32' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 1.42>
ST_75 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_90)   --->   "%trunc_ln168_34 = trunc i32 %rk_load_30" [aes_dec_hls.cpp:168]   --->   Operation 1817 'trunc' 'trunc_ln168_34' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_90)   --->   "%trunc_ln168_35 = trunc i32 %Td0_load_104" [aes_dec_hls.cpp:168]   --->   Operation 1818 'trunc' 'trunc_ln168_35' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_91)   --->   "%trunc_ln168_36 = trunc i32 %rk_load_30" [aes_dec_hls.cpp:168]   --->   Operation 1819 'trunc' 'trunc_ln168_36' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_91)   --->   "%trunc_ln168_37 = trunc i32 %Td0_load_104" [aes_dec_hls.cpp:168]   --->   Operation 1820 'trunc' 'trunc_ln168_37' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node t2_3)   --->   "%xor_ln168_26 = xor i32 %Td0_load_104, i32 %rk_load_30" [aes_dec_hls.cpp:168]   --->   Operation 1821 'xor' 'xor_ln168_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_91)   --->   "%trunc_ln168_42 = trunc i32 %tmp_77" [aes_dec_hls.cpp:168]   --->   Operation 1822 'trunc' 'trunc_ln168_42' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_91)   --->   "%trunc_ln168_43 = trunc i32 %tmp_79" [aes_dec_hls.cpp:168]   --->   Operation 1823 'trunc' 'trunc_ln168_43' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_90)   --->   "%trunc_ln168_44 = trunc i32 %tmp_77" [aes_dec_hls.cpp:168]   --->   Operation 1824 'trunc' 'trunc_ln168_44' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_90)   --->   "%trunc_ln168_45 = trunc i32 %tmp_79" [aes_dec_hls.cpp:168]   --->   Operation 1825 'trunc' 'trunc_ln168_45' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node t2_3)   --->   "%xor_ln168_27 = xor i32 %tmp_79, i32 %tmp_77" [aes_dec_hls.cpp:168]   --->   Operation 1826 'xor' 'xor_ln168_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_90)   --->   "%trunc_ln168_46 = trunc i32 %tmp_78" [aes_dec_hls.cpp:168]   --->   Operation 1827 'trunc' 'trunc_ln168_46' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_90)   --->   "%xor_ln168_28 = xor i24 %trunc_ln168_45, i24 %trunc_ln168_44" [aes_dec_hls.cpp:168]   --->   Operation 1828 'xor' 'xor_ln168_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_91)   --->   "%trunc_ln168_47 = trunc i32 %tmp_78" [aes_dec_hls.cpp:168]   --->   Operation 1829 'trunc' 'trunc_ln168_47' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_91)   --->   "%xor_ln168_29 = xor i8 %trunc_ln168_43, i8 %trunc_ln168_42" [aes_dec_hls.cpp:168]   --->   Operation 1830 'xor' 'xor_ln168_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node t2_3)   --->   "%xor_ln168_31 = xor i32 %xor_ln168_27, i32 %tmp_78" [aes_dec_hls.cpp:168]   --->   Operation 1831 'xor' 'xor_ln168_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_91)   --->   "%xor_ln168_34 = xor i8 %trunc_ln168_37, i8 %trunc_ln168_36" [aes_dec_hls.cpp:168]   --->   Operation 1832 'xor' 'xor_ln168_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_91)   --->   "%xor_ln168_35 = xor i8 %xor_ln168_29, i8 %trunc_ln168_47" [aes_dec_hls.cpp:168]   --->   Operation 1833 'xor' 'xor_ln168_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_90)   --->   "%xor_ln168_36 = xor i24 %trunc_ln168_35, i24 %trunc_ln168_34" [aes_dec_hls.cpp:168]   --->   Operation 1834 'xor' 'xor_ln168_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_90)   --->   "%xor_ln168_37 = xor i24 %xor_ln168_28, i24 %trunc_ln168_46" [aes_dec_hls.cpp:168]   --->   Operation 1835 'xor' 'xor_ln168_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1836 [1/1] (0.35ns) (out node of the LUT)   --->   "%t2_3 = xor i32 %xor_ln168_31, i32 %xor_ln168_26" [aes_dec_hls.cpp:168]   --->   Operation 1836 'xor' 't2_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1837 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_90 = xor i24 %xor_ln168_37, i24 %xor_ln168_36" [aes_dec_hls.cpp:153]   --->   Operation 1837 'xor' 'xor_ln153_90' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1838 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_91 = xor i8 %xor_ln168_35, i8 %xor_ln168_34" [aes_dec_hls.cpp:153]   --->   Operation 1838 'xor' 'xor_ln153_91' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1839 [1/2] (1.23ns)   --->   "%Td0_load_108 = load i8 %Td0_addr_108" [aes_dec_hls.cpp:168]   --->   Operation 1839 'load' 'Td0_load_108' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_75 : Operation 1840 [1/2] (1.23ns)   --->   "%rk_load_31 = load i6 %rk_addr_31" [aes_dec_hls.cpp:168]   --->   Operation 1840 'load' 'rk_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_75 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_94)   --->   "%trunc_ln168_53 = trunc i32 %rk_load_31" [aes_dec_hls.cpp:168]   --->   Operation 1841 'trunc' 'trunc_ln168_53' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_94)   --->   "%trunc_ln168_54 = trunc i32 %Td0_load_108" [aes_dec_hls.cpp:168]   --->   Operation 1842 'trunc' 'trunc_ln168_54' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_94)   --->   "%trunc_ln168_59 = trunc i32 %tmp_80" [aes_dec_hls.cpp:168]   --->   Operation 1843 'trunc' 'trunc_ln168_59' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_94)   --->   "%trunc_ln168_60 = trunc i32 %tmp_82" [aes_dec_hls.cpp:168]   --->   Operation 1844 'trunc' 'trunc_ln168_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_94)   --->   "%trunc_ln168_64 = trunc i32 %tmp_81" [aes_dec_hls.cpp:168]   --->   Operation 1845 'trunc' 'trunc_ln168_64' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_94)   --->   "%xor_ln168_42 = xor i16 %trunc_ln168_60, i16 %trunc_ln168_59" [aes_dec_hls.cpp:168]   --->   Operation 1846 'xor' 'xor_ln168_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_94)   --->   "%xor_ln168_47 = xor i16 %trunc_ln168_54, i16 %trunc_ln168_53" [aes_dec_hls.cpp:168]   --->   Operation 1847 'xor' 'xor_ln168_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_94)   --->   "%xor_ln168_48 = xor i16 %xor_ln168_42, i16 %trunc_ln168_64" [aes_dec_hls.cpp:168]   --->   Operation 1848 'xor' 'xor_ln168_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1849 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_94 = xor i16 %xor_ln168_48, i16 %xor_ln168_47" [aes_dec_hls.cpp:153]   --->   Operation 1849 'xor' 'xor_ln153_94' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1850 [1/1] (0.00ns)   --->   "%trunc_ln169_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_94, i32 8, i32 15" [aes_dec_hls.cpp:169]   --->   Operation 1850 'partselect' 'trunc_ln169_16' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1851 [1/1] (0.00ns)   --->   "%lshr_ln169_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2_3, i32 24, i32 31" [aes_dec_hls.cpp:169]   --->   Operation 1851 'partselect' 'lshr_ln169_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1852 [1/1] (0.00ns)   --->   "%trunc_ln169_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_90, i32 16, i32 23" [aes_dec_hls.cpp:169]   --->   Operation 1852 'partselect' 'trunc_ln169_49' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 0.35>
ST_76 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_93)   --->   "%trunc_ln168_51 = trunc i32 %rk_load_31" [aes_dec_hls.cpp:168]   --->   Operation 1853 'trunc' 'trunc_ln168_51' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_93)   --->   "%trunc_ln168_52 = trunc i32 %Td0_load_108" [aes_dec_hls.cpp:168]   --->   Operation 1854 'trunc' 'trunc_ln168_52' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_95)   --->   "%trunc_ln168_55 = trunc i32 %rk_load_31" [aes_dec_hls.cpp:168]   --->   Operation 1855 'trunc' 'trunc_ln168_55' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_95)   --->   "%trunc_ln168_56 = trunc i32 %Td0_load_108" [aes_dec_hls.cpp:168]   --->   Operation 1856 'trunc' 'trunc_ln168_56' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node t3_3)   --->   "%xor_ln168_39 = xor i32 %Td0_load_108, i32 %rk_load_31" [aes_dec_hls.cpp:168]   --->   Operation 1857 'xor' 'xor_ln168_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_95)   --->   "%trunc_ln168_57 = trunc i32 %tmp_80" [aes_dec_hls.cpp:168]   --->   Operation 1858 'trunc' 'trunc_ln168_57' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_95)   --->   "%trunc_ln168_58 = trunc i32 %tmp_82" [aes_dec_hls.cpp:168]   --->   Operation 1859 'trunc' 'trunc_ln168_58' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_93)   --->   "%trunc_ln168_61 = trunc i32 %tmp_80" [aes_dec_hls.cpp:168]   --->   Operation 1860 'trunc' 'trunc_ln168_61' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_93)   --->   "%trunc_ln168_62 = trunc i32 %tmp_82" [aes_dec_hls.cpp:168]   --->   Operation 1861 'trunc' 'trunc_ln168_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node t3_3)   --->   "%xor_ln168_40 = xor i32 %tmp_82, i32 %tmp_80" [aes_dec_hls.cpp:168]   --->   Operation 1862 'xor' 'xor_ln168_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_93)   --->   "%trunc_ln168_63 = trunc i32 %tmp_81" [aes_dec_hls.cpp:168]   --->   Operation 1863 'trunc' 'trunc_ln168_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_93)   --->   "%xor_ln168_41 = xor i8 %trunc_ln168_62, i8 %trunc_ln168_61" [aes_dec_hls.cpp:168]   --->   Operation 1864 'xor' 'xor_ln168_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_95)   --->   "%trunc_ln168_65 = trunc i32 %tmp_81" [aes_dec_hls.cpp:168]   --->   Operation 1865 'trunc' 'trunc_ln168_65' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_95)   --->   "%xor_ln168_43 = xor i24 %trunc_ln168_58, i24 %trunc_ln168_57" [aes_dec_hls.cpp:168]   --->   Operation 1866 'xor' 'xor_ln168_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node t3_3)   --->   "%xor_ln168_44 = xor i32 %xor_ln168_40, i32 %tmp_81" [aes_dec_hls.cpp:168]   --->   Operation 1867 'xor' 'xor_ln168_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_95)   --->   "%xor_ln168_45 = xor i24 %trunc_ln168_56, i24 %trunc_ln168_55" [aes_dec_hls.cpp:168]   --->   Operation 1868 'xor' 'xor_ln168_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_95)   --->   "%xor_ln168_46 = xor i24 %xor_ln168_43, i24 %trunc_ln168_65" [aes_dec_hls.cpp:168]   --->   Operation 1869 'xor' 'xor_ln168_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_93)   --->   "%xor_ln168_49 = xor i8 %trunc_ln168_52, i8 %trunc_ln168_51" [aes_dec_hls.cpp:168]   --->   Operation 1870 'xor' 'xor_ln168_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_93)   --->   "%xor_ln168_50 = xor i8 %xor_ln168_41, i8 %trunc_ln168_63" [aes_dec_hls.cpp:168]   --->   Operation 1871 'xor' 'xor_ln168_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1872 [1/1] (0.35ns) (out node of the LUT)   --->   "%t3_3 = xor i32 %xor_ln168_44, i32 %xor_ln168_39" [aes_dec_hls.cpp:168]   --->   Operation 1872 'xor' 't3_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1873 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_93 = xor i8 %xor_ln168_50, i8 %xor_ln168_49" [aes_dec_hls.cpp:153]   --->   Operation 1873 'xor' 'xor_ln153_93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1874 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_95 = xor i24 %xor_ln168_46, i24 %xor_ln168_45" [aes_dec_hls.cpp:153]   --->   Operation 1874 'xor' 'xor_ln153_95' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1875 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_95, i32 16, i32 23" [aes_dec_hls.cpp:169]   --->   Operation 1875 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1876 [1/1] (0.00ns)   --->   "%lshr_ln169_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3_3, i32 24, i32 31" [aes_dec_hls.cpp:169]   --->   Operation 1876 'partselect' 'lshr_ln169_9' <Predicate = true> <Delay = 0.00>

State 77 <SV = 76> <Delay = 1.23>
ST_77 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i8 %trunc_ln1" [aes_dec_hls.cpp:169]   --->   Operation 1877 'zext' 'zext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1878 [1/1] (0.00ns)   --->   "%Td0_addr_113 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_1" [aes_dec_hls.cpp:169]   --->   Operation 1878 'getelementptr' 'Td0_addr_113' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1879 [2/2] (1.23ns)   --->   "%Td0_load_113 = load i8 %Td0_addr_113" [aes_dec_hls.cpp:169]   --->   Operation 1879 'load' 'Td0_load_113' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_77 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i8 %trunc_ln169_1" [aes_dec_hls.cpp:169]   --->   Operation 1880 'zext' 'zext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1881 [1/1] (0.00ns)   --->   "%Td0_addr_114 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_2" [aes_dec_hls.cpp:169]   --->   Operation 1881 'getelementptr' 'Td0_addr_114' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1882 [2/2] (1.23ns)   --->   "%Td0_load_114 = load i8 %Td0_addr_114" [aes_dec_hls.cpp:169]   --->   Operation 1882 'load' 'Td0_load_114' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_77 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln169_3 = zext i8 %xor_ln153_89" [aes_dec_hls.cpp:169]   --->   Operation 1883 'zext' 'zext_ln169_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1884 [1/1] (0.00ns)   --->   "%Td0_addr_115 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_3" [aes_dec_hls.cpp:169]   --->   Operation 1884 'getelementptr' 'Td0_addr_115' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1885 [2/2] (1.23ns)   --->   "%Td0_load_115 = load i8 %Td0_addr_115" [aes_dec_hls.cpp:169]   --->   Operation 1885 'load' 'Td0_load_115' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 78 <SV = 77> <Delay = 1.23>
ST_78 : Operation 1886 [1/2] (1.23ns)   --->   "%Td0_load_113 = load i8 %Td0_addr_113" [aes_dec_hls.cpp:169]   --->   Operation 1886 'load' 'Td0_load_113' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_78 : Operation 1887 [1/2] (1.23ns)   --->   "%Td0_load_114 = load i8 %Td0_addr_114" [aes_dec_hls.cpp:169]   --->   Operation 1887 'load' 'Td0_load_114' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_78 : Operation 1888 [1/2] (1.23ns)   --->   "%Td0_load_115 = load i8 %Td0_addr_115" [aes_dec_hls.cpp:169]   --->   Operation 1888 'load' 'Td0_load_115' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_78 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln169_5 = zext i8 %trunc_ln169_s" [aes_dec_hls.cpp:169]   --->   Operation 1889 'zext' 'zext_ln169_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1890 [1/1] (0.00ns)   --->   "%Td0_addr_117 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_5" [aes_dec_hls.cpp:169]   --->   Operation 1890 'getelementptr' 'Td0_addr_117' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1891 [2/2] (1.23ns)   --->   "%Td0_load_117 = load i8 %Td0_addr_117" [aes_dec_hls.cpp:169]   --->   Operation 1891 'load' 'Td0_load_117' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_78 : Operation 1892 [1/1] (0.00ns)   --->   "%zext_ln169_6 = zext i8 %trunc_ln169_16" [aes_dec_hls.cpp:169]   --->   Operation 1892 'zext' 'zext_ln169_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1893 [1/1] (0.00ns)   --->   "%Td0_addr_118 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_6" [aes_dec_hls.cpp:169]   --->   Operation 1893 'getelementptr' 'Td0_addr_118' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1894 [2/2] (1.23ns)   --->   "%Td0_load_118 = load i8 %Td0_addr_118" [aes_dec_hls.cpp:169]   --->   Operation 1894 'load' 'Td0_load_118' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_78 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln169_7 = zext i8 %xor_ln153_91" [aes_dec_hls.cpp:169]   --->   Operation 1895 'zext' 'zext_ln169_7' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1896 [1/1] (0.00ns)   --->   "%Td0_addr_119 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_7" [aes_dec_hls.cpp:169]   --->   Operation 1896 'getelementptr' 'Td0_addr_119' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1897 [2/2] (1.23ns)   --->   "%Td0_load_119 = load i8 %Td0_addr_119" [aes_dec_hls.cpp:169]   --->   Operation 1897 'load' 'Td0_load_119' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 79 <SV = 78> <Delay = 1.46>
ST_79 : Operation 1898 [2/2] (1.46ns)   --->   "%tmp_83 = call i32 @rotr, i32 %Td0_load_113, i5 8" [aes_dec_hls.cpp:169]   --->   Operation 1898 'call' 'tmp_83' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1899 [2/2] (1.46ns)   --->   "%tmp_84 = call i32 @rotr, i32 %Td0_load_114, i5 16" [aes_dec_hls.cpp:169]   --->   Operation 1899 'call' 'tmp_84' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1900 [2/2] (1.46ns)   --->   "%tmp_85 = call i32 @rotr, i32 %Td0_load_115, i5 24" [aes_dec_hls.cpp:169]   --->   Operation 1900 'call' 'tmp_85' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1901 [1/2] (1.23ns)   --->   "%Td0_load_117 = load i8 %Td0_addr_117" [aes_dec_hls.cpp:169]   --->   Operation 1901 'load' 'Td0_load_117' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_79 : Operation 1902 [1/2] (1.23ns)   --->   "%Td0_load_118 = load i8 %Td0_addr_118" [aes_dec_hls.cpp:169]   --->   Operation 1902 'load' 'Td0_load_118' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_79 : Operation 1903 [1/2] (1.23ns)   --->   "%Td0_load_119 = load i8 %Td0_addr_119" [aes_dec_hls.cpp:169]   --->   Operation 1903 'load' 'Td0_load_119' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_79 : Operation 1904 [1/1] (0.00ns)   --->   "%zext_ln169_9 = zext i8 %trunc_ln169_32" [aes_dec_hls.cpp:169]   --->   Operation 1904 'zext' 'zext_ln169_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1905 [1/1] (0.00ns)   --->   "%Td0_addr_121 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_9" [aes_dec_hls.cpp:169]   --->   Operation 1905 'getelementptr' 'Td0_addr_121' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1906 [2/2] (1.23ns)   --->   "%Td0_load_121 = load i8 %Td0_addr_121" [aes_dec_hls.cpp:169]   --->   Operation 1906 'load' 'Td0_load_121' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_79 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln169_10 = zext i8 %trunc_ln169_33" [aes_dec_hls.cpp:169]   --->   Operation 1907 'zext' 'zext_ln169_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1908 [1/1] (0.00ns)   --->   "%Td0_addr_122 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_10" [aes_dec_hls.cpp:169]   --->   Operation 1908 'getelementptr' 'Td0_addr_122' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1909 [2/2] (1.23ns)   --->   "%Td0_load_122 = load i8 %Td0_addr_122" [aes_dec_hls.cpp:169]   --->   Operation 1909 'load' 'Td0_load_122' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_79 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln169_11 = zext i8 %xor_ln153_93" [aes_dec_hls.cpp:169]   --->   Operation 1910 'zext' 'zext_ln169_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1911 [1/1] (0.00ns)   --->   "%Td0_addr_123 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_11" [aes_dec_hls.cpp:169]   --->   Operation 1911 'getelementptr' 'Td0_addr_123' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1912 [2/2] (1.23ns)   --->   "%Td0_load_123 = load i8 %Td0_addr_123" [aes_dec_hls.cpp:169]   --->   Operation 1912 'load' 'Td0_load_123' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 80 <SV = 79> <Delay = 1.46>
ST_80 : Operation 1913 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i8 %lshr_ln7" [aes_dec_hls.cpp:169]   --->   Operation 1913 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1914 [1/1] (0.00ns)   --->   "%Td0_addr_112 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169" [aes_dec_hls.cpp:169]   --->   Operation 1914 'getelementptr' 'Td0_addr_112' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1915 [2/2] (1.23ns)   --->   "%Td0_load_112 = load i8 %Td0_addr_112" [aes_dec_hls.cpp:169]   --->   Operation 1915 'load' 'Td0_load_112' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_80 : Operation 1916 [1/2] (1.38ns)   --->   "%tmp_83 = call i32 @rotr, i32 %Td0_load_113, i5 8" [aes_dec_hls.cpp:169]   --->   Operation 1916 'call' 'tmp_83' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1917 [1/2] (1.38ns)   --->   "%tmp_84 = call i32 @rotr, i32 %Td0_load_114, i5 16" [aes_dec_hls.cpp:169]   --->   Operation 1917 'call' 'tmp_84' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1918 [1/2] (1.38ns)   --->   "%tmp_85 = call i32 @rotr, i32 %Td0_load_115, i5 24" [aes_dec_hls.cpp:169]   --->   Operation 1918 'call' 'tmp_85' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1919 [1/1] (0.00ns)   --->   "%rk_addr_32 = getelementptr i32 %rk, i64 0, i64 32" [aes_dec_hls.cpp:169]   --->   Operation 1919 'getelementptr' 'rk_addr_32' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1920 [2/2] (1.23ns)   --->   "%rk_load_32 = load i6 %rk_addr_32" [aes_dec_hls.cpp:169]   --->   Operation 1920 'load' 'rk_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_80 : Operation 1921 [2/2] (1.46ns)   --->   "%tmp_86 = call i32 @rotr, i32 %Td0_load_117, i5 8" [aes_dec_hls.cpp:169]   --->   Operation 1921 'call' 'tmp_86' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1922 [2/2] (1.46ns)   --->   "%tmp_87 = call i32 @rotr, i32 %Td0_load_118, i5 16" [aes_dec_hls.cpp:169]   --->   Operation 1922 'call' 'tmp_87' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1923 [2/2] (1.46ns)   --->   "%tmp_88 = call i32 @rotr, i32 %Td0_load_119, i5 24" [aes_dec_hls.cpp:169]   --->   Operation 1923 'call' 'tmp_88' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1924 [1/2] (1.23ns)   --->   "%Td0_load_121 = load i8 %Td0_addr_121" [aes_dec_hls.cpp:169]   --->   Operation 1924 'load' 'Td0_load_121' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_80 : Operation 1925 [1/2] (1.23ns)   --->   "%Td0_load_122 = load i8 %Td0_addr_122" [aes_dec_hls.cpp:169]   --->   Operation 1925 'load' 'Td0_load_122' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_80 : Operation 1926 [1/2] (1.23ns)   --->   "%Td0_load_123 = load i8 %Td0_addr_123" [aes_dec_hls.cpp:169]   --->   Operation 1926 'load' 'Td0_load_123' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_80 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln169_13 = zext i8 %trunc_ln169_49" [aes_dec_hls.cpp:169]   --->   Operation 1927 'zext' 'zext_ln169_13' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1928 [1/1] (0.00ns)   --->   "%Td0_addr_125 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_13" [aes_dec_hls.cpp:169]   --->   Operation 1928 'getelementptr' 'Td0_addr_125' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1929 [2/2] (1.23ns)   --->   "%Td0_load_125 = load i8 %Td0_addr_125" [aes_dec_hls.cpp:169]   --->   Operation 1929 'load' 'Td0_load_125' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_80 : Operation 1930 [1/1] (0.00ns)   --->   "%zext_ln169_14 = zext i8 %trunc_ln169_50" [aes_dec_hls.cpp:169]   --->   Operation 1930 'zext' 'zext_ln169_14' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1931 [1/1] (0.00ns)   --->   "%Td0_addr_126 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_14" [aes_dec_hls.cpp:169]   --->   Operation 1931 'getelementptr' 'Td0_addr_126' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1932 [2/2] (1.23ns)   --->   "%Td0_load_126 = load i8 %Td0_addr_126" [aes_dec_hls.cpp:169]   --->   Operation 1932 'load' 'Td0_load_126' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_80 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln169_15 = zext i8 %xor_ln153_84" [aes_dec_hls.cpp:169]   --->   Operation 1933 'zext' 'zext_ln169_15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1934 [1/1] (0.00ns)   --->   "%Td0_addr_127 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_15" [aes_dec_hls.cpp:169]   --->   Operation 1934 'getelementptr' 'Td0_addr_127' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1935 [2/2] (1.23ns)   --->   "%Td0_load_127 = load i8 %Td0_addr_127" [aes_dec_hls.cpp:169]   --->   Operation 1935 'load' 'Td0_load_127' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 81 <SV = 80> <Delay = 1.46>
ST_81 : Operation 1936 [1/2] (1.23ns)   --->   "%Td0_load_112 = load i8 %Td0_addr_112" [aes_dec_hls.cpp:169]   --->   Operation 1936 'load' 'Td0_load_112' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_81 : Operation 1937 [1/2] (1.23ns)   --->   "%rk_load_32 = load i6 %rk_addr_32" [aes_dec_hls.cpp:169]   --->   Operation 1937 'load' 'rk_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_81 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_97)   --->   "%trunc_ln169_3 = trunc i32 %rk_load_32" [aes_dec_hls.cpp:169]   --->   Operation 1938 'trunc' 'trunc_ln169_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_97)   --->   "%trunc_ln169_4 = trunc i32 %Td0_load_112" [aes_dec_hls.cpp:169]   --->   Operation 1939 'trunc' 'trunc_ln169_4' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_97)   --->   "%trunc_ln169_9 = trunc i32 %tmp_83" [aes_dec_hls.cpp:169]   --->   Operation 1940 'trunc' 'trunc_ln169_9' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_97)   --->   "%trunc_ln169_10 = trunc i32 %tmp_85" [aes_dec_hls.cpp:169]   --->   Operation 1941 'trunc' 'trunc_ln169_10' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_97)   --->   "%trunc_ln169_14 = trunc i32 %tmp_84" [aes_dec_hls.cpp:169]   --->   Operation 1942 'trunc' 'trunc_ln169_14' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_97)   --->   "%xor_ln169_3 = xor i16 %trunc_ln169_10, i16 %trunc_ln169_9" [aes_dec_hls.cpp:169]   --->   Operation 1943 'xor' 'xor_ln169_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_97)   --->   "%xor_ln169_8 = xor i16 %trunc_ln169_4, i16 %trunc_ln169_3" [aes_dec_hls.cpp:169]   --->   Operation 1944 'xor' 'xor_ln169_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_97)   --->   "%xor_ln169_9 = xor i16 %xor_ln169_3, i16 %trunc_ln169_14" [aes_dec_hls.cpp:169]   --->   Operation 1945 'xor' 'xor_ln169_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1946 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_97 = xor i16 %xor_ln169_9, i16 %xor_ln169_8" [aes_dec_hls.cpp:153]   --->   Operation 1946 'xor' 'xor_ln153_97' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln169_4 = zext i8 %lshr_ln169_3" [aes_dec_hls.cpp:169]   --->   Operation 1947 'zext' 'zext_ln169_4' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1948 [1/1] (0.00ns)   --->   "%Td0_addr_116 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_4" [aes_dec_hls.cpp:169]   --->   Operation 1948 'getelementptr' 'Td0_addr_116' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1949 [2/2] (1.23ns)   --->   "%Td0_load_116 = load i8 %Td0_addr_116" [aes_dec_hls.cpp:169]   --->   Operation 1949 'load' 'Td0_load_116' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_81 : Operation 1950 [1/2] (1.38ns)   --->   "%tmp_86 = call i32 @rotr, i32 %Td0_load_117, i5 8" [aes_dec_hls.cpp:169]   --->   Operation 1950 'call' 'tmp_86' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1951 [1/2] (1.38ns)   --->   "%tmp_87 = call i32 @rotr, i32 %Td0_load_118, i5 16" [aes_dec_hls.cpp:169]   --->   Operation 1951 'call' 'tmp_87' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1952 [1/2] (1.38ns)   --->   "%tmp_88 = call i32 @rotr, i32 %Td0_load_119, i5 24" [aes_dec_hls.cpp:169]   --->   Operation 1952 'call' 'tmp_88' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1953 [1/1] (0.00ns)   --->   "%rk_addr_33 = getelementptr i32 %rk, i64 0, i64 33" [aes_dec_hls.cpp:169]   --->   Operation 1953 'getelementptr' 'rk_addr_33' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1954 [2/2] (1.23ns)   --->   "%rk_load_33 = load i6 %rk_addr_33" [aes_dec_hls.cpp:169]   --->   Operation 1954 'load' 'rk_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_81 : Operation 1955 [2/2] (1.46ns)   --->   "%tmp_89 = call i32 @rotr, i32 %Td0_load_121, i5 8" [aes_dec_hls.cpp:169]   --->   Operation 1955 'call' 'tmp_89' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1956 [2/2] (1.46ns)   --->   "%tmp_90 = call i32 @rotr, i32 %Td0_load_122, i5 16" [aes_dec_hls.cpp:169]   --->   Operation 1956 'call' 'tmp_90' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1957 [2/2] (1.46ns)   --->   "%tmp_91 = call i32 @rotr, i32 %Td0_load_123, i5 24" [aes_dec_hls.cpp:169]   --->   Operation 1957 'call' 'tmp_91' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1958 [1/2] (1.23ns)   --->   "%Td0_load_125 = load i8 %Td0_addr_125" [aes_dec_hls.cpp:169]   --->   Operation 1958 'load' 'Td0_load_125' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_81 : Operation 1959 [1/2] (1.23ns)   --->   "%Td0_load_126 = load i8 %Td0_addr_126" [aes_dec_hls.cpp:169]   --->   Operation 1959 'load' 'Td0_load_126' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_81 : Operation 1960 [1/2] (1.23ns)   --->   "%Td0_load_127 = load i8 %Td0_addr_127" [aes_dec_hls.cpp:169]   --->   Operation 1960 'load' 'Td0_load_127' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_81 : Operation 1961 [1/1] (0.00ns)   --->   "%trunc_ln170_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_97, i32 8, i32 15" [aes_dec_hls.cpp:170]   --->   Operation 1961 'partselect' 'trunc_ln170_33' <Predicate = true> <Delay = 0.00>

State 82 <SV = 81> <Delay = 1.46>
ST_82 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_96)   --->   "%trunc_ln169 = trunc i32 %rk_load_32" [aes_dec_hls.cpp:169]   --->   Operation 1962 'trunc' 'trunc_ln169' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_96)   --->   "%trunc_ln169_2 = trunc i32 %Td0_load_112" [aes_dec_hls.cpp:169]   --->   Operation 1963 'trunc' 'trunc_ln169_2' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_98)   --->   "%trunc_ln169_5 = trunc i32 %rk_load_32" [aes_dec_hls.cpp:169]   --->   Operation 1964 'trunc' 'trunc_ln169_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_98)   --->   "%trunc_ln169_6 = trunc i32 %Td0_load_112" [aes_dec_hls.cpp:169]   --->   Operation 1965 'trunc' 'trunc_ln169_6' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node s0_4)   --->   "%xor_ln169 = xor i32 %Td0_load_112, i32 %rk_load_32" [aes_dec_hls.cpp:169]   --->   Operation 1966 'xor' 'xor_ln169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_98)   --->   "%trunc_ln169_7 = trunc i32 %tmp_83" [aes_dec_hls.cpp:169]   --->   Operation 1967 'trunc' 'trunc_ln169_7' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_98)   --->   "%trunc_ln169_8 = trunc i32 %tmp_85" [aes_dec_hls.cpp:169]   --->   Operation 1968 'trunc' 'trunc_ln169_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_96)   --->   "%trunc_ln169_11 = trunc i32 %tmp_83" [aes_dec_hls.cpp:169]   --->   Operation 1969 'trunc' 'trunc_ln169_11' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_96)   --->   "%trunc_ln169_12 = trunc i32 %tmp_85" [aes_dec_hls.cpp:169]   --->   Operation 1970 'trunc' 'trunc_ln169_12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node s0_4)   --->   "%xor_ln169_1 = xor i32 %tmp_85, i32 %tmp_83" [aes_dec_hls.cpp:169]   --->   Operation 1971 'xor' 'xor_ln169_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_96)   --->   "%trunc_ln169_13 = trunc i32 %tmp_84" [aes_dec_hls.cpp:169]   --->   Operation 1972 'trunc' 'trunc_ln169_13' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_96)   --->   "%xor_ln169_2 = xor i8 %trunc_ln169_12, i8 %trunc_ln169_11" [aes_dec_hls.cpp:169]   --->   Operation 1973 'xor' 'xor_ln169_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_98)   --->   "%trunc_ln169_15 = trunc i32 %tmp_84" [aes_dec_hls.cpp:169]   --->   Operation 1974 'trunc' 'trunc_ln169_15' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_98)   --->   "%xor_ln169_4 = xor i24 %trunc_ln169_8, i24 %trunc_ln169_7" [aes_dec_hls.cpp:169]   --->   Operation 1975 'xor' 'xor_ln169_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node s0_4)   --->   "%xor_ln169_5 = xor i32 %xor_ln169_1, i32 %tmp_84" [aes_dec_hls.cpp:169]   --->   Operation 1976 'xor' 'xor_ln169_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_98)   --->   "%xor_ln169_6 = xor i24 %trunc_ln169_6, i24 %trunc_ln169_5" [aes_dec_hls.cpp:169]   --->   Operation 1977 'xor' 'xor_ln169_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_98)   --->   "%xor_ln169_7 = xor i24 %xor_ln169_4, i24 %trunc_ln169_15" [aes_dec_hls.cpp:169]   --->   Operation 1978 'xor' 'xor_ln169_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_96)   --->   "%xor_ln169_10 = xor i8 %trunc_ln169_2, i8 %trunc_ln169" [aes_dec_hls.cpp:169]   --->   Operation 1979 'xor' 'xor_ln169_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_96)   --->   "%xor_ln169_11 = xor i8 %xor_ln169_2, i8 %trunc_ln169_13" [aes_dec_hls.cpp:169]   --->   Operation 1980 'xor' 'xor_ln169_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1981 [1/1] (0.35ns) (out node of the LUT)   --->   "%s0_4 = xor i32 %xor_ln169_5, i32 %xor_ln169" [aes_dec_hls.cpp:169]   --->   Operation 1981 'xor' 's0_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1982 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_96 = xor i8 %xor_ln169_11, i8 %xor_ln169_10" [aes_dec_hls.cpp:153]   --->   Operation 1982 'xor' 'xor_ln153_96' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1983 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_98 = xor i24 %xor_ln169_7, i24 %xor_ln169_6" [aes_dec_hls.cpp:153]   --->   Operation 1983 'xor' 'xor_ln153_98' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1984 [1/2] (1.23ns)   --->   "%Td0_load_116 = load i8 %Td0_addr_116" [aes_dec_hls.cpp:169]   --->   Operation 1984 'load' 'Td0_load_116' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_82 : Operation 1985 [1/2] (1.23ns)   --->   "%rk_load_33 = load i6 %rk_addr_33" [aes_dec_hls.cpp:169]   --->   Operation 1985 'load' 'rk_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_82 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_99)   --->   "%trunc_ln169_17 = trunc i32 %rk_load_33" [aes_dec_hls.cpp:169]   --->   Operation 1986 'trunc' 'trunc_ln169_17' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_99)   --->   "%trunc_ln169_18 = trunc i32 %Td0_load_116" [aes_dec_hls.cpp:169]   --->   Operation 1987 'trunc' 'trunc_ln169_18' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_99)   --->   "%trunc_ln169_27 = trunc i32 %tmp_86" [aes_dec_hls.cpp:169]   --->   Operation 1988 'trunc' 'trunc_ln169_27' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_99)   --->   "%trunc_ln169_28 = trunc i32 %tmp_88" [aes_dec_hls.cpp:169]   --->   Operation 1989 'trunc' 'trunc_ln169_28' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_99)   --->   "%trunc_ln169_29 = trunc i32 %tmp_87" [aes_dec_hls.cpp:169]   --->   Operation 1990 'trunc' 'trunc_ln169_29' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_99)   --->   "%xor_ln169_15 = xor i16 %trunc_ln169_28, i16 %trunc_ln169_27" [aes_dec_hls.cpp:169]   --->   Operation 1991 'xor' 'xor_ln169_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_99)   --->   "%xor_ln169_23 = xor i16 %trunc_ln169_18, i16 %trunc_ln169_17" [aes_dec_hls.cpp:169]   --->   Operation 1992 'xor' 'xor_ln169_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_99)   --->   "%xor_ln169_24 = xor i16 %xor_ln169_15, i16 %trunc_ln169_29" [aes_dec_hls.cpp:169]   --->   Operation 1993 'xor' 'xor_ln169_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1994 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_99 = xor i16 %xor_ln169_24, i16 %xor_ln169_23" [aes_dec_hls.cpp:153]   --->   Operation 1994 'xor' 'xor_ln153_99' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln169_8 = zext i8 %lshr_ln169_6" [aes_dec_hls.cpp:169]   --->   Operation 1995 'zext' 'zext_ln169_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1996 [1/1] (0.00ns)   --->   "%Td0_addr_120 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_8" [aes_dec_hls.cpp:169]   --->   Operation 1996 'getelementptr' 'Td0_addr_120' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1997 [2/2] (1.23ns)   --->   "%Td0_load_120 = load i8 %Td0_addr_120" [aes_dec_hls.cpp:169]   --->   Operation 1997 'load' 'Td0_load_120' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_82 : Operation 1998 [1/2] (1.38ns)   --->   "%tmp_89 = call i32 @rotr, i32 %Td0_load_121, i5 8" [aes_dec_hls.cpp:169]   --->   Operation 1998 'call' 'tmp_89' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 1999 [1/2] (1.38ns)   --->   "%tmp_90 = call i32 @rotr, i32 %Td0_load_122, i5 16" [aes_dec_hls.cpp:169]   --->   Operation 1999 'call' 'tmp_90' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 2000 [1/2] (1.38ns)   --->   "%tmp_91 = call i32 @rotr, i32 %Td0_load_123, i5 24" [aes_dec_hls.cpp:169]   --->   Operation 2000 'call' 'tmp_91' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 2001 [1/1] (0.00ns)   --->   "%rk_addr_34 = getelementptr i32 %rk, i64 0, i64 34" [aes_dec_hls.cpp:169]   --->   Operation 2001 'getelementptr' 'rk_addr_34' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2002 [2/2] (1.23ns)   --->   "%rk_load_34 = load i6 %rk_addr_34" [aes_dec_hls.cpp:169]   --->   Operation 2002 'load' 'rk_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_82 : Operation 2003 [2/2] (1.46ns)   --->   "%tmp_92 = call i32 @rotr, i32 %Td0_load_125, i5 8" [aes_dec_hls.cpp:169]   --->   Operation 2003 'call' 'tmp_92' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 2004 [2/2] (1.46ns)   --->   "%tmp_93 = call i32 @rotr, i32 %Td0_load_126, i5 16" [aes_dec_hls.cpp:169]   --->   Operation 2004 'call' 'tmp_93' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 2005 [2/2] (1.46ns)   --->   "%tmp_94 = call i32 @rotr, i32 %Td0_load_127, i5 24" [aes_dec_hls.cpp:169]   --->   Operation 2005 'call' 'tmp_94' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 2006 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_4, i32 24, i32 31" [aes_dec_hls.cpp:170]   --->   Operation 2006 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2007 [1/1] (0.00ns)   --->   "%trunc_ln170_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_98, i32 16, i32 23" [aes_dec_hls.cpp:170]   --->   Operation 2007 'partselect' 'trunc_ln170_s' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2008 [1/1] (0.00ns)   --->   "%trunc_ln170_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_99, i32 8, i32 15" [aes_dec_hls.cpp:170]   --->   Operation 2008 'partselect' 'trunc_ln170_50' <Predicate = true> <Delay = 0.00>

State 83 <SV = 82> <Delay = 1.42>
ST_83 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_100)   --->   "%trunc_ln169_19 = trunc i32 %rk_load_33" [aes_dec_hls.cpp:169]   --->   Operation 2009 'trunc' 'trunc_ln169_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_100)   --->   "%trunc_ln169_20 = trunc i32 %Td0_load_116" [aes_dec_hls.cpp:169]   --->   Operation 2010 'trunc' 'trunc_ln169_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_101)   --->   "%trunc_ln169_21 = trunc i32 %rk_load_33" [aes_dec_hls.cpp:169]   --->   Operation 2011 'trunc' 'trunc_ln169_21' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_101)   --->   "%trunc_ln169_22 = trunc i32 %Td0_load_116" [aes_dec_hls.cpp:169]   --->   Operation 2012 'trunc' 'trunc_ln169_22' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node s1_4)   --->   "%xor_ln169_13 = xor i32 %Td0_load_116, i32 %rk_load_33" [aes_dec_hls.cpp:169]   --->   Operation 2013 'xor' 'xor_ln169_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_101)   --->   "%trunc_ln169_23 = trunc i32 %tmp_86" [aes_dec_hls.cpp:169]   --->   Operation 2014 'trunc' 'trunc_ln169_23' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_101)   --->   "%trunc_ln169_24 = trunc i32 %tmp_88" [aes_dec_hls.cpp:169]   --->   Operation 2015 'trunc' 'trunc_ln169_24' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_100)   --->   "%trunc_ln169_25 = trunc i32 %tmp_86" [aes_dec_hls.cpp:169]   --->   Operation 2016 'trunc' 'trunc_ln169_25' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_100)   --->   "%trunc_ln169_26 = trunc i32 %tmp_88" [aes_dec_hls.cpp:169]   --->   Operation 2017 'trunc' 'trunc_ln169_26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node s1_4)   --->   "%xor_ln169_14 = xor i32 %tmp_88, i32 %tmp_86" [aes_dec_hls.cpp:169]   --->   Operation 2018 'xor' 'xor_ln169_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_100)   --->   "%trunc_ln169_30 = trunc i32 %tmp_87" [aes_dec_hls.cpp:169]   --->   Operation 2019 'trunc' 'trunc_ln169_30' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_100)   --->   "%xor_ln169_16 = xor i24 %trunc_ln169_26, i24 %trunc_ln169_25" [aes_dec_hls.cpp:169]   --->   Operation 2020 'xor' 'xor_ln169_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_101)   --->   "%trunc_ln169_31 = trunc i32 %tmp_87" [aes_dec_hls.cpp:169]   --->   Operation 2021 'trunc' 'trunc_ln169_31' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_101)   --->   "%xor_ln169_17 = xor i8 %trunc_ln169_24, i8 %trunc_ln169_23" [aes_dec_hls.cpp:169]   --->   Operation 2022 'xor' 'xor_ln169_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node s1_4)   --->   "%xor_ln169_18 = xor i32 %xor_ln169_14, i32 %tmp_87" [aes_dec_hls.cpp:169]   --->   Operation 2023 'xor' 'xor_ln169_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_101)   --->   "%xor_ln169_19 = xor i8 %trunc_ln169_22, i8 %trunc_ln169_21" [aes_dec_hls.cpp:169]   --->   Operation 2024 'xor' 'xor_ln169_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_101)   --->   "%xor_ln169_20 = xor i8 %xor_ln169_17, i8 %trunc_ln169_31" [aes_dec_hls.cpp:169]   --->   Operation 2025 'xor' 'xor_ln169_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_100)   --->   "%xor_ln169_21 = xor i24 %trunc_ln169_20, i24 %trunc_ln169_19" [aes_dec_hls.cpp:169]   --->   Operation 2026 'xor' 'xor_ln169_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_100)   --->   "%xor_ln169_22 = xor i24 %xor_ln169_16, i24 %trunc_ln169_30" [aes_dec_hls.cpp:169]   --->   Operation 2027 'xor' 'xor_ln169_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2028 [1/1] (0.35ns) (out node of the LUT)   --->   "%s1_4 = xor i32 %xor_ln169_18, i32 %xor_ln169_13" [aes_dec_hls.cpp:169]   --->   Operation 2028 'xor' 's1_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2029 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_100 = xor i24 %xor_ln169_22, i24 %xor_ln169_21" [aes_dec_hls.cpp:153]   --->   Operation 2029 'xor' 'xor_ln153_100' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2030 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_101 = xor i8 %xor_ln169_20, i8 %xor_ln169_19" [aes_dec_hls.cpp:153]   --->   Operation 2030 'xor' 'xor_ln153_101' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2031 [1/2] (1.23ns)   --->   "%Td0_load_120 = load i8 %Td0_addr_120" [aes_dec_hls.cpp:169]   --->   Operation 2031 'load' 'Td0_load_120' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_83 : Operation 2032 [1/2] (1.23ns)   --->   "%rk_load_34 = load i6 %rk_addr_34" [aes_dec_hls.cpp:169]   --->   Operation 2032 'load' 'rk_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_83 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_104)   --->   "%trunc_ln169_38 = trunc i32 %rk_load_34" [aes_dec_hls.cpp:169]   --->   Operation 2033 'trunc' 'trunc_ln169_38' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_104)   --->   "%trunc_ln169_39 = trunc i32 %Td0_load_120" [aes_dec_hls.cpp:169]   --->   Operation 2034 'trunc' 'trunc_ln169_39' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_104)   --->   "%trunc_ln169_40 = trunc i32 %tmp_89" [aes_dec_hls.cpp:169]   --->   Operation 2035 'trunc' 'trunc_ln169_40' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_104)   --->   "%trunc_ln169_41 = trunc i32 %tmp_91" [aes_dec_hls.cpp:169]   --->   Operation 2036 'trunc' 'trunc_ln169_41' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_104)   --->   "%trunc_ln169_48 = trunc i32 %tmp_90" [aes_dec_hls.cpp:169]   --->   Operation 2037 'trunc' 'trunc_ln169_48' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_104)   --->   "%xor_ln169_30 = xor i16 %trunc_ln169_41, i16 %trunc_ln169_40" [aes_dec_hls.cpp:169]   --->   Operation 2038 'xor' 'xor_ln169_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_104)   --->   "%xor_ln169_32 = xor i16 %trunc_ln169_39, i16 %trunc_ln169_38" [aes_dec_hls.cpp:169]   --->   Operation 2039 'xor' 'xor_ln169_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_104)   --->   "%xor_ln169_33 = xor i16 %xor_ln169_30, i16 %trunc_ln169_48" [aes_dec_hls.cpp:169]   --->   Operation 2040 'xor' 'xor_ln169_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2041 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_104 = xor i16 %xor_ln169_33, i16 %xor_ln169_32" [aes_dec_hls.cpp:153]   --->   Operation 2041 'xor' 'xor_ln153_104' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln169_12 = zext i8 %lshr_ln169_9" [aes_dec_hls.cpp:169]   --->   Operation 2042 'zext' 'zext_ln169_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2043 [1/1] (0.00ns)   --->   "%Td0_addr_124 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_12" [aes_dec_hls.cpp:169]   --->   Operation 2043 'getelementptr' 'Td0_addr_124' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2044 [2/2] (1.23ns)   --->   "%Td0_load_124 = load i8 %Td0_addr_124" [aes_dec_hls.cpp:169]   --->   Operation 2044 'load' 'Td0_load_124' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_83 : Operation 2045 [1/2] (1.38ns)   --->   "%tmp_92 = call i32 @rotr, i32 %Td0_load_125, i5 8" [aes_dec_hls.cpp:169]   --->   Operation 2045 'call' 'tmp_92' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 2046 [1/2] (1.38ns)   --->   "%tmp_93 = call i32 @rotr, i32 %Td0_load_126, i5 16" [aes_dec_hls.cpp:169]   --->   Operation 2046 'call' 'tmp_93' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 2047 [1/2] (1.38ns)   --->   "%tmp_94 = call i32 @rotr, i32 %Td0_load_127, i5 24" [aes_dec_hls.cpp:169]   --->   Operation 2047 'call' 'tmp_94' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 2048 [1/1] (0.00ns)   --->   "%rk_addr_35 = getelementptr i32 %rk, i64 0, i64 35" [aes_dec_hls.cpp:169]   --->   Operation 2048 'getelementptr' 'rk_addr_35' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2049 [2/2] (1.23ns)   --->   "%rk_load_35 = load i6 %rk_addr_35" [aes_dec_hls.cpp:169]   --->   Operation 2049 'load' 'rk_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_83 : Operation 2050 [1/1] (0.00ns)   --->   "%trunc_ln170_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_104, i32 8, i32 15" [aes_dec_hls.cpp:170]   --->   Operation 2050 'partselect' 'trunc_ln170_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2051 [1/1] (0.00ns)   --->   "%lshr_ln170_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_4, i32 24, i32 31" [aes_dec_hls.cpp:170]   --->   Operation 2051 'partselect' 'lshr_ln170_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2052 [1/1] (0.00ns)   --->   "%trunc_ln170_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_100, i32 16, i32 23" [aes_dec_hls.cpp:170]   --->   Operation 2052 'partselect' 'trunc_ln170_32' <Predicate = true> <Delay = 0.00>

State 84 <SV = 83> <Delay = 1.42>
ST_84 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_102)   --->   "%trunc_ln169_34 = trunc i32 %rk_load_34" [aes_dec_hls.cpp:169]   --->   Operation 2053 'trunc' 'trunc_ln169_34' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_102)   --->   "%trunc_ln169_35 = trunc i32 %Td0_load_120" [aes_dec_hls.cpp:169]   --->   Operation 2054 'trunc' 'trunc_ln169_35' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_103)   --->   "%trunc_ln169_36 = trunc i32 %rk_load_34" [aes_dec_hls.cpp:169]   --->   Operation 2055 'trunc' 'trunc_ln169_36' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_103)   --->   "%trunc_ln169_37 = trunc i32 %Td0_load_120" [aes_dec_hls.cpp:169]   --->   Operation 2056 'trunc' 'trunc_ln169_37' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node s2_4)   --->   "%xor_ln169_26 = xor i32 %Td0_load_120, i32 %rk_load_34" [aes_dec_hls.cpp:169]   --->   Operation 2057 'xor' 'xor_ln169_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_103)   --->   "%trunc_ln169_42 = trunc i32 %tmp_89" [aes_dec_hls.cpp:169]   --->   Operation 2058 'trunc' 'trunc_ln169_42' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_103)   --->   "%trunc_ln169_43 = trunc i32 %tmp_91" [aes_dec_hls.cpp:169]   --->   Operation 2059 'trunc' 'trunc_ln169_43' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_102)   --->   "%trunc_ln169_44 = trunc i32 %tmp_89" [aes_dec_hls.cpp:169]   --->   Operation 2060 'trunc' 'trunc_ln169_44' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_102)   --->   "%trunc_ln169_45 = trunc i32 %tmp_91" [aes_dec_hls.cpp:169]   --->   Operation 2061 'trunc' 'trunc_ln169_45' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node s2_4)   --->   "%xor_ln169_27 = xor i32 %tmp_91, i32 %tmp_89" [aes_dec_hls.cpp:169]   --->   Operation 2062 'xor' 'xor_ln169_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_102)   --->   "%trunc_ln169_46 = trunc i32 %tmp_90" [aes_dec_hls.cpp:169]   --->   Operation 2063 'trunc' 'trunc_ln169_46' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_102)   --->   "%xor_ln169_28 = xor i24 %trunc_ln169_45, i24 %trunc_ln169_44" [aes_dec_hls.cpp:169]   --->   Operation 2064 'xor' 'xor_ln169_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_103)   --->   "%trunc_ln169_47 = trunc i32 %tmp_90" [aes_dec_hls.cpp:169]   --->   Operation 2065 'trunc' 'trunc_ln169_47' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_103)   --->   "%xor_ln169_29 = xor i8 %trunc_ln169_43, i8 %trunc_ln169_42" [aes_dec_hls.cpp:169]   --->   Operation 2066 'xor' 'xor_ln169_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node s2_4)   --->   "%xor_ln169_31 = xor i32 %xor_ln169_27, i32 %tmp_90" [aes_dec_hls.cpp:169]   --->   Operation 2067 'xor' 'xor_ln169_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_103)   --->   "%xor_ln169_34 = xor i8 %trunc_ln169_37, i8 %trunc_ln169_36" [aes_dec_hls.cpp:169]   --->   Operation 2068 'xor' 'xor_ln169_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_103)   --->   "%xor_ln169_35 = xor i8 %xor_ln169_29, i8 %trunc_ln169_47" [aes_dec_hls.cpp:169]   --->   Operation 2069 'xor' 'xor_ln169_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_102)   --->   "%xor_ln169_36 = xor i24 %trunc_ln169_35, i24 %trunc_ln169_34" [aes_dec_hls.cpp:169]   --->   Operation 2070 'xor' 'xor_ln169_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_102)   --->   "%xor_ln169_37 = xor i24 %xor_ln169_28, i24 %trunc_ln169_46" [aes_dec_hls.cpp:169]   --->   Operation 2071 'xor' 'xor_ln169_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2072 [1/1] (0.35ns) (out node of the LUT)   --->   "%s2_4 = xor i32 %xor_ln169_31, i32 %xor_ln169_26" [aes_dec_hls.cpp:169]   --->   Operation 2072 'xor' 's2_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2073 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_102 = xor i24 %xor_ln169_37, i24 %xor_ln169_36" [aes_dec_hls.cpp:153]   --->   Operation 2073 'xor' 'xor_ln153_102' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2074 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_103 = xor i8 %xor_ln169_35, i8 %xor_ln169_34" [aes_dec_hls.cpp:153]   --->   Operation 2074 'xor' 'xor_ln153_103' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2075 [1/2] (1.23ns)   --->   "%Td0_load_124 = load i8 %Td0_addr_124" [aes_dec_hls.cpp:169]   --->   Operation 2075 'load' 'Td0_load_124' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_84 : Operation 2076 [1/2] (1.23ns)   --->   "%rk_load_35 = load i6 %rk_addr_35" [aes_dec_hls.cpp:169]   --->   Operation 2076 'load' 'rk_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_84 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_106)   --->   "%trunc_ln169_53 = trunc i32 %rk_load_35" [aes_dec_hls.cpp:169]   --->   Operation 2077 'trunc' 'trunc_ln169_53' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_106)   --->   "%trunc_ln169_54 = trunc i32 %Td0_load_124" [aes_dec_hls.cpp:169]   --->   Operation 2078 'trunc' 'trunc_ln169_54' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_106)   --->   "%trunc_ln169_59 = trunc i32 %tmp_92" [aes_dec_hls.cpp:169]   --->   Operation 2079 'trunc' 'trunc_ln169_59' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_106)   --->   "%trunc_ln169_60 = trunc i32 %tmp_94" [aes_dec_hls.cpp:169]   --->   Operation 2080 'trunc' 'trunc_ln169_60' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_106)   --->   "%trunc_ln169_64 = trunc i32 %tmp_93" [aes_dec_hls.cpp:169]   --->   Operation 2081 'trunc' 'trunc_ln169_64' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_106)   --->   "%xor_ln169_42 = xor i16 %trunc_ln169_60, i16 %trunc_ln169_59" [aes_dec_hls.cpp:169]   --->   Operation 2082 'xor' 'xor_ln169_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_106)   --->   "%xor_ln169_47 = xor i16 %trunc_ln169_54, i16 %trunc_ln169_53" [aes_dec_hls.cpp:169]   --->   Operation 2083 'xor' 'xor_ln169_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_106)   --->   "%xor_ln169_48 = xor i16 %xor_ln169_42, i16 %trunc_ln169_64" [aes_dec_hls.cpp:169]   --->   Operation 2084 'xor' 'xor_ln169_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2085 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_106 = xor i16 %xor_ln169_48, i16 %xor_ln169_47" [aes_dec_hls.cpp:153]   --->   Operation 2085 'xor' 'xor_ln153_106' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2086 [1/1] (0.00ns)   --->   "%trunc_ln170_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_106, i32 8, i32 15" [aes_dec_hls.cpp:170]   --->   Operation 2086 'partselect' 'trunc_ln170_16' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2087 [1/1] (0.00ns)   --->   "%lshr_ln170_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_4, i32 24, i32 31" [aes_dec_hls.cpp:170]   --->   Operation 2087 'partselect' 'lshr_ln170_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2088 [1/1] (0.00ns)   --->   "%trunc_ln170_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_102, i32 16, i32 23" [aes_dec_hls.cpp:170]   --->   Operation 2088 'partselect' 'trunc_ln170_49' <Predicate = true> <Delay = 0.00>

State 85 <SV = 84> <Delay = 0.35>
ST_85 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_105)   --->   "%trunc_ln169_51 = trunc i32 %rk_load_35" [aes_dec_hls.cpp:169]   --->   Operation 2089 'trunc' 'trunc_ln169_51' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_105)   --->   "%trunc_ln169_52 = trunc i32 %Td0_load_124" [aes_dec_hls.cpp:169]   --->   Operation 2090 'trunc' 'trunc_ln169_52' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_107)   --->   "%trunc_ln169_55 = trunc i32 %rk_load_35" [aes_dec_hls.cpp:169]   --->   Operation 2091 'trunc' 'trunc_ln169_55' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_107)   --->   "%trunc_ln169_56 = trunc i32 %Td0_load_124" [aes_dec_hls.cpp:169]   --->   Operation 2092 'trunc' 'trunc_ln169_56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node s3_4)   --->   "%xor_ln169_39 = xor i32 %Td0_load_124, i32 %rk_load_35" [aes_dec_hls.cpp:169]   --->   Operation 2093 'xor' 'xor_ln169_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_107)   --->   "%trunc_ln169_57 = trunc i32 %tmp_92" [aes_dec_hls.cpp:169]   --->   Operation 2094 'trunc' 'trunc_ln169_57' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_107)   --->   "%trunc_ln169_58 = trunc i32 %tmp_94" [aes_dec_hls.cpp:169]   --->   Operation 2095 'trunc' 'trunc_ln169_58' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_105)   --->   "%trunc_ln169_61 = trunc i32 %tmp_92" [aes_dec_hls.cpp:169]   --->   Operation 2096 'trunc' 'trunc_ln169_61' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_105)   --->   "%trunc_ln169_62 = trunc i32 %tmp_94" [aes_dec_hls.cpp:169]   --->   Operation 2097 'trunc' 'trunc_ln169_62' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node s3_4)   --->   "%xor_ln169_40 = xor i32 %tmp_94, i32 %tmp_92" [aes_dec_hls.cpp:169]   --->   Operation 2098 'xor' 'xor_ln169_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_105)   --->   "%trunc_ln169_63 = trunc i32 %tmp_93" [aes_dec_hls.cpp:169]   --->   Operation 2099 'trunc' 'trunc_ln169_63' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_105)   --->   "%xor_ln169_41 = xor i8 %trunc_ln169_62, i8 %trunc_ln169_61" [aes_dec_hls.cpp:169]   --->   Operation 2100 'xor' 'xor_ln169_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_107)   --->   "%trunc_ln169_65 = trunc i32 %tmp_93" [aes_dec_hls.cpp:169]   --->   Operation 2101 'trunc' 'trunc_ln169_65' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_107)   --->   "%xor_ln169_43 = xor i24 %trunc_ln169_58, i24 %trunc_ln169_57" [aes_dec_hls.cpp:169]   --->   Operation 2102 'xor' 'xor_ln169_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node s3_4)   --->   "%xor_ln169_44 = xor i32 %xor_ln169_40, i32 %tmp_93" [aes_dec_hls.cpp:169]   --->   Operation 2103 'xor' 'xor_ln169_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_107)   --->   "%xor_ln169_45 = xor i24 %trunc_ln169_56, i24 %trunc_ln169_55" [aes_dec_hls.cpp:169]   --->   Operation 2104 'xor' 'xor_ln169_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_107)   --->   "%xor_ln169_46 = xor i24 %xor_ln169_43, i24 %trunc_ln169_65" [aes_dec_hls.cpp:169]   --->   Operation 2105 'xor' 'xor_ln169_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_105)   --->   "%xor_ln169_49 = xor i8 %trunc_ln169_52, i8 %trunc_ln169_51" [aes_dec_hls.cpp:169]   --->   Operation 2106 'xor' 'xor_ln169_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_105)   --->   "%xor_ln169_50 = xor i8 %xor_ln169_41, i8 %trunc_ln169_63" [aes_dec_hls.cpp:169]   --->   Operation 2107 'xor' 'xor_ln169_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2108 [1/1] (0.35ns) (out node of the LUT)   --->   "%s3_4 = xor i32 %xor_ln169_44, i32 %xor_ln169_39" [aes_dec_hls.cpp:169]   --->   Operation 2108 'xor' 's3_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2109 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_105 = xor i8 %xor_ln169_50, i8 %xor_ln169_49" [aes_dec_hls.cpp:153]   --->   Operation 2109 'xor' 'xor_ln153_105' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2110 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_107 = xor i24 %xor_ln169_46, i24 %xor_ln169_45" [aes_dec_hls.cpp:153]   --->   Operation 2110 'xor' 'xor_ln153_107' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2111 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_107, i32 16, i32 23" [aes_dec_hls.cpp:170]   --->   Operation 2111 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2112 [1/1] (0.00ns)   --->   "%lshr_ln170_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_4, i32 24, i32 31" [aes_dec_hls.cpp:170]   --->   Operation 2112 'partselect' 'lshr_ln170_9' <Predicate = true> <Delay = 0.00>

State 86 <SV = 85> <Delay = 1.23>
ST_86 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i8 %trunc_ln2" [aes_dec_hls.cpp:170]   --->   Operation 2113 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2114 [1/1] (0.00ns)   --->   "%Td0_addr_129 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_1" [aes_dec_hls.cpp:170]   --->   Operation 2114 'getelementptr' 'Td0_addr_129' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2115 [2/2] (1.23ns)   --->   "%Td0_load_129 = load i8 %Td0_addr_129" [aes_dec_hls.cpp:170]   --->   Operation 2115 'load' 'Td0_load_129' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_86 : Operation 2116 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i8 %trunc_ln170_1" [aes_dec_hls.cpp:170]   --->   Operation 2116 'zext' 'zext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2117 [1/1] (0.00ns)   --->   "%Td0_addr_130 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_2" [aes_dec_hls.cpp:170]   --->   Operation 2117 'getelementptr' 'Td0_addr_130' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2118 [2/2] (1.23ns)   --->   "%Td0_load_130 = load i8 %Td0_addr_130" [aes_dec_hls.cpp:170]   --->   Operation 2118 'load' 'Td0_load_130' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_86 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln170_3 = zext i8 %xor_ln153_101" [aes_dec_hls.cpp:170]   --->   Operation 2119 'zext' 'zext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2120 [1/1] (0.00ns)   --->   "%Td0_addr_131 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_3" [aes_dec_hls.cpp:170]   --->   Operation 2120 'getelementptr' 'Td0_addr_131' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2121 [2/2] (1.23ns)   --->   "%Td0_load_131 = load i8 %Td0_addr_131" [aes_dec_hls.cpp:170]   --->   Operation 2121 'load' 'Td0_load_131' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 87 <SV = 86> <Delay = 1.23>
ST_87 : Operation 2122 [1/2] (1.23ns)   --->   "%Td0_load_129 = load i8 %Td0_addr_129" [aes_dec_hls.cpp:170]   --->   Operation 2122 'load' 'Td0_load_129' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_87 : Operation 2123 [1/2] (1.23ns)   --->   "%Td0_load_130 = load i8 %Td0_addr_130" [aes_dec_hls.cpp:170]   --->   Operation 2123 'load' 'Td0_load_130' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_87 : Operation 2124 [1/2] (1.23ns)   --->   "%Td0_load_131 = load i8 %Td0_addr_131" [aes_dec_hls.cpp:170]   --->   Operation 2124 'load' 'Td0_load_131' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_87 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln170_5 = zext i8 %trunc_ln170_s" [aes_dec_hls.cpp:170]   --->   Operation 2125 'zext' 'zext_ln170_5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2126 [1/1] (0.00ns)   --->   "%Td0_addr_133 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_5" [aes_dec_hls.cpp:170]   --->   Operation 2126 'getelementptr' 'Td0_addr_133' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2127 [2/2] (1.23ns)   --->   "%Td0_load_133 = load i8 %Td0_addr_133" [aes_dec_hls.cpp:170]   --->   Operation 2127 'load' 'Td0_load_133' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_87 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln170_6 = zext i8 %trunc_ln170_16" [aes_dec_hls.cpp:170]   --->   Operation 2128 'zext' 'zext_ln170_6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2129 [1/1] (0.00ns)   --->   "%Td0_addr_134 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_6" [aes_dec_hls.cpp:170]   --->   Operation 2129 'getelementptr' 'Td0_addr_134' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2130 [2/2] (1.23ns)   --->   "%Td0_load_134 = load i8 %Td0_addr_134" [aes_dec_hls.cpp:170]   --->   Operation 2130 'load' 'Td0_load_134' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_87 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln170_7 = zext i8 %xor_ln153_103" [aes_dec_hls.cpp:170]   --->   Operation 2131 'zext' 'zext_ln170_7' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2132 [1/1] (0.00ns)   --->   "%Td0_addr_135 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_7" [aes_dec_hls.cpp:170]   --->   Operation 2132 'getelementptr' 'Td0_addr_135' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2133 [2/2] (1.23ns)   --->   "%Td0_load_135 = load i8 %Td0_addr_135" [aes_dec_hls.cpp:170]   --->   Operation 2133 'load' 'Td0_load_135' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 88 <SV = 87> <Delay = 1.46>
ST_88 : Operation 2134 [2/2] (1.46ns)   --->   "%tmp_95 = call i32 @rotr, i32 %Td0_load_129, i5 8" [aes_dec_hls.cpp:170]   --->   Operation 2134 'call' 'tmp_95' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 2135 [2/2] (1.46ns)   --->   "%tmp_96 = call i32 @rotr, i32 %Td0_load_130, i5 16" [aes_dec_hls.cpp:170]   --->   Operation 2135 'call' 'tmp_96' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 2136 [2/2] (1.46ns)   --->   "%tmp_97 = call i32 @rotr, i32 %Td0_load_131, i5 24" [aes_dec_hls.cpp:170]   --->   Operation 2136 'call' 'tmp_97' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 2137 [1/2] (1.23ns)   --->   "%Td0_load_133 = load i8 %Td0_addr_133" [aes_dec_hls.cpp:170]   --->   Operation 2137 'load' 'Td0_load_133' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_88 : Operation 2138 [1/2] (1.23ns)   --->   "%Td0_load_134 = load i8 %Td0_addr_134" [aes_dec_hls.cpp:170]   --->   Operation 2138 'load' 'Td0_load_134' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_88 : Operation 2139 [1/2] (1.23ns)   --->   "%Td0_load_135 = load i8 %Td0_addr_135" [aes_dec_hls.cpp:170]   --->   Operation 2139 'load' 'Td0_load_135' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_88 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln170_9 = zext i8 %trunc_ln170_32" [aes_dec_hls.cpp:170]   --->   Operation 2140 'zext' 'zext_ln170_9' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2141 [1/1] (0.00ns)   --->   "%Td0_addr_137 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_9" [aes_dec_hls.cpp:170]   --->   Operation 2141 'getelementptr' 'Td0_addr_137' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2142 [2/2] (1.23ns)   --->   "%Td0_load_137 = load i8 %Td0_addr_137" [aes_dec_hls.cpp:170]   --->   Operation 2142 'load' 'Td0_load_137' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_88 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln170_10 = zext i8 %trunc_ln170_33" [aes_dec_hls.cpp:170]   --->   Operation 2143 'zext' 'zext_ln170_10' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2144 [1/1] (0.00ns)   --->   "%Td0_addr_138 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_10" [aes_dec_hls.cpp:170]   --->   Operation 2144 'getelementptr' 'Td0_addr_138' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2145 [2/2] (1.23ns)   --->   "%Td0_load_138 = load i8 %Td0_addr_138" [aes_dec_hls.cpp:170]   --->   Operation 2145 'load' 'Td0_load_138' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_88 : Operation 2146 [1/1] (0.00ns)   --->   "%zext_ln170_11 = zext i8 %xor_ln153_105" [aes_dec_hls.cpp:170]   --->   Operation 2146 'zext' 'zext_ln170_11' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2147 [1/1] (0.00ns)   --->   "%Td0_addr_139 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_11" [aes_dec_hls.cpp:170]   --->   Operation 2147 'getelementptr' 'Td0_addr_139' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2148 [2/2] (1.23ns)   --->   "%Td0_load_139 = load i8 %Td0_addr_139" [aes_dec_hls.cpp:170]   --->   Operation 2148 'load' 'Td0_load_139' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 89 <SV = 88> <Delay = 1.46>
ST_89 : Operation 2149 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i8 %lshr_ln8" [aes_dec_hls.cpp:170]   --->   Operation 2149 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2150 [1/1] (0.00ns)   --->   "%Td0_addr_128 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170" [aes_dec_hls.cpp:170]   --->   Operation 2150 'getelementptr' 'Td0_addr_128' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2151 [2/2] (1.23ns)   --->   "%Td0_load_128 = load i8 %Td0_addr_128" [aes_dec_hls.cpp:170]   --->   Operation 2151 'load' 'Td0_load_128' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_89 : Operation 2152 [1/2] (1.38ns)   --->   "%tmp_95 = call i32 @rotr, i32 %Td0_load_129, i5 8" [aes_dec_hls.cpp:170]   --->   Operation 2152 'call' 'tmp_95' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 2153 [1/2] (1.38ns)   --->   "%tmp_96 = call i32 @rotr, i32 %Td0_load_130, i5 16" [aes_dec_hls.cpp:170]   --->   Operation 2153 'call' 'tmp_96' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 2154 [1/2] (1.38ns)   --->   "%tmp_97 = call i32 @rotr, i32 %Td0_load_131, i5 24" [aes_dec_hls.cpp:170]   --->   Operation 2154 'call' 'tmp_97' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 2155 [1/1] (0.00ns)   --->   "%rk_addr_36 = getelementptr i32 %rk, i64 0, i64 36" [aes_dec_hls.cpp:170]   --->   Operation 2155 'getelementptr' 'rk_addr_36' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2156 [2/2] (1.23ns)   --->   "%rk_load_36 = load i6 %rk_addr_36" [aes_dec_hls.cpp:170]   --->   Operation 2156 'load' 'rk_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_89 : Operation 2157 [2/2] (1.46ns)   --->   "%tmp_98 = call i32 @rotr, i32 %Td0_load_133, i5 8" [aes_dec_hls.cpp:170]   --->   Operation 2157 'call' 'tmp_98' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 2158 [2/2] (1.46ns)   --->   "%tmp_99 = call i32 @rotr, i32 %Td0_load_134, i5 16" [aes_dec_hls.cpp:170]   --->   Operation 2158 'call' 'tmp_99' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 2159 [2/2] (1.46ns)   --->   "%tmp_100 = call i32 @rotr, i32 %Td0_load_135, i5 24" [aes_dec_hls.cpp:170]   --->   Operation 2159 'call' 'tmp_100' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 2160 [1/2] (1.23ns)   --->   "%Td0_load_137 = load i8 %Td0_addr_137" [aes_dec_hls.cpp:170]   --->   Operation 2160 'load' 'Td0_load_137' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_89 : Operation 2161 [1/2] (1.23ns)   --->   "%Td0_load_138 = load i8 %Td0_addr_138" [aes_dec_hls.cpp:170]   --->   Operation 2161 'load' 'Td0_load_138' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_89 : Operation 2162 [1/2] (1.23ns)   --->   "%Td0_load_139 = load i8 %Td0_addr_139" [aes_dec_hls.cpp:170]   --->   Operation 2162 'load' 'Td0_load_139' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_89 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln170_13 = zext i8 %trunc_ln170_49" [aes_dec_hls.cpp:170]   --->   Operation 2163 'zext' 'zext_ln170_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2164 [1/1] (0.00ns)   --->   "%Td0_addr_141 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_13" [aes_dec_hls.cpp:170]   --->   Operation 2164 'getelementptr' 'Td0_addr_141' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2165 [2/2] (1.23ns)   --->   "%Td0_load_141 = load i8 %Td0_addr_141" [aes_dec_hls.cpp:170]   --->   Operation 2165 'load' 'Td0_load_141' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_89 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln170_14 = zext i8 %trunc_ln170_50" [aes_dec_hls.cpp:170]   --->   Operation 2166 'zext' 'zext_ln170_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2167 [1/1] (0.00ns)   --->   "%Td0_addr_142 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_14" [aes_dec_hls.cpp:170]   --->   Operation 2167 'getelementptr' 'Td0_addr_142' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2168 [2/2] (1.23ns)   --->   "%Td0_load_142 = load i8 %Td0_addr_142" [aes_dec_hls.cpp:170]   --->   Operation 2168 'load' 'Td0_load_142' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_89 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln170_15 = zext i8 %xor_ln153_96" [aes_dec_hls.cpp:170]   --->   Operation 2169 'zext' 'zext_ln170_15' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2170 [1/1] (0.00ns)   --->   "%Td0_addr_143 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_15" [aes_dec_hls.cpp:170]   --->   Operation 2170 'getelementptr' 'Td0_addr_143' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2171 [2/2] (1.23ns)   --->   "%Td0_load_143 = load i8 %Td0_addr_143" [aes_dec_hls.cpp:170]   --->   Operation 2171 'load' 'Td0_load_143' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 90 <SV = 89> <Delay = 1.46>
ST_90 : Operation 2172 [1/2] (1.23ns)   --->   "%Td0_load_128 = load i8 %Td0_addr_128" [aes_dec_hls.cpp:170]   --->   Operation 2172 'load' 'Td0_load_128' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_90 : Operation 2173 [1/2] (1.23ns)   --->   "%rk_load_36 = load i6 %rk_addr_36" [aes_dec_hls.cpp:170]   --->   Operation 2173 'load' 'rk_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_90 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_109)   --->   "%trunc_ln170_3 = trunc i32 %rk_load_36" [aes_dec_hls.cpp:170]   --->   Operation 2174 'trunc' 'trunc_ln170_3' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_109)   --->   "%trunc_ln170_4 = trunc i32 %Td0_load_128" [aes_dec_hls.cpp:170]   --->   Operation 2175 'trunc' 'trunc_ln170_4' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_109)   --->   "%trunc_ln170_9 = trunc i32 %tmp_95" [aes_dec_hls.cpp:170]   --->   Operation 2176 'trunc' 'trunc_ln170_9' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_109)   --->   "%trunc_ln170_10 = trunc i32 %tmp_97" [aes_dec_hls.cpp:170]   --->   Operation 2177 'trunc' 'trunc_ln170_10' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_109)   --->   "%trunc_ln170_14 = trunc i32 %tmp_96" [aes_dec_hls.cpp:170]   --->   Operation 2178 'trunc' 'trunc_ln170_14' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_109)   --->   "%xor_ln170_3 = xor i16 %trunc_ln170_10, i16 %trunc_ln170_9" [aes_dec_hls.cpp:170]   --->   Operation 2179 'xor' 'xor_ln170_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_109)   --->   "%xor_ln170_8 = xor i16 %trunc_ln170_4, i16 %trunc_ln170_3" [aes_dec_hls.cpp:170]   --->   Operation 2180 'xor' 'xor_ln170_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_109)   --->   "%xor_ln170_9 = xor i16 %xor_ln170_3, i16 %trunc_ln170_14" [aes_dec_hls.cpp:170]   --->   Operation 2181 'xor' 'xor_ln170_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2182 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_109 = xor i16 %xor_ln170_9, i16 %xor_ln170_8" [aes_dec_hls.cpp:153]   --->   Operation 2182 'xor' 'xor_ln153_109' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2183 [1/1] (0.00ns)   --->   "%zext_ln170_4 = zext i8 %lshr_ln170_3" [aes_dec_hls.cpp:170]   --->   Operation 2183 'zext' 'zext_ln170_4' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2184 [1/1] (0.00ns)   --->   "%Td0_addr_132 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_4" [aes_dec_hls.cpp:170]   --->   Operation 2184 'getelementptr' 'Td0_addr_132' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2185 [2/2] (1.23ns)   --->   "%Td0_load_132 = load i8 %Td0_addr_132" [aes_dec_hls.cpp:170]   --->   Operation 2185 'load' 'Td0_load_132' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_90 : Operation 2186 [1/2] (1.38ns)   --->   "%tmp_98 = call i32 @rotr, i32 %Td0_load_133, i5 8" [aes_dec_hls.cpp:170]   --->   Operation 2186 'call' 'tmp_98' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 2187 [1/2] (1.38ns)   --->   "%tmp_99 = call i32 @rotr, i32 %Td0_load_134, i5 16" [aes_dec_hls.cpp:170]   --->   Operation 2187 'call' 'tmp_99' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 2188 [1/2] (1.38ns)   --->   "%tmp_100 = call i32 @rotr, i32 %Td0_load_135, i5 24" [aes_dec_hls.cpp:170]   --->   Operation 2188 'call' 'tmp_100' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 2189 [1/1] (0.00ns)   --->   "%rk_addr_37 = getelementptr i32 %rk, i64 0, i64 37" [aes_dec_hls.cpp:170]   --->   Operation 2189 'getelementptr' 'rk_addr_37' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2190 [2/2] (1.23ns)   --->   "%rk_load_37 = load i6 %rk_addr_37" [aes_dec_hls.cpp:170]   --->   Operation 2190 'load' 'rk_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_90 : Operation 2191 [2/2] (1.46ns)   --->   "%tmp_101 = call i32 @rotr, i32 %Td0_load_137, i5 8" [aes_dec_hls.cpp:170]   --->   Operation 2191 'call' 'tmp_101' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 2192 [2/2] (1.46ns)   --->   "%tmp_102 = call i32 @rotr, i32 %Td0_load_138, i5 16" [aes_dec_hls.cpp:170]   --->   Operation 2192 'call' 'tmp_102' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 2193 [2/2] (1.46ns)   --->   "%tmp_103 = call i32 @rotr, i32 %Td0_load_139, i5 24" [aes_dec_hls.cpp:170]   --->   Operation 2193 'call' 'tmp_103' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 2194 [1/2] (1.23ns)   --->   "%Td0_load_141 = load i8 %Td0_addr_141" [aes_dec_hls.cpp:170]   --->   Operation 2194 'load' 'Td0_load_141' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_90 : Operation 2195 [1/2] (1.23ns)   --->   "%Td0_load_142 = load i8 %Td0_addr_142" [aes_dec_hls.cpp:170]   --->   Operation 2195 'load' 'Td0_load_142' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_90 : Operation 2196 [1/2] (1.23ns)   --->   "%Td0_load_143 = load i8 %Td0_addr_143" [aes_dec_hls.cpp:170]   --->   Operation 2196 'load' 'Td0_load_143' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_90 : Operation 2197 [1/1] (0.00ns)   --->   "%trunc_ln179_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_109, i32 8, i32 15" [aes_dec_hls.cpp:179]   --->   Operation 2197 'partselect' 'trunc_ln179_2' <Predicate = true> <Delay = 0.00>

State 91 <SV = 90> <Delay = 1.46>
ST_91 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_108)   --->   "%trunc_ln170 = trunc i32 %rk_load_36" [aes_dec_hls.cpp:170]   --->   Operation 2198 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_108)   --->   "%trunc_ln170_2 = trunc i32 %Td0_load_128" [aes_dec_hls.cpp:170]   --->   Operation 2199 'trunc' 'trunc_ln170_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_110)   --->   "%trunc_ln170_5 = trunc i32 %rk_load_36" [aes_dec_hls.cpp:170]   --->   Operation 2200 'trunc' 'trunc_ln170_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_110)   --->   "%trunc_ln170_6 = trunc i32 %Td0_load_128" [aes_dec_hls.cpp:170]   --->   Operation 2201 'trunc' 'trunc_ln170_6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node t0_4)   --->   "%xor_ln170 = xor i32 %Td0_load_128, i32 %rk_load_36" [aes_dec_hls.cpp:170]   --->   Operation 2202 'xor' 'xor_ln170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_110)   --->   "%trunc_ln170_7 = trunc i32 %tmp_95" [aes_dec_hls.cpp:170]   --->   Operation 2203 'trunc' 'trunc_ln170_7' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_110)   --->   "%trunc_ln170_8 = trunc i32 %tmp_97" [aes_dec_hls.cpp:170]   --->   Operation 2204 'trunc' 'trunc_ln170_8' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_108)   --->   "%trunc_ln170_11 = trunc i32 %tmp_95" [aes_dec_hls.cpp:170]   --->   Operation 2205 'trunc' 'trunc_ln170_11' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_108)   --->   "%trunc_ln170_12 = trunc i32 %tmp_97" [aes_dec_hls.cpp:170]   --->   Operation 2206 'trunc' 'trunc_ln170_12' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node t0_4)   --->   "%xor_ln170_1 = xor i32 %tmp_97, i32 %tmp_95" [aes_dec_hls.cpp:170]   --->   Operation 2207 'xor' 'xor_ln170_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_108)   --->   "%trunc_ln170_13 = trunc i32 %tmp_96" [aes_dec_hls.cpp:170]   --->   Operation 2208 'trunc' 'trunc_ln170_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_108)   --->   "%xor_ln170_2 = xor i8 %trunc_ln170_12, i8 %trunc_ln170_11" [aes_dec_hls.cpp:170]   --->   Operation 2209 'xor' 'xor_ln170_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_110)   --->   "%trunc_ln170_15 = trunc i32 %tmp_96" [aes_dec_hls.cpp:170]   --->   Operation 2210 'trunc' 'trunc_ln170_15' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_110)   --->   "%xor_ln170_4 = xor i24 %trunc_ln170_8, i24 %trunc_ln170_7" [aes_dec_hls.cpp:170]   --->   Operation 2211 'xor' 'xor_ln170_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node t0_4)   --->   "%xor_ln170_5 = xor i32 %xor_ln170_1, i32 %tmp_96" [aes_dec_hls.cpp:170]   --->   Operation 2212 'xor' 'xor_ln170_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_110)   --->   "%xor_ln170_6 = xor i24 %trunc_ln170_6, i24 %trunc_ln170_5" [aes_dec_hls.cpp:170]   --->   Operation 2213 'xor' 'xor_ln170_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_110)   --->   "%xor_ln170_7 = xor i24 %xor_ln170_4, i24 %trunc_ln170_15" [aes_dec_hls.cpp:170]   --->   Operation 2214 'xor' 'xor_ln170_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_108)   --->   "%xor_ln170_10 = xor i8 %trunc_ln170_2, i8 %trunc_ln170" [aes_dec_hls.cpp:170]   --->   Operation 2215 'xor' 'xor_ln170_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_108)   --->   "%xor_ln170_11 = xor i8 %xor_ln170_2, i8 %trunc_ln170_13" [aes_dec_hls.cpp:170]   --->   Operation 2216 'xor' 'xor_ln170_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2217 [1/1] (0.35ns) (out node of the LUT)   --->   "%t0_4 = xor i32 %xor_ln170_5, i32 %xor_ln170" [aes_dec_hls.cpp:170]   --->   Operation 2217 'xor' 't0_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2218 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_108 = xor i8 %xor_ln170_11, i8 %xor_ln170_10" [aes_dec_hls.cpp:153]   --->   Operation 2218 'xor' 'xor_ln153_108' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2219 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_110 = xor i24 %xor_ln170_7, i24 %xor_ln170_6" [aes_dec_hls.cpp:153]   --->   Operation 2219 'xor' 'xor_ln153_110' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2220 [1/2] (1.23ns)   --->   "%Td0_load_132 = load i8 %Td0_addr_132" [aes_dec_hls.cpp:170]   --->   Operation 2220 'load' 'Td0_load_132' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_91 : Operation 2221 [1/2] (1.23ns)   --->   "%rk_load_37 = load i6 %rk_addr_37" [aes_dec_hls.cpp:170]   --->   Operation 2221 'load' 'rk_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_91 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_111)   --->   "%trunc_ln170_17 = trunc i32 %rk_load_37" [aes_dec_hls.cpp:170]   --->   Operation 2222 'trunc' 'trunc_ln170_17' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_111)   --->   "%trunc_ln170_18 = trunc i32 %Td0_load_132" [aes_dec_hls.cpp:170]   --->   Operation 2223 'trunc' 'trunc_ln170_18' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_111)   --->   "%trunc_ln170_27 = trunc i32 %tmp_98" [aes_dec_hls.cpp:170]   --->   Operation 2224 'trunc' 'trunc_ln170_27' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_111)   --->   "%trunc_ln170_28 = trunc i32 %tmp_100" [aes_dec_hls.cpp:170]   --->   Operation 2225 'trunc' 'trunc_ln170_28' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_111)   --->   "%trunc_ln170_29 = trunc i32 %tmp_99" [aes_dec_hls.cpp:170]   --->   Operation 2226 'trunc' 'trunc_ln170_29' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_111)   --->   "%xor_ln170_15 = xor i16 %trunc_ln170_28, i16 %trunc_ln170_27" [aes_dec_hls.cpp:170]   --->   Operation 2227 'xor' 'xor_ln170_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_111)   --->   "%xor_ln170_23 = xor i16 %trunc_ln170_18, i16 %trunc_ln170_17" [aes_dec_hls.cpp:170]   --->   Operation 2228 'xor' 'xor_ln170_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_111)   --->   "%xor_ln170_24 = xor i16 %xor_ln170_15, i16 %trunc_ln170_29" [aes_dec_hls.cpp:170]   --->   Operation 2229 'xor' 'xor_ln170_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2230 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_111 = xor i16 %xor_ln170_24, i16 %xor_ln170_23" [aes_dec_hls.cpp:153]   --->   Operation 2230 'xor' 'xor_ln153_111' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2231 [1/1] (0.00ns)   --->   "%zext_ln170_8 = zext i8 %lshr_ln170_6" [aes_dec_hls.cpp:170]   --->   Operation 2231 'zext' 'zext_ln170_8' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2232 [1/1] (0.00ns)   --->   "%Td0_addr_136 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_8" [aes_dec_hls.cpp:170]   --->   Operation 2232 'getelementptr' 'Td0_addr_136' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2233 [2/2] (1.23ns)   --->   "%Td0_load_136 = load i8 %Td0_addr_136" [aes_dec_hls.cpp:170]   --->   Operation 2233 'load' 'Td0_load_136' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_91 : Operation 2234 [1/2] (1.38ns)   --->   "%tmp_101 = call i32 @rotr, i32 %Td0_load_137, i5 8" [aes_dec_hls.cpp:170]   --->   Operation 2234 'call' 'tmp_101' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 2235 [1/2] (1.38ns)   --->   "%tmp_102 = call i32 @rotr, i32 %Td0_load_138, i5 16" [aes_dec_hls.cpp:170]   --->   Operation 2235 'call' 'tmp_102' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 2236 [1/2] (1.38ns)   --->   "%tmp_103 = call i32 @rotr, i32 %Td0_load_139, i5 24" [aes_dec_hls.cpp:170]   --->   Operation 2236 'call' 'tmp_103' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 2237 [1/1] (0.00ns)   --->   "%rk_addr_38 = getelementptr i32 %rk, i64 0, i64 38" [aes_dec_hls.cpp:170]   --->   Operation 2237 'getelementptr' 'rk_addr_38' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2238 [2/2] (1.23ns)   --->   "%rk_load_38 = load i6 %rk_addr_38" [aes_dec_hls.cpp:170]   --->   Operation 2238 'load' 'rk_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_91 : Operation 2239 [2/2] (1.46ns)   --->   "%tmp_104 = call i32 @rotr, i32 %Td0_load_141, i5 8" [aes_dec_hls.cpp:170]   --->   Operation 2239 'call' 'tmp_104' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 2240 [2/2] (1.46ns)   --->   "%tmp_105 = call i32 @rotr, i32 %Td0_load_142, i5 16" [aes_dec_hls.cpp:170]   --->   Operation 2240 'call' 'tmp_105' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 2241 [2/2] (1.46ns)   --->   "%tmp_106 = call i32 @rotr, i32 %Td0_load_143, i5 24" [aes_dec_hls.cpp:170]   --->   Operation 2241 'call' 'tmp_106' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 2242 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0_4, i32 24, i32 31" [aes_dec_hls.cpp:175]   --->   Operation 2242 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2243 [1/1] (0.00ns)   --->   "%trunc_ln177_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_110, i32 16, i32 23" [aes_dec_hls.cpp:177]   --->   Operation 2243 'partselect' 'trunc_ln177_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2244 [1/1] (0.00ns)   --->   "%trunc_ln181_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_111, i32 8, i32 15" [aes_dec_hls.cpp:181]   --->   Operation 2244 'partselect' 'trunc_ln181_2' <Predicate = true> <Delay = 0.00>

State 92 <SV = 91> <Delay = 1.42>
ST_92 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_112)   --->   "%trunc_ln170_19 = trunc i32 %rk_load_37" [aes_dec_hls.cpp:170]   --->   Operation 2245 'trunc' 'trunc_ln170_19' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_112)   --->   "%trunc_ln170_20 = trunc i32 %Td0_load_132" [aes_dec_hls.cpp:170]   --->   Operation 2246 'trunc' 'trunc_ln170_20' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_113)   --->   "%trunc_ln170_21 = trunc i32 %rk_load_37" [aes_dec_hls.cpp:170]   --->   Operation 2247 'trunc' 'trunc_ln170_21' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_113)   --->   "%trunc_ln170_22 = trunc i32 %Td0_load_132" [aes_dec_hls.cpp:170]   --->   Operation 2248 'trunc' 'trunc_ln170_22' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node t1_4)   --->   "%xor_ln170_13 = xor i32 %Td0_load_132, i32 %rk_load_37" [aes_dec_hls.cpp:170]   --->   Operation 2249 'xor' 'xor_ln170_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_113)   --->   "%trunc_ln170_23 = trunc i32 %tmp_98" [aes_dec_hls.cpp:170]   --->   Operation 2250 'trunc' 'trunc_ln170_23' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_113)   --->   "%trunc_ln170_24 = trunc i32 %tmp_100" [aes_dec_hls.cpp:170]   --->   Operation 2251 'trunc' 'trunc_ln170_24' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_112)   --->   "%trunc_ln170_25 = trunc i32 %tmp_98" [aes_dec_hls.cpp:170]   --->   Operation 2252 'trunc' 'trunc_ln170_25' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_112)   --->   "%trunc_ln170_26 = trunc i32 %tmp_100" [aes_dec_hls.cpp:170]   --->   Operation 2253 'trunc' 'trunc_ln170_26' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node t1_4)   --->   "%xor_ln170_14 = xor i32 %tmp_100, i32 %tmp_98" [aes_dec_hls.cpp:170]   --->   Operation 2254 'xor' 'xor_ln170_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_112)   --->   "%trunc_ln170_30 = trunc i32 %tmp_99" [aes_dec_hls.cpp:170]   --->   Operation 2255 'trunc' 'trunc_ln170_30' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_112)   --->   "%xor_ln170_16 = xor i24 %trunc_ln170_26, i24 %trunc_ln170_25" [aes_dec_hls.cpp:170]   --->   Operation 2256 'xor' 'xor_ln170_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_113)   --->   "%trunc_ln170_31 = trunc i32 %tmp_99" [aes_dec_hls.cpp:170]   --->   Operation 2257 'trunc' 'trunc_ln170_31' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_113)   --->   "%xor_ln170_17 = xor i8 %trunc_ln170_24, i8 %trunc_ln170_23" [aes_dec_hls.cpp:170]   --->   Operation 2258 'xor' 'xor_ln170_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node t1_4)   --->   "%xor_ln170_18 = xor i32 %xor_ln170_14, i32 %tmp_99" [aes_dec_hls.cpp:170]   --->   Operation 2259 'xor' 'xor_ln170_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_113)   --->   "%xor_ln170_19 = xor i8 %trunc_ln170_22, i8 %trunc_ln170_21" [aes_dec_hls.cpp:170]   --->   Operation 2260 'xor' 'xor_ln170_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_113)   --->   "%xor_ln170_20 = xor i8 %xor_ln170_17, i8 %trunc_ln170_31" [aes_dec_hls.cpp:170]   --->   Operation 2261 'xor' 'xor_ln170_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_112)   --->   "%xor_ln170_21 = xor i24 %trunc_ln170_20, i24 %trunc_ln170_19" [aes_dec_hls.cpp:170]   --->   Operation 2262 'xor' 'xor_ln170_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_112)   --->   "%xor_ln170_22 = xor i24 %xor_ln170_16, i24 %trunc_ln170_30" [aes_dec_hls.cpp:170]   --->   Operation 2263 'xor' 'xor_ln170_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2264 [1/1] (0.35ns) (out node of the LUT)   --->   "%t1_4 = xor i32 %xor_ln170_18, i32 %xor_ln170_13" [aes_dec_hls.cpp:170]   --->   Operation 2264 'xor' 't1_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2265 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_112 = xor i24 %xor_ln170_22, i24 %xor_ln170_21" [aes_dec_hls.cpp:153]   --->   Operation 2265 'xor' 'xor_ln153_112' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2266 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_113 = xor i8 %xor_ln170_20, i8 %xor_ln170_19" [aes_dec_hls.cpp:153]   --->   Operation 2266 'xor' 'xor_ln153_113' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2267 [1/2] (1.23ns)   --->   "%Td0_load_136 = load i8 %Td0_addr_136" [aes_dec_hls.cpp:170]   --->   Operation 2267 'load' 'Td0_load_136' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_92 : Operation 2268 [1/2] (1.23ns)   --->   "%rk_load_38 = load i6 %rk_addr_38" [aes_dec_hls.cpp:170]   --->   Operation 2268 'load' 'rk_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_92 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_116)   --->   "%trunc_ln170_38 = trunc i32 %rk_load_38" [aes_dec_hls.cpp:170]   --->   Operation 2269 'trunc' 'trunc_ln170_38' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_116)   --->   "%trunc_ln170_39 = trunc i32 %Td0_load_136" [aes_dec_hls.cpp:170]   --->   Operation 2270 'trunc' 'trunc_ln170_39' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_116)   --->   "%trunc_ln170_40 = trunc i32 %tmp_101" [aes_dec_hls.cpp:170]   --->   Operation 2271 'trunc' 'trunc_ln170_40' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_116)   --->   "%trunc_ln170_41 = trunc i32 %tmp_103" [aes_dec_hls.cpp:170]   --->   Operation 2272 'trunc' 'trunc_ln170_41' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_116)   --->   "%trunc_ln170_48 = trunc i32 %tmp_102" [aes_dec_hls.cpp:170]   --->   Operation 2273 'trunc' 'trunc_ln170_48' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_116)   --->   "%xor_ln170_30 = xor i16 %trunc_ln170_41, i16 %trunc_ln170_40" [aes_dec_hls.cpp:170]   --->   Operation 2274 'xor' 'xor_ln170_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_116)   --->   "%xor_ln170_32 = xor i16 %trunc_ln170_39, i16 %trunc_ln170_38" [aes_dec_hls.cpp:170]   --->   Operation 2275 'xor' 'xor_ln170_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_116)   --->   "%xor_ln170_33 = xor i16 %xor_ln170_30, i16 %trunc_ln170_48" [aes_dec_hls.cpp:170]   --->   Operation 2276 'xor' 'xor_ln170_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2277 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_116 = xor i16 %xor_ln170_33, i16 %xor_ln170_32" [aes_dec_hls.cpp:153]   --->   Operation 2277 'xor' 'xor_ln153_116' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln170_12 = zext i8 %lshr_ln170_9" [aes_dec_hls.cpp:170]   --->   Operation 2278 'zext' 'zext_ln170_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2279 [1/1] (0.00ns)   --->   "%Td0_addr_140 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_12" [aes_dec_hls.cpp:170]   --->   Operation 2279 'getelementptr' 'Td0_addr_140' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2280 [2/2] (1.23ns)   --->   "%Td0_load_140 = load i8 %Td0_addr_140" [aes_dec_hls.cpp:170]   --->   Operation 2280 'load' 'Td0_load_140' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_92 : Operation 2281 [1/2] (1.38ns)   --->   "%tmp_104 = call i32 @rotr, i32 %Td0_load_141, i5 8" [aes_dec_hls.cpp:170]   --->   Operation 2281 'call' 'tmp_104' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 2282 [1/2] (1.38ns)   --->   "%tmp_105 = call i32 @rotr, i32 %Td0_load_142, i5 16" [aes_dec_hls.cpp:170]   --->   Operation 2282 'call' 'tmp_105' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 2283 [1/2] (1.38ns)   --->   "%tmp_106 = call i32 @rotr, i32 %Td0_load_143, i5 24" [aes_dec_hls.cpp:170]   --->   Operation 2283 'call' 'tmp_106' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 2284 [1/1] (0.00ns)   --->   "%rk_addr_39 = getelementptr i32 %rk, i64 0, i64 39" [aes_dec_hls.cpp:170]   --->   Operation 2284 'getelementptr' 'rk_addr_39' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2285 [2/2] (1.23ns)   --->   "%rk_load_39 = load i6 %rk_addr_39" [aes_dec_hls.cpp:170]   --->   Operation 2285 'load' 'rk_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_92 : Operation 2286 [1/1] (0.00ns)   --->   "%trunc_ln175_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_116, i32 8, i32 15" [aes_dec_hls.cpp:175]   --->   Operation 2286 'partselect' 'trunc_ln175_2' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2287 [1/1] (0.00ns)   --->   "%lshr_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1_4, i32 24, i32 31" [aes_dec_hls.cpp:177]   --->   Operation 2287 'partselect' 'lshr_ln10' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2288 [1/1] (0.00ns)   --->   "%trunc_ln179_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_112, i32 16, i32 23" [aes_dec_hls.cpp:179]   --->   Operation 2288 'partselect' 'trunc_ln179_1' <Predicate = true> <Delay = 0.00>

State 93 <SV = 92> <Delay = 1.42>
ST_93 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_114)   --->   "%trunc_ln170_34 = trunc i32 %rk_load_38" [aes_dec_hls.cpp:170]   --->   Operation 2289 'trunc' 'trunc_ln170_34' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_114)   --->   "%trunc_ln170_35 = trunc i32 %Td0_load_136" [aes_dec_hls.cpp:170]   --->   Operation 2290 'trunc' 'trunc_ln170_35' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_115)   --->   "%trunc_ln170_36 = trunc i32 %rk_load_38" [aes_dec_hls.cpp:170]   --->   Operation 2291 'trunc' 'trunc_ln170_36' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_115)   --->   "%trunc_ln170_37 = trunc i32 %Td0_load_136" [aes_dec_hls.cpp:170]   --->   Operation 2292 'trunc' 'trunc_ln170_37' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node t2_4)   --->   "%xor_ln170_26 = xor i32 %Td0_load_136, i32 %rk_load_38" [aes_dec_hls.cpp:170]   --->   Operation 2293 'xor' 'xor_ln170_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_115)   --->   "%trunc_ln170_42 = trunc i32 %tmp_101" [aes_dec_hls.cpp:170]   --->   Operation 2294 'trunc' 'trunc_ln170_42' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_115)   --->   "%trunc_ln170_43 = trunc i32 %tmp_103" [aes_dec_hls.cpp:170]   --->   Operation 2295 'trunc' 'trunc_ln170_43' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_114)   --->   "%trunc_ln170_44 = trunc i32 %tmp_101" [aes_dec_hls.cpp:170]   --->   Operation 2296 'trunc' 'trunc_ln170_44' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_114)   --->   "%trunc_ln170_45 = trunc i32 %tmp_103" [aes_dec_hls.cpp:170]   --->   Operation 2297 'trunc' 'trunc_ln170_45' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node t2_4)   --->   "%xor_ln170_27 = xor i32 %tmp_103, i32 %tmp_101" [aes_dec_hls.cpp:170]   --->   Operation 2298 'xor' 'xor_ln170_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_114)   --->   "%trunc_ln170_46 = trunc i32 %tmp_102" [aes_dec_hls.cpp:170]   --->   Operation 2299 'trunc' 'trunc_ln170_46' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_114)   --->   "%xor_ln170_28 = xor i24 %trunc_ln170_45, i24 %trunc_ln170_44" [aes_dec_hls.cpp:170]   --->   Operation 2300 'xor' 'xor_ln170_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_115)   --->   "%trunc_ln170_47 = trunc i32 %tmp_102" [aes_dec_hls.cpp:170]   --->   Operation 2301 'trunc' 'trunc_ln170_47' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_115)   --->   "%xor_ln170_29 = xor i8 %trunc_ln170_43, i8 %trunc_ln170_42" [aes_dec_hls.cpp:170]   --->   Operation 2302 'xor' 'xor_ln170_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node t2_4)   --->   "%xor_ln170_31 = xor i32 %xor_ln170_27, i32 %tmp_102" [aes_dec_hls.cpp:170]   --->   Operation 2303 'xor' 'xor_ln170_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_115)   --->   "%xor_ln170_34 = xor i8 %trunc_ln170_37, i8 %trunc_ln170_36" [aes_dec_hls.cpp:170]   --->   Operation 2304 'xor' 'xor_ln170_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_115)   --->   "%xor_ln170_35 = xor i8 %xor_ln170_29, i8 %trunc_ln170_47" [aes_dec_hls.cpp:170]   --->   Operation 2305 'xor' 'xor_ln170_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_114)   --->   "%xor_ln170_36 = xor i24 %trunc_ln170_35, i24 %trunc_ln170_34" [aes_dec_hls.cpp:170]   --->   Operation 2306 'xor' 'xor_ln170_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_114)   --->   "%xor_ln170_37 = xor i24 %xor_ln170_28, i24 %trunc_ln170_46" [aes_dec_hls.cpp:170]   --->   Operation 2307 'xor' 'xor_ln170_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2308 [1/1] (0.35ns) (out node of the LUT)   --->   "%t2_4 = xor i32 %xor_ln170_31, i32 %xor_ln170_26" [aes_dec_hls.cpp:170]   --->   Operation 2308 'xor' 't2_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2309 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_114 = xor i24 %xor_ln170_37, i24 %xor_ln170_36" [aes_dec_hls.cpp:153]   --->   Operation 2309 'xor' 'xor_ln153_114' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2310 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_115 = xor i8 %xor_ln170_35, i8 %xor_ln170_34" [aes_dec_hls.cpp:153]   --->   Operation 2310 'xor' 'xor_ln153_115' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2311 [1/2] (1.23ns)   --->   "%Td0_load_140 = load i8 %Td0_addr_140" [aes_dec_hls.cpp:170]   --->   Operation 2311 'load' 'Td0_load_140' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_93 : Operation 2312 [1/2] (1.23ns)   --->   "%rk_load_39 = load i6 %rk_addr_39" [aes_dec_hls.cpp:170]   --->   Operation 2312 'load' 'rk_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_93 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_118)   --->   "%trunc_ln170_53 = trunc i32 %rk_load_39" [aes_dec_hls.cpp:170]   --->   Operation 2313 'trunc' 'trunc_ln170_53' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_118)   --->   "%trunc_ln170_54 = trunc i32 %Td0_load_140" [aes_dec_hls.cpp:170]   --->   Operation 2314 'trunc' 'trunc_ln170_54' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_118)   --->   "%trunc_ln170_59 = trunc i32 %tmp_104" [aes_dec_hls.cpp:170]   --->   Operation 2315 'trunc' 'trunc_ln170_59' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_118)   --->   "%trunc_ln170_60 = trunc i32 %tmp_106" [aes_dec_hls.cpp:170]   --->   Operation 2316 'trunc' 'trunc_ln170_60' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_118)   --->   "%trunc_ln170_64 = trunc i32 %tmp_105" [aes_dec_hls.cpp:170]   --->   Operation 2317 'trunc' 'trunc_ln170_64' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_118)   --->   "%xor_ln170_42 = xor i16 %trunc_ln170_60, i16 %trunc_ln170_59" [aes_dec_hls.cpp:170]   --->   Operation 2318 'xor' 'xor_ln170_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_118)   --->   "%xor_ln170_47 = xor i16 %trunc_ln170_54, i16 %trunc_ln170_53" [aes_dec_hls.cpp:170]   --->   Operation 2319 'xor' 'xor_ln170_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_118)   --->   "%xor_ln170_48 = xor i16 %xor_ln170_42, i16 %trunc_ln170_64" [aes_dec_hls.cpp:170]   --->   Operation 2320 'xor' 'xor_ln170_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2321 [1/1] (0.18ns) (out node of the LUT)   --->   "%xor_ln153_118 = xor i16 %xor_ln170_48, i16 %xor_ln170_47" [aes_dec_hls.cpp:153]   --->   Operation 2321 'xor' 'xor_ln153_118' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2322 [1/1] (0.00ns)   --->   "%trunc_ln177_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_118, i32 8, i32 15" [aes_dec_hls.cpp:177]   --->   Operation 2322 'partselect' 'trunc_ln177_2' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2323 [1/1] (0.00ns)   --->   "%lshr_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2_4, i32 24, i32 31" [aes_dec_hls.cpp:179]   --->   Operation 2323 'partselect' 'lshr_ln11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2324 [1/1] (0.00ns)   --->   "%trunc_ln181_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_114, i32 16, i32 23" [aes_dec_hls.cpp:181]   --->   Operation 2324 'partselect' 'trunc_ln181_1' <Predicate = true> <Delay = 0.00>

State 94 <SV = 93> <Delay = 0.35>
ST_94 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_117)   --->   "%trunc_ln170_51 = trunc i32 %rk_load_39" [aes_dec_hls.cpp:170]   --->   Operation 2325 'trunc' 'trunc_ln170_51' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_117)   --->   "%trunc_ln170_52 = trunc i32 %Td0_load_140" [aes_dec_hls.cpp:170]   --->   Operation 2326 'trunc' 'trunc_ln170_52' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_119)   --->   "%trunc_ln170_55 = trunc i32 %rk_load_39" [aes_dec_hls.cpp:170]   --->   Operation 2327 'trunc' 'trunc_ln170_55' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_119)   --->   "%trunc_ln170_56 = trunc i32 %Td0_load_140" [aes_dec_hls.cpp:170]   --->   Operation 2328 'trunc' 'trunc_ln170_56' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node t3_4)   --->   "%xor_ln170_39 = xor i32 %Td0_load_140, i32 %rk_load_39" [aes_dec_hls.cpp:170]   --->   Operation 2329 'xor' 'xor_ln170_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_119)   --->   "%trunc_ln170_57 = trunc i32 %tmp_104" [aes_dec_hls.cpp:170]   --->   Operation 2330 'trunc' 'trunc_ln170_57' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_119)   --->   "%trunc_ln170_58 = trunc i32 %tmp_106" [aes_dec_hls.cpp:170]   --->   Operation 2331 'trunc' 'trunc_ln170_58' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_117)   --->   "%trunc_ln170_61 = trunc i32 %tmp_104" [aes_dec_hls.cpp:170]   --->   Operation 2332 'trunc' 'trunc_ln170_61' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_117)   --->   "%trunc_ln170_62 = trunc i32 %tmp_106" [aes_dec_hls.cpp:170]   --->   Operation 2333 'trunc' 'trunc_ln170_62' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node t3_4)   --->   "%xor_ln170_40 = xor i32 %tmp_106, i32 %tmp_104" [aes_dec_hls.cpp:170]   --->   Operation 2334 'xor' 'xor_ln170_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_117)   --->   "%trunc_ln170_63 = trunc i32 %tmp_105" [aes_dec_hls.cpp:170]   --->   Operation 2335 'trunc' 'trunc_ln170_63' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_117)   --->   "%xor_ln170_41 = xor i8 %trunc_ln170_62, i8 %trunc_ln170_61" [aes_dec_hls.cpp:170]   --->   Operation 2336 'xor' 'xor_ln170_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_119)   --->   "%trunc_ln170_65 = trunc i32 %tmp_105" [aes_dec_hls.cpp:170]   --->   Operation 2337 'trunc' 'trunc_ln170_65' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_119)   --->   "%xor_ln170_43 = xor i24 %trunc_ln170_58, i24 %trunc_ln170_57" [aes_dec_hls.cpp:170]   --->   Operation 2338 'xor' 'xor_ln170_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node t3_4)   --->   "%xor_ln170_44 = xor i32 %xor_ln170_40, i32 %tmp_105" [aes_dec_hls.cpp:170]   --->   Operation 2339 'xor' 'xor_ln170_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_119)   --->   "%xor_ln170_45 = xor i24 %trunc_ln170_56, i24 %trunc_ln170_55" [aes_dec_hls.cpp:170]   --->   Operation 2340 'xor' 'xor_ln170_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_119)   --->   "%xor_ln170_46 = xor i24 %xor_ln170_43, i24 %trunc_ln170_65" [aes_dec_hls.cpp:170]   --->   Operation 2341 'xor' 'xor_ln170_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_117)   --->   "%xor_ln170_49 = xor i8 %trunc_ln170_52, i8 %trunc_ln170_51" [aes_dec_hls.cpp:170]   --->   Operation 2342 'xor' 'xor_ln170_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_117)   --->   "%xor_ln170_50 = xor i8 %xor_ln170_41, i8 %trunc_ln170_63" [aes_dec_hls.cpp:170]   --->   Operation 2343 'xor' 'xor_ln170_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2344 [1/1] (0.35ns) (out node of the LUT)   --->   "%t3_4 = xor i32 %xor_ln170_44, i32 %xor_ln170_39" [aes_dec_hls.cpp:170]   --->   Operation 2344 'xor' 't3_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2345 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln153_117 = xor i8 %xor_ln170_50, i8 %xor_ln170_49" [aes_dec_hls.cpp:153]   --->   Operation 2345 'xor' 'xor_ln153_117' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2346 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln153_119 = xor i24 %xor_ln170_46, i24 %xor_ln170_45" [aes_dec_hls.cpp:153]   --->   Operation 2346 'xor' 'xor_ln153_119' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2347 [1/1] (0.00ns)   --->   "%trunc_ln175_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_119, i32 16, i32 23" [aes_dec_hls.cpp:175]   --->   Operation 2347 'partselect' 'trunc_ln175_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2348 [1/1] (0.00ns)   --->   "%lshr_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3_4, i32 24, i32 31" [aes_dec_hls.cpp:181]   --->   Operation 2348 'partselect' 'lshr_ln12' <Predicate = true> <Delay = 0.00>

State 95 <SV = 94> <Delay = 1.23>
ST_95 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %lshr_ln9" [aes_dec_hls.cpp:175]   --->   Operation 2349 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2350 [1/1] (0.00ns)   --->   "%Td4s_addr = getelementptr i8 %Td4s, i64 0, i64 %zext_ln175" [aes_dec_hls.cpp:175]   --->   Operation 2350 'getelementptr' 'Td4s_addr' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2351 [2/2] (1.23ns)   --->   "%Td4s_load = load i8 %Td4s_addr" [aes_dec_hls.cpp:175]   --->   Operation 2351 'load' 'Td4s_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_95 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i8 %trunc_ln175_1" [aes_dec_hls.cpp:175]   --->   Operation 2352 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2353 [1/1] (0.00ns)   --->   "%Td4s_addr_1 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln175_1" [aes_dec_hls.cpp:175]   --->   Operation 2353 'getelementptr' 'Td4s_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2354 [2/2] (1.23ns)   --->   "%Td4s_load_1 = load i8 %Td4s_addr_1" [aes_dec_hls.cpp:175]   --->   Operation 2354 'load' 'Td4s_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_95 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i8 %trunc_ln175_2" [aes_dec_hls.cpp:175]   --->   Operation 2355 'zext' 'zext_ln175_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2356 [1/1] (0.00ns)   --->   "%Td4s_addr_2 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln175_2" [aes_dec_hls.cpp:175]   --->   Operation 2356 'getelementptr' 'Td4s_addr_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2357 [2/2] (1.23ns)   --->   "%Td4s_load_2 = load i8 %Td4s_addr_2" [aes_dec_hls.cpp:175]   --->   Operation 2357 'load' 'Td4s_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_95 : Operation 2358 [1/1] (0.00ns)   --->   "%zext_ln175_3 = zext i8 %xor_ln153_113" [aes_dec_hls.cpp:175]   --->   Operation 2358 'zext' 'zext_ln175_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2359 [1/1] (0.00ns)   --->   "%Td4s_addr_3 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln175_3" [aes_dec_hls.cpp:175]   --->   Operation 2359 'getelementptr' 'Td4s_addr_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2360 [2/2] (1.23ns)   --->   "%Td4s_load_3 = load i8 %Td4s_addr_3" [aes_dec_hls.cpp:175]   --->   Operation 2360 'load' 'Td4s_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_95 : Operation 2361 [1/1] (0.00ns)   --->   "%rk_addr_40 = getelementptr i32 %rk, i64 0, i64 40" [aes_dec_hls.cpp:175]   --->   Operation 2361 'getelementptr' 'rk_addr_40' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2362 [2/2] (1.23ns)   --->   "%rk_load_40 = load i6 %rk_addr_40" [aes_dec_hls.cpp:175]   --->   Operation 2362 'load' 'rk_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>

State 96 <SV = 95> <Delay = 1.42>
ST_96 : Operation 2363 [1/2] (1.23ns)   --->   "%Td4s_load = load i8 %Td4s_addr" [aes_dec_hls.cpp:175]   --->   Operation 2363 'load' 'Td4s_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_96 : Operation 2364 [1/2] (1.23ns)   --->   "%Td4s_load_1 = load i8 %Td4s_addr_1" [aes_dec_hls.cpp:175]   --->   Operation 2364 'load' 'Td4s_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_96 : Operation 2365 [1/2] (1.23ns)   --->   "%Td4s_load_2 = load i8 %Td4s_addr_2" [aes_dec_hls.cpp:175]   --->   Operation 2365 'load' 'Td4s_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_96 : Operation 2366 [1/2] (1.23ns)   --->   "%Td4s_load_3 = load i8 %Td4s_addr_3" [aes_dec_hls.cpp:175]   --->   Operation 2366 'load' 'Td4s_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_96 : Operation 2367 [1/2] (1.23ns)   --->   "%rk_load_40 = load i6 %rk_addr_40" [aes_dec_hls.cpp:175]   --->   Operation 2367 'load' 'rk_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_96 : Operation 2368 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i32 %rk_load_40" [aes_dec_hls.cpp:175]   --->   Operation 2368 'trunc' 'trunc_ln175' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2369 [1/1] (0.00ns)   --->   "%trunc_ln175_3 = trunc i32 %rk_load_40" [aes_dec_hls.cpp:175]   --->   Operation 2369 'trunc' 'trunc_ln175_3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_116 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %Td4s_load_2, i8 %Td4s_load_3" [aes_dec_hls.cpp:175]   --->   Operation 2370 'bitconcatenate' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2371 [1/1] (0.00ns)   --->   "%trunc_ln175_4 = trunc i32 %rk_load_40" [aes_dec_hls.cpp:175]   --->   Operation 2371 'trunc' 'trunc_ln175_4' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2372 [1/1] (0.18ns)   --->   "%xor_ln153_120 = xor i16 %trunc_ln175_4, i16 %tmp_116" [aes_dec_hls.cpp:153]   --->   Operation 2372 'xor' 'xor_ln153_120' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2373 [1/1] (0.00ns)   --->   "%trunc_ln176_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_120, i32 8, i32 15" [aes_dec_hls.cpp:176]   --->   Operation 2373 'partselect' 'trunc_ln176_2' <Predicate = true> <Delay = 0.00>

State 97 <SV = 96> <Delay = 1.02>
ST_97 : Operation 2374 [1/1] (0.00ns)   --->   "%or_ln175_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %Td4s_load, i8 %Td4s_load_1, i8 %Td4s_load_2, i8 %Td4s_load_3" [aes_dec_hls.cpp:175]   --->   Operation 2374 'bitconcatenate' 'or_ln175_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %Td4s_load_1, i8 %Td4s_load_2, i8 %Td4s_load_3" [aes_dec_hls.cpp:175]   --->   Operation 2375 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2376 [1/1] (0.35ns)   --->   "%s0_5 = xor i32 %rk_load_40, i32 %or_ln175_2" [aes_dec_hls.cpp:175]   --->   Operation 2376 'xor' 's0_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2377 [1/1] (0.35ns)   --->   "%xor_ln153_121 = xor i24 %trunc_ln175_3, i24 %tmp_115" [aes_dec_hls.cpp:153]   --->   Operation 2377 'xor' 'xor_ln153_121' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2378 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_5, i32 24, i32 31" [aes_dec_hls.cpp:176]   --->   Operation 2378 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2379 [1/1] (0.00ns)   --->   "%pt_addr = getelementptr i8 %pt, i64 0, i64 0" [aes_dec_hls.cpp:176]   --->   Operation 2379 'getelementptr' 'pt_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2380 [1/1] (0.67ns)   --->   "%store_ln176 = store i8 %trunc_ln3, i4 %pt_addr" [aes_dec_hls.cpp:176]   --->   Operation 2380 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_97 : Operation 2381 [1/1] (0.00ns)   --->   "%trunc_ln176_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_121, i32 16, i32 23" [aes_dec_hls.cpp:176]   --->   Operation 2381 'partselect' 'trunc_ln176_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2382 [1/1] (0.33ns)   --->   "%xor_ln176 = xor i8 %Td4s_load_3, i8 %trunc_ln175" [aes_dec_hls.cpp:176]   --->   Operation 2382 'xor' 'xor_ln176' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 0.67>
ST_98 : Operation 2383 [1/1] (0.00ns)   --->   "%pt_addr_1 = getelementptr i8 %pt, i64 0, i64 1" [aes_dec_hls.cpp:176]   --->   Operation 2383 'getelementptr' 'pt_addr_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2384 [1/1] (0.67ns)   --->   "%store_ln176 = store i8 %trunc_ln176_1, i4 %pt_addr_1" [aes_dec_hls.cpp:176]   --->   Operation 2384 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 99 <SV = 98> <Delay = 1.23>
ST_99 : Operation 2385 [1/1] (0.00ns)   --->   "%pt_addr_2 = getelementptr i8 %pt, i64 0, i64 2" [aes_dec_hls.cpp:176]   --->   Operation 2385 'getelementptr' 'pt_addr_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2386 [1/1] (0.67ns)   --->   "%store_ln176 = store i8 %trunc_ln176_2, i4 %pt_addr_2" [aes_dec_hls.cpp:176]   --->   Operation 2386 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i8 %lshr_ln10" [aes_dec_hls.cpp:177]   --->   Operation 2387 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2388 [1/1] (0.00ns)   --->   "%Td4s_addr_4 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln177" [aes_dec_hls.cpp:177]   --->   Operation 2388 'getelementptr' 'Td4s_addr_4' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2389 [2/2] (1.23ns)   --->   "%Td4s_load_4 = load i8 %Td4s_addr_4" [aes_dec_hls.cpp:177]   --->   Operation 2389 'load' 'Td4s_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_99 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i8 %trunc_ln177_1" [aes_dec_hls.cpp:177]   --->   Operation 2390 'zext' 'zext_ln177_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2391 [1/1] (0.00ns)   --->   "%Td4s_addr_5 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln177_1" [aes_dec_hls.cpp:177]   --->   Operation 2391 'getelementptr' 'Td4s_addr_5' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2392 [2/2] (1.23ns)   --->   "%Td4s_load_5 = load i8 %Td4s_addr_5" [aes_dec_hls.cpp:177]   --->   Operation 2392 'load' 'Td4s_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_99 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i8 %trunc_ln177_2" [aes_dec_hls.cpp:177]   --->   Operation 2393 'zext' 'zext_ln177_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2394 [1/1] (0.00ns)   --->   "%Td4s_addr_6 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln177_2" [aes_dec_hls.cpp:177]   --->   Operation 2394 'getelementptr' 'Td4s_addr_6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2395 [2/2] (1.23ns)   --->   "%Td4s_load_6 = load i8 %Td4s_addr_6" [aes_dec_hls.cpp:177]   --->   Operation 2395 'load' 'Td4s_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_99 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln177_3 = zext i8 %xor_ln153_115" [aes_dec_hls.cpp:177]   --->   Operation 2396 'zext' 'zext_ln177_3' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2397 [1/1] (0.00ns)   --->   "%Td4s_addr_7 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln177_3" [aes_dec_hls.cpp:177]   --->   Operation 2397 'getelementptr' 'Td4s_addr_7' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2398 [2/2] (1.23ns)   --->   "%Td4s_load_7 = load i8 %Td4s_addr_7" [aes_dec_hls.cpp:177]   --->   Operation 2398 'load' 'Td4s_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_99 : Operation 2399 [1/1] (0.00ns)   --->   "%rk_addr_41 = getelementptr i32 %rk, i64 0, i64 41" [aes_dec_hls.cpp:177]   --->   Operation 2399 'getelementptr' 'rk_addr_41' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2400 [2/2] (1.23ns)   --->   "%rk_load_41 = load i6 %rk_addr_41" [aes_dec_hls.cpp:177]   --->   Operation 2400 'load' 'rk_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>

State 100 <SV = 99> <Delay = 1.42>
ST_100 : Operation 2401 [1/1] (0.00ns)   --->   "%pt_addr_3 = getelementptr i8 %pt, i64 0, i64 3" [aes_dec_hls.cpp:176]   --->   Operation 2401 'getelementptr' 'pt_addr_3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2402 [1/1] (0.67ns)   --->   "%store_ln176 = store i8 %xor_ln176, i4 %pt_addr_3" [aes_dec_hls.cpp:176]   --->   Operation 2402 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 2403 [1/2] (1.23ns)   --->   "%Td4s_load_4 = load i8 %Td4s_addr_4" [aes_dec_hls.cpp:177]   --->   Operation 2403 'load' 'Td4s_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_100 : Operation 2404 [1/2] (1.23ns)   --->   "%Td4s_load_5 = load i8 %Td4s_addr_5" [aes_dec_hls.cpp:177]   --->   Operation 2404 'load' 'Td4s_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_100 : Operation 2405 [1/2] (1.23ns)   --->   "%Td4s_load_6 = load i8 %Td4s_addr_6" [aes_dec_hls.cpp:177]   --->   Operation 2405 'load' 'Td4s_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_100 : Operation 2406 [1/2] (1.23ns)   --->   "%Td4s_load_7 = load i8 %Td4s_addr_7" [aes_dec_hls.cpp:177]   --->   Operation 2406 'load' 'Td4s_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_100 : Operation 2407 [1/2] (1.23ns)   --->   "%rk_load_41 = load i6 %rk_addr_41" [aes_dec_hls.cpp:177]   --->   Operation 2407 'load' 'rk_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_100 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i32 %rk_load_41" [aes_dec_hls.cpp:177]   --->   Operation 2408 'trunc' 'trunc_ln177' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2409 [1/1] (0.00ns)   --->   "%trunc_ln177_3 = trunc i32 %rk_load_41" [aes_dec_hls.cpp:177]   --->   Operation 2409 'trunc' 'trunc_ln177_3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2410 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %Td4s_load_6, i8 %Td4s_load_7" [aes_dec_hls.cpp:177]   --->   Operation 2410 'bitconcatenate' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2411 [1/1] (0.00ns)   --->   "%trunc_ln177_4 = trunc i32 %rk_load_41" [aes_dec_hls.cpp:177]   --->   Operation 2411 'trunc' 'trunc_ln177_4' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2412 [1/1] (0.18ns)   --->   "%xor_ln153_122 = xor i16 %trunc_ln177_4, i16 %tmp_118" [aes_dec_hls.cpp:153]   --->   Operation 2412 'xor' 'xor_ln153_122' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2413 [1/1] (0.00ns)   --->   "%trunc_ln178_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_122, i32 8, i32 15" [aes_dec_hls.cpp:178]   --->   Operation 2413 'partselect' 'trunc_ln178_2' <Predicate = true> <Delay = 0.00>

State 101 <SV = 100> <Delay = 1.02>
ST_101 : Operation 2414 [1/1] (0.00ns)   --->   "%or_ln177_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %Td4s_load_4, i8 %Td4s_load_5, i8 %Td4s_load_6, i8 %Td4s_load_7" [aes_dec_hls.cpp:177]   --->   Operation 2414 'bitconcatenate' 'or_ln177_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %Td4s_load_5, i8 %Td4s_load_6, i8 %Td4s_load_7" [aes_dec_hls.cpp:177]   --->   Operation 2415 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2416 [1/1] (0.35ns)   --->   "%s1_5 = xor i32 %rk_load_41, i32 %or_ln177_2" [aes_dec_hls.cpp:177]   --->   Operation 2416 'xor' 's1_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2417 [1/1] (0.35ns)   --->   "%xor_ln153_123 = xor i24 %trunc_ln177_3, i24 %tmp_117" [aes_dec_hls.cpp:153]   --->   Operation 2417 'xor' 'xor_ln153_123' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2418 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_5, i32 24, i32 31" [aes_dec_hls.cpp:178]   --->   Operation 2418 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2419 [1/1] (0.00ns)   --->   "%pt_addr_4 = getelementptr i8 %pt, i64 0, i64 4" [aes_dec_hls.cpp:178]   --->   Operation 2419 'getelementptr' 'pt_addr_4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2420 [1/1] (0.67ns)   --->   "%store_ln178 = store i8 %trunc_ln10, i4 %pt_addr_4" [aes_dec_hls.cpp:178]   --->   Operation 2420 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 2421 [1/1] (0.00ns)   --->   "%trunc_ln178_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_123, i32 16, i32 23" [aes_dec_hls.cpp:178]   --->   Operation 2421 'partselect' 'trunc_ln178_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2422 [1/1] (0.33ns)   --->   "%xor_ln178 = xor i8 %Td4s_load_7, i8 %trunc_ln177" [aes_dec_hls.cpp:178]   --->   Operation 2422 'xor' 'xor_ln178' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 0.67>
ST_102 : Operation 2423 [1/1] (0.00ns)   --->   "%pt_addr_5 = getelementptr i8 %pt, i64 0, i64 5" [aes_dec_hls.cpp:178]   --->   Operation 2423 'getelementptr' 'pt_addr_5' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2424 [1/1] (0.67ns)   --->   "%store_ln178 = store i8 %trunc_ln178_1, i4 %pt_addr_5" [aes_dec_hls.cpp:178]   --->   Operation 2424 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 103 <SV = 102> <Delay = 1.23>
ST_103 : Operation 2425 [1/1] (0.00ns)   --->   "%pt_addr_6 = getelementptr i8 %pt, i64 0, i64 6" [aes_dec_hls.cpp:178]   --->   Operation 2425 'getelementptr' 'pt_addr_6' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2426 [1/1] (0.67ns)   --->   "%store_ln178 = store i8 %trunc_ln178_2, i4 %pt_addr_6" [aes_dec_hls.cpp:178]   --->   Operation 2426 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i8 %lshr_ln11" [aes_dec_hls.cpp:179]   --->   Operation 2427 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2428 [1/1] (0.00ns)   --->   "%Td4s_addr_8 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln179" [aes_dec_hls.cpp:179]   --->   Operation 2428 'getelementptr' 'Td4s_addr_8' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2429 [2/2] (1.23ns)   --->   "%Td4s_load_8 = load i8 %Td4s_addr_8" [aes_dec_hls.cpp:179]   --->   Operation 2429 'load' 'Td4s_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_103 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i8 %trunc_ln179_1" [aes_dec_hls.cpp:179]   --->   Operation 2430 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2431 [1/1] (0.00ns)   --->   "%Td4s_addr_9 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln179_1" [aes_dec_hls.cpp:179]   --->   Operation 2431 'getelementptr' 'Td4s_addr_9' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2432 [2/2] (1.23ns)   --->   "%Td4s_load_9 = load i8 %Td4s_addr_9" [aes_dec_hls.cpp:179]   --->   Operation 2432 'load' 'Td4s_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_103 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i8 %trunc_ln179_2" [aes_dec_hls.cpp:179]   --->   Operation 2433 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2434 [1/1] (0.00ns)   --->   "%Td4s_addr_10 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln179_2" [aes_dec_hls.cpp:179]   --->   Operation 2434 'getelementptr' 'Td4s_addr_10' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2435 [2/2] (1.23ns)   --->   "%Td4s_load_10 = load i8 %Td4s_addr_10" [aes_dec_hls.cpp:179]   --->   Operation 2435 'load' 'Td4s_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_103 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i8 %xor_ln153_117" [aes_dec_hls.cpp:179]   --->   Operation 2436 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2437 [1/1] (0.00ns)   --->   "%Td4s_addr_11 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln179_3" [aes_dec_hls.cpp:179]   --->   Operation 2437 'getelementptr' 'Td4s_addr_11' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2438 [2/2] (1.23ns)   --->   "%Td4s_load_11 = load i8 %Td4s_addr_11" [aes_dec_hls.cpp:179]   --->   Operation 2438 'load' 'Td4s_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_103 : Operation 2439 [1/1] (0.00ns)   --->   "%rk_addr_42 = getelementptr i32 %rk, i64 0, i64 42" [aes_dec_hls.cpp:179]   --->   Operation 2439 'getelementptr' 'rk_addr_42' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2440 [2/2] (1.23ns)   --->   "%rk_load_42 = load i6 %rk_addr_42" [aes_dec_hls.cpp:179]   --->   Operation 2440 'load' 'rk_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>

State 104 <SV = 103> <Delay = 1.42>
ST_104 : Operation 2441 [1/1] (0.00ns)   --->   "%pt_addr_7 = getelementptr i8 %pt, i64 0, i64 7" [aes_dec_hls.cpp:178]   --->   Operation 2441 'getelementptr' 'pt_addr_7' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2442 [1/1] (0.67ns)   --->   "%store_ln178 = store i8 %xor_ln178, i4 %pt_addr_7" [aes_dec_hls.cpp:178]   --->   Operation 2442 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 2443 [1/2] (1.23ns)   --->   "%Td4s_load_8 = load i8 %Td4s_addr_8" [aes_dec_hls.cpp:179]   --->   Operation 2443 'load' 'Td4s_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_104 : Operation 2444 [1/2] (1.23ns)   --->   "%Td4s_load_9 = load i8 %Td4s_addr_9" [aes_dec_hls.cpp:179]   --->   Operation 2444 'load' 'Td4s_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_104 : Operation 2445 [1/2] (1.23ns)   --->   "%Td4s_load_10 = load i8 %Td4s_addr_10" [aes_dec_hls.cpp:179]   --->   Operation 2445 'load' 'Td4s_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_104 : Operation 2446 [1/2] (1.23ns)   --->   "%Td4s_load_11 = load i8 %Td4s_addr_11" [aes_dec_hls.cpp:179]   --->   Operation 2446 'load' 'Td4s_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_104 : Operation 2447 [1/2] (1.23ns)   --->   "%rk_load_42 = load i6 %rk_addr_42" [aes_dec_hls.cpp:179]   --->   Operation 2447 'load' 'rk_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_104 : Operation 2448 [1/1] (0.00ns)   --->   "%trunc_ln179 = trunc i32 %rk_load_42" [aes_dec_hls.cpp:179]   --->   Operation 2448 'trunc' 'trunc_ln179' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2449 [1/1] (0.00ns)   --->   "%trunc_ln179_3 = trunc i32 %rk_load_42" [aes_dec_hls.cpp:179]   --->   Operation 2449 'trunc' 'trunc_ln179_3' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2450 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %Td4s_load_10, i8 %Td4s_load_11" [aes_dec_hls.cpp:179]   --->   Operation 2450 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2451 [1/1] (0.00ns)   --->   "%trunc_ln179_4 = trunc i32 %rk_load_42" [aes_dec_hls.cpp:179]   --->   Operation 2451 'trunc' 'trunc_ln179_4' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2452 [1/1] (0.18ns)   --->   "%xor_ln153_124 = xor i16 %trunc_ln179_4, i16 %tmp_120" [aes_dec_hls.cpp:153]   --->   Operation 2452 'xor' 'xor_ln153_124' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2453 [1/1] (0.00ns)   --->   "%trunc_ln180_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_124, i32 8, i32 15" [aes_dec_hls.cpp:180]   --->   Operation 2453 'partselect' 'trunc_ln180_2' <Predicate = true> <Delay = 0.00>

State 105 <SV = 104> <Delay = 1.02>
ST_105 : Operation 2454 [1/1] (0.00ns)   --->   "%or_ln179_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %Td4s_load_8, i8 %Td4s_load_9, i8 %Td4s_load_10, i8 %Td4s_load_11" [aes_dec_hls.cpp:179]   --->   Operation 2454 'bitconcatenate' 'or_ln179_2' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %Td4s_load_9, i8 %Td4s_load_10, i8 %Td4s_load_11" [aes_dec_hls.cpp:179]   --->   Operation 2455 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2456 [1/1] (0.35ns)   --->   "%s2_5 = xor i32 %rk_load_42, i32 %or_ln179_2" [aes_dec_hls.cpp:179]   --->   Operation 2456 'xor' 's2_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2457 [1/1] (0.35ns)   --->   "%xor_ln153_125 = xor i24 %trunc_ln179_3, i24 %tmp_119" [aes_dec_hls.cpp:153]   --->   Operation 2457 'xor' 'xor_ln153_125' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2458 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_5, i32 24, i32 31" [aes_dec_hls.cpp:180]   --->   Operation 2458 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2459 [1/1] (0.00ns)   --->   "%pt_addr_8 = getelementptr i8 %pt, i64 0, i64 8" [aes_dec_hls.cpp:180]   --->   Operation 2459 'getelementptr' 'pt_addr_8' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2460 [1/1] (0.67ns)   --->   "%store_ln180 = store i8 %trunc_ln11, i4 %pt_addr_8" [aes_dec_hls.cpp:180]   --->   Operation 2460 'store' 'store_ln180' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 2461 [1/1] (0.00ns)   --->   "%trunc_ln180_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_125, i32 16, i32 23" [aes_dec_hls.cpp:180]   --->   Operation 2461 'partselect' 'trunc_ln180_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2462 [1/1] (0.33ns)   --->   "%xor_ln180 = xor i8 %Td4s_load_11, i8 %trunc_ln179" [aes_dec_hls.cpp:180]   --->   Operation 2462 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 0.67>
ST_106 : Operation 2463 [1/1] (0.00ns)   --->   "%pt_addr_9 = getelementptr i8 %pt, i64 0, i64 9" [aes_dec_hls.cpp:180]   --->   Operation 2463 'getelementptr' 'pt_addr_9' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2464 [1/1] (0.67ns)   --->   "%store_ln180 = store i8 %trunc_ln180_1, i4 %pt_addr_9" [aes_dec_hls.cpp:180]   --->   Operation 2464 'store' 'store_ln180' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 107 <SV = 106> <Delay = 1.23>
ST_107 : Operation 2465 [1/1] (0.00ns)   --->   "%pt_addr_10 = getelementptr i8 %pt, i64 0, i64 10" [aes_dec_hls.cpp:180]   --->   Operation 2465 'getelementptr' 'pt_addr_10' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2466 [1/1] (0.67ns)   --->   "%store_ln180 = store i8 %trunc_ln180_2, i4 %pt_addr_10" [aes_dec_hls.cpp:180]   --->   Operation 2466 'store' 'store_ln180' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i8 %lshr_ln12" [aes_dec_hls.cpp:181]   --->   Operation 2467 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2468 [1/1] (0.00ns)   --->   "%Td4s_addr_12 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln181" [aes_dec_hls.cpp:181]   --->   Operation 2468 'getelementptr' 'Td4s_addr_12' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2469 [2/2] (1.23ns)   --->   "%Td4s_load_12 = load i8 %Td4s_addr_12" [aes_dec_hls.cpp:181]   --->   Operation 2469 'load' 'Td4s_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_107 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i8 %trunc_ln181_1" [aes_dec_hls.cpp:181]   --->   Operation 2470 'zext' 'zext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2471 [1/1] (0.00ns)   --->   "%Td4s_addr_13 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln181_1" [aes_dec_hls.cpp:181]   --->   Operation 2471 'getelementptr' 'Td4s_addr_13' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2472 [2/2] (1.23ns)   --->   "%Td4s_load_13 = load i8 %Td4s_addr_13" [aes_dec_hls.cpp:181]   --->   Operation 2472 'load' 'Td4s_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_107 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln181_2 = zext i8 %trunc_ln181_2" [aes_dec_hls.cpp:181]   --->   Operation 2473 'zext' 'zext_ln181_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2474 [1/1] (0.00ns)   --->   "%Td4s_addr_14 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln181_2" [aes_dec_hls.cpp:181]   --->   Operation 2474 'getelementptr' 'Td4s_addr_14' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2475 [2/2] (1.23ns)   --->   "%Td4s_load_14 = load i8 %Td4s_addr_14" [aes_dec_hls.cpp:181]   --->   Operation 2475 'load' 'Td4s_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_107 : Operation 2476 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i8 %xor_ln153_108" [aes_dec_hls.cpp:181]   --->   Operation 2476 'zext' 'zext_ln181_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2477 [1/1] (0.00ns)   --->   "%Td4s_addr_15 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln181_3" [aes_dec_hls.cpp:181]   --->   Operation 2477 'getelementptr' 'Td4s_addr_15' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2478 [2/2] (1.23ns)   --->   "%Td4s_load_15 = load i8 %Td4s_addr_15" [aes_dec_hls.cpp:181]   --->   Operation 2478 'load' 'Td4s_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_107 : Operation 2479 [1/1] (0.00ns)   --->   "%rk_addr_43 = getelementptr i32 %rk, i64 0, i64 43" [aes_dec_hls.cpp:181]   --->   Operation 2479 'getelementptr' 'rk_addr_43' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2480 [2/2] (1.23ns)   --->   "%rk_load_43 = load i6 %rk_addr_43" [aes_dec_hls.cpp:181]   --->   Operation 2480 'load' 'rk_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>

State 108 <SV = 107> <Delay = 1.42>
ST_108 : Operation 2481 [1/1] (0.00ns)   --->   "%pt_addr_11 = getelementptr i8 %pt, i64 0, i64 11" [aes_dec_hls.cpp:180]   --->   Operation 2481 'getelementptr' 'pt_addr_11' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2482 [1/1] (0.67ns)   --->   "%store_ln180 = store i8 %xor_ln180, i4 %pt_addr_11" [aes_dec_hls.cpp:180]   --->   Operation 2482 'store' 'store_ln180' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_108 : Operation 2483 [1/2] (1.23ns)   --->   "%Td4s_load_12 = load i8 %Td4s_addr_12" [aes_dec_hls.cpp:181]   --->   Operation 2483 'load' 'Td4s_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_108 : Operation 2484 [1/2] (1.23ns)   --->   "%Td4s_load_13 = load i8 %Td4s_addr_13" [aes_dec_hls.cpp:181]   --->   Operation 2484 'load' 'Td4s_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_108 : Operation 2485 [1/2] (1.23ns)   --->   "%Td4s_load_14 = load i8 %Td4s_addr_14" [aes_dec_hls.cpp:181]   --->   Operation 2485 'load' 'Td4s_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_108 : Operation 2486 [1/2] (1.23ns)   --->   "%Td4s_load_15 = load i8 %Td4s_addr_15" [aes_dec_hls.cpp:181]   --->   Operation 2486 'load' 'Td4s_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_108 : Operation 2487 [1/2] (1.23ns)   --->   "%rk_load_43 = load i6 %rk_addr_43" [aes_dec_hls.cpp:181]   --->   Operation 2487 'load' 'rk_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 44> <RAM>
ST_108 : Operation 2488 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i32 %rk_load_43" [aes_dec_hls.cpp:181]   --->   Operation 2488 'trunc' 'trunc_ln181' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2489 [1/1] (0.00ns)   --->   "%trunc_ln181_3 = trunc i32 %rk_load_43" [aes_dec_hls.cpp:181]   --->   Operation 2489 'trunc' 'trunc_ln181_3' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2490 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %Td4s_load_14, i8 %Td4s_load_15" [aes_dec_hls.cpp:181]   --->   Operation 2490 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2491 [1/1] (0.00ns)   --->   "%trunc_ln181_4 = trunc i32 %rk_load_43" [aes_dec_hls.cpp:181]   --->   Operation 2491 'trunc' 'trunc_ln181_4' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2492 [1/1] (0.18ns)   --->   "%xor_ln153_126 = xor i16 %trunc_ln181_4, i16 %tmp_122" [aes_dec_hls.cpp:153]   --->   Operation 2492 'xor' 'xor_ln153_126' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2493 [1/1] (0.00ns)   --->   "%trunc_ln182_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_126, i32 8, i32 15" [aes_dec_hls.cpp:182]   --->   Operation 2493 'partselect' 'trunc_ln182_2' <Predicate = true> <Delay = 0.00>

State 109 <SV = 108> <Delay = 1.02>
ST_109 : Operation 2494 [1/1] (0.00ns)   --->   "%or_ln181_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %Td4s_load_12, i8 %Td4s_load_13, i8 %Td4s_load_14, i8 %Td4s_load_15" [aes_dec_hls.cpp:181]   --->   Operation 2494 'bitconcatenate' 'or_ln181_2' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2495 [1/1] (0.00ns)   --->   "%tmp_121 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %Td4s_load_13, i8 %Td4s_load_14, i8 %Td4s_load_15" [aes_dec_hls.cpp:181]   --->   Operation 2495 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2496 [1/1] (0.35ns)   --->   "%s3_5 = xor i32 %rk_load_43, i32 %or_ln181_2" [aes_dec_hls.cpp:181]   --->   Operation 2496 'xor' 's3_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2497 [1/1] (0.35ns)   --->   "%xor_ln153_127 = xor i24 %trunc_ln181_3, i24 %tmp_121" [aes_dec_hls.cpp:153]   --->   Operation 2497 'xor' 'xor_ln153_127' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_5, i32 24, i32 31" [aes_dec_hls.cpp:182]   --->   Operation 2498 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2499 [1/1] (0.00ns)   --->   "%pt_addr_12 = getelementptr i8 %pt, i64 0, i64 12" [aes_dec_hls.cpp:182]   --->   Operation 2499 'getelementptr' 'pt_addr_12' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2500 [1/1] (0.67ns)   --->   "%store_ln182 = store i8 %trunc_ln12, i4 %pt_addr_12" [aes_dec_hls.cpp:182]   --->   Operation 2500 'store' 'store_ln182' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_109 : Operation 2501 [1/1] (0.00ns)   --->   "%trunc_ln182_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_127, i32 16, i32 23" [aes_dec_hls.cpp:182]   --->   Operation 2501 'partselect' 'trunc_ln182_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2502 [1/1] (0.33ns)   --->   "%xor_ln182 = xor i8 %Td4s_load_15, i8 %trunc_ln181" [aes_dec_hls.cpp:182]   --->   Operation 2502 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 0.67>
ST_110 : Operation 2503 [1/1] (0.00ns)   --->   "%pt_addr_13 = getelementptr i8 %pt, i64 0, i64 13" [aes_dec_hls.cpp:182]   --->   Operation 2503 'getelementptr' 'pt_addr_13' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2504 [1/1] (0.67ns)   --->   "%store_ln182 = store i8 %trunc_ln182_1, i4 %pt_addr_13" [aes_dec_hls.cpp:182]   --->   Operation 2504 'store' 'store_ln182' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 111 <SV = 110> <Delay = 0.67>
ST_111 : Operation 2505 [1/1] (0.00ns)   --->   "%pt_addr_14 = getelementptr i8 %pt, i64 0, i64 14" [aes_dec_hls.cpp:182]   --->   Operation 2505 'getelementptr' 'pt_addr_14' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2506 [1/1] (0.67ns)   --->   "%store_ln182 = store i8 %trunc_ln182_2, i4 %pt_addr_14" [aes_dec_hls.cpp:182]   --->   Operation 2506 'store' 'store_ln182' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 112 <SV = 111> <Delay = 0.67>
ST_112 : Operation 2507 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 2507 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2508 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rk, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 2508 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2509 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %rk, i32 666, i32 17, i32 1"   --->   Operation 2509 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2510 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rk, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 2510 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2511 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rk"   --->   Operation 2511 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2512 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ct, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 2512 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2513 [1/1] (0.00ns)   --->   "%empty_15 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %ct, i32 666, i32 17, i32 1"   --->   Operation 2513 'specmemcore' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2514 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ct, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 2514 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2515 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ct"   --->   Operation 2515 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2516 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 2516 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2517 [1/1] (0.00ns)   --->   "%empty_16 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %pt, i32 666, i32 17, i32 1"   --->   Operation 2517 'specmemcore' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2518 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 2518 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2519 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pt"   --->   Operation 2519 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2520 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 2520 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2521 [1/1] (0.00ns)   --->   "%pt_addr_15 = getelementptr i8 %pt, i64 0, i64 15" [aes_dec_hls.cpp:182]   --->   Operation 2521 'getelementptr' 'pt_addr_15' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2522 [1/1] (0.67ns)   --->   "%store_ln182 = store i8 %xor_ln182, i4 %pt_addr_15" [aes_dec_hls.cpp:182]   --->   Operation 2522 'store' 'store_ln182' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_112 : Operation 2523 [1/1] (0.00ns)   --->   "%ret_ln183 = ret" [aes_dec_hls.cpp:183]   --->   Operation 2523 'ret' 'ret_ln183' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.54ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('ct_addr_1', aes_dec_hls.cpp:156) [24]  (0 ns)
	'load' operation ('ct_load_1', aes_dec_hls.cpp:156) on array 'ct' [25]  (0.677 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation ('ct_load_1', aes_dec_hls.cpp:156) on array 'ct' [25]  (0.677 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'load' operation ('ct_load_2', aes_dec_hls.cpp:156) on array 'ct' [27]  (0.677 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'load' operation ('ct_load_3', aes_dec_hls.cpp:156) on array 'ct' [29]  (0.677 ns)

 <State 5>: 0.677ns
The critical path consists of the following:
	'load' operation ('ct_load_5', aes_dec_hls.cpp:157) on array 'ct' [45]  (0.677 ns)

 <State 6>: 0.677ns
The critical path consists of the following:
	'load' operation ('ct_load_6', aes_dec_hls.cpp:157) on array 'ct' [47]  (0.677 ns)

 <State 7>: 0.677ns
The critical path consists of the following:
	'load' operation ('ct_load_7', aes_dec_hls.cpp:157) on array 'ct' [49]  (0.677 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('rk_addr', aes_dec_hls.cpp:156) [31]  (0 ns)
	'load' operation ('rk_load', aes_dec_hls.cpp:156) on array 'rk' [32]  (1.24 ns)

 <State 9>: 1.42ns
The critical path consists of the following:
	'load' operation ('rk_load', aes_dec_hls.cpp:156) on array 'rk' [32]  (1.24 ns)
	'xor' operation ('xor_ln153_1', aes_dec_hls.cpp:153) [40]  (0.187 ns)

 <State 10>: 1.42ns
The critical path consists of the following:
	'load' operation ('rk_load_1', aes_dec_hls.cpp:157) on array 'rk' [52]  (1.24 ns)
	'xor' operation ('xor_ln153_3', aes_dec_hls.cpp:153) [59]  (0.187 ns)

 <State 11>: 1.42ns
The critical path consists of the following:
	'load' operation ('rk_load_2', aes_dec_hls.cpp:158) on array 'rk' [72]  (1.24 ns)
	'xor' operation ('xor_ln153_8', aes_dec_hls.cpp:153) [81]  (0.187 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'load' operation ('rk_load_3', aes_dec_hls.cpp:159) on array 'rk' [92]  (1.24 ns)

 <State 13>: 1.03ns
The critical path consists of the following:
	'load' operation ('ct_load_15', aes_dec_hls.cpp:159) on array 'ct' [89]  (0.677 ns)
	'xor' operation ('xor_ln153_11', aes_dec_hls.cpp:153) [101]  (0.351 ns)

 <State 14>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td0_addr_1', aes_dec_hls.cpp:162) [108]  (0 ns)
	'load' operation ('Td0_load_1', aes_dec_hls.cpp:162) on array 'Td0' [109]  (1.24 ns)

 <State 15>: 1.24ns
The critical path consists of the following:
	'load' operation ('Td0_load_1', aes_dec_hls.cpp:162) on array 'Td0' [109]  (1.24 ns)

 <State 16>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp', aes_dec_hls.cpp:162) to 'rotr' [110]  (1.46 ns)

 <State 17>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_3', aes_dec_hls.cpp:162) to 'rotr' [161]  (1.46 ns)

 <State 18>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_6', aes_dec_hls.cpp:162) to 'rotr' [212]  (1.46 ns)

 <State 19>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_9', aes_dec_hls.cpp:162) to 'rotr' [263]  (1.46 ns)

 <State 20>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_8', aes_dec_hls.cpp:162) on array 'Td0' [207]  (1.24 ns)
	'xor' operation ('xor_ln162_32', aes_dec_hls.cpp:162) [245]  (0 ns)
	'xor' operation ('xor_ln153_20', aes_dec_hls.cpp:153) [254]  (0.187 ns)

 <State 21>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_12', aes_dec_hls.cpp:162) on array 'Td0' [258]  (1.24 ns)
	'xor' operation ('xor_ln162_47', aes_dec_hls.cpp:162) [298]  (0 ns)
	'xor' operation ('xor_ln153_22', aes_dec_hls.cpp:153) [304]  (0.187 ns)

 <State 22>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln162_39', aes_dec_hls.cpp:162) [281]  (0 ns)
	'xor' operation ('t3', aes_dec_hls.cpp:162) [302]  (0.351 ns)

 <State 23>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td0_addr_17', aes_dec_hls.cpp:163) [312]  (0 ns)
	'load' operation ('Td0_load_17', aes_dec_hls.cpp:163) on array 'Td0' [313]  (1.24 ns)

 <State 24>: 1.24ns
The critical path consists of the following:
	'load' operation ('Td0_load_17', aes_dec_hls.cpp:163) on array 'Td0' [313]  (1.24 ns)

 <State 25>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_11', aes_dec_hls.cpp:163) to 'rotr' [314]  (1.46 ns)

 <State 26>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_14', aes_dec_hls.cpp:163) to 'rotr' [365]  (1.46 ns)

 <State 27>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_17', aes_dec_hls.cpp:163) to 'rotr' [416]  (1.46 ns)

 <State 28>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_20', aes_dec_hls.cpp:163) to 'rotr' [467]  (1.46 ns)

 <State 29>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_24', aes_dec_hls.cpp:163) on array 'Td0' [411]  (1.24 ns)
	'xor' operation ('xor_ln163_32', aes_dec_hls.cpp:163) [449]  (0 ns)
	'xor' operation ('xor_ln153_32', aes_dec_hls.cpp:153) [458]  (0.187 ns)

 <State 30>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_28', aes_dec_hls.cpp:163) on array 'Td0' [462]  (1.24 ns)
	'xor' operation ('xor_ln163_47', aes_dec_hls.cpp:163) [502]  (0 ns)
	'xor' operation ('xor_ln153_34', aes_dec_hls.cpp:153) [508]  (0.187 ns)

 <State 31>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln163_39', aes_dec_hls.cpp:163) [485]  (0 ns)
	'xor' operation ('s3', aes_dec_hls.cpp:163) [506]  (0.351 ns)

 <State 32>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td0_addr_33', aes_dec_hls.cpp:164) [516]  (0 ns)
	'load' operation ('Td0_load_33', aes_dec_hls.cpp:164) on array 'Td0' [517]  (1.24 ns)

 <State 33>: 1.24ns
The critical path consists of the following:
	'load' operation ('Td0_load_33', aes_dec_hls.cpp:164) on array 'Td0' [517]  (1.24 ns)

 <State 34>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_23', aes_dec_hls.cpp:164) to 'rotr' [518]  (1.46 ns)

 <State 35>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_26', aes_dec_hls.cpp:164) to 'rotr' [569]  (1.46 ns)

 <State 36>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_29', aes_dec_hls.cpp:164) to 'rotr' [620]  (1.46 ns)

 <State 37>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_32', aes_dec_hls.cpp:164) to 'rotr' [671]  (1.46 ns)

 <State 38>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_40', aes_dec_hls.cpp:164) on array 'Td0' [615]  (1.24 ns)
	'xor' operation ('xor_ln164_32', aes_dec_hls.cpp:164) [653]  (0 ns)
	'xor' operation ('xor_ln153_44', aes_dec_hls.cpp:153) [662]  (0.187 ns)

 <State 39>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_44', aes_dec_hls.cpp:164) on array 'Td0' [666]  (1.24 ns)
	'xor' operation ('xor_ln164_47', aes_dec_hls.cpp:164) [706]  (0 ns)
	'xor' operation ('xor_ln153_46', aes_dec_hls.cpp:153) [712]  (0.187 ns)

 <State 40>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln164_39', aes_dec_hls.cpp:164) [689]  (0 ns)
	'xor' operation ('t3', aes_dec_hls.cpp:164) [710]  (0.351 ns)

 <State 41>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td0_addr_49', aes_dec_hls.cpp:165) [720]  (0 ns)
	'load' operation ('Td0_load_49', aes_dec_hls.cpp:165) on array 'Td0' [721]  (1.24 ns)

 <State 42>: 1.24ns
The critical path consists of the following:
	'load' operation ('Td0_load_49', aes_dec_hls.cpp:165) on array 'Td0' [721]  (1.24 ns)

 <State 43>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_35', aes_dec_hls.cpp:165) to 'rotr' [722]  (1.46 ns)

 <State 44>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_38', aes_dec_hls.cpp:165) to 'rotr' [773]  (1.46 ns)

 <State 45>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_41', aes_dec_hls.cpp:165) to 'rotr' [824]  (1.46 ns)

 <State 46>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_44', aes_dec_hls.cpp:165) to 'rotr' [875]  (1.46 ns)

 <State 47>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_56', aes_dec_hls.cpp:165) on array 'Td0' [819]  (1.24 ns)
	'xor' operation ('xor_ln165_32', aes_dec_hls.cpp:165) [857]  (0 ns)
	'xor' operation ('xor_ln153_56', aes_dec_hls.cpp:153) [866]  (0.187 ns)

 <State 48>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_60', aes_dec_hls.cpp:165) on array 'Td0' [870]  (1.24 ns)
	'xor' operation ('xor_ln165_47', aes_dec_hls.cpp:165) [910]  (0 ns)
	'xor' operation ('xor_ln153_58', aes_dec_hls.cpp:153) [916]  (0.187 ns)

 <State 49>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln165_39', aes_dec_hls.cpp:165) [893]  (0 ns)
	'xor' operation ('s3', aes_dec_hls.cpp:165) [914]  (0.351 ns)

 <State 50>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td0_addr_65', aes_dec_hls.cpp:166) [924]  (0 ns)
	'load' operation ('Td0_load_65', aes_dec_hls.cpp:166) on array 'Td0' [925]  (1.24 ns)

 <State 51>: 1.24ns
The critical path consists of the following:
	'load' operation ('Td0_load_65', aes_dec_hls.cpp:166) on array 'Td0' [925]  (1.24 ns)

 <State 52>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_47', aes_dec_hls.cpp:166) to 'rotr' [926]  (1.46 ns)

 <State 53>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_50', aes_dec_hls.cpp:166) to 'rotr' [977]  (1.46 ns)

 <State 54>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_53', aes_dec_hls.cpp:166) to 'rotr' [1028]  (1.46 ns)

 <State 55>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_56', aes_dec_hls.cpp:166) to 'rotr' [1079]  (1.46 ns)

 <State 56>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_72', aes_dec_hls.cpp:166) on array 'Td0' [1023]  (1.24 ns)
	'xor' operation ('xor_ln166_32', aes_dec_hls.cpp:166) [1061]  (0 ns)
	'xor' operation ('xor_ln153_68', aes_dec_hls.cpp:153) [1070]  (0.187 ns)

 <State 57>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_76', aes_dec_hls.cpp:166) on array 'Td0' [1074]  (1.24 ns)
	'xor' operation ('xor_ln166_47', aes_dec_hls.cpp:166) [1114]  (0 ns)
	'xor' operation ('xor_ln153_70', aes_dec_hls.cpp:153) [1120]  (0.187 ns)

 <State 58>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln166_39', aes_dec_hls.cpp:166) [1097]  (0 ns)
	'xor' operation ('t3', aes_dec_hls.cpp:166) [1118]  (0.351 ns)

 <State 59>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td0_addr_81', aes_dec_hls.cpp:167) [1128]  (0 ns)
	'load' operation ('Td0_load_81', aes_dec_hls.cpp:167) on array 'Td0' [1129]  (1.24 ns)

 <State 60>: 1.24ns
The critical path consists of the following:
	'load' operation ('Td0_load_81', aes_dec_hls.cpp:167) on array 'Td0' [1129]  (1.24 ns)

 <State 61>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_59', aes_dec_hls.cpp:167) to 'rotr' [1130]  (1.46 ns)

 <State 62>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_62', aes_dec_hls.cpp:167) to 'rotr' [1181]  (1.46 ns)

 <State 63>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_65', aes_dec_hls.cpp:167) to 'rotr' [1232]  (1.46 ns)

 <State 64>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_68', aes_dec_hls.cpp:167) to 'rotr' [1283]  (1.46 ns)

 <State 65>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_88', aes_dec_hls.cpp:167) on array 'Td0' [1227]  (1.24 ns)
	'xor' operation ('xor_ln167_32', aes_dec_hls.cpp:167) [1265]  (0 ns)
	'xor' operation ('xor_ln153_80', aes_dec_hls.cpp:153) [1274]  (0.187 ns)

 <State 66>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_92', aes_dec_hls.cpp:167) on array 'Td0' [1278]  (1.24 ns)
	'xor' operation ('xor_ln167_47', aes_dec_hls.cpp:167) [1318]  (0 ns)
	'xor' operation ('xor_ln153_82', aes_dec_hls.cpp:153) [1324]  (0.187 ns)

 <State 67>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln167_39', aes_dec_hls.cpp:167) [1301]  (0 ns)
	'xor' operation ('s3', aes_dec_hls.cpp:167) [1322]  (0.351 ns)

 <State 68>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td0_addr_97', aes_dec_hls.cpp:168) [1332]  (0 ns)
	'load' operation ('Td0_load_97', aes_dec_hls.cpp:168) on array 'Td0' [1333]  (1.24 ns)

 <State 69>: 1.24ns
The critical path consists of the following:
	'load' operation ('Td0_load_97', aes_dec_hls.cpp:168) on array 'Td0' [1333]  (1.24 ns)

 <State 70>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_71', aes_dec_hls.cpp:168) to 'rotr' [1334]  (1.46 ns)

 <State 71>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_74', aes_dec_hls.cpp:168) to 'rotr' [1385]  (1.46 ns)

 <State 72>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_77', aes_dec_hls.cpp:168) to 'rotr' [1436]  (1.46 ns)

 <State 73>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_80', aes_dec_hls.cpp:168) to 'rotr' [1487]  (1.46 ns)

 <State 74>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_104', aes_dec_hls.cpp:168) on array 'Td0' [1431]  (1.24 ns)
	'xor' operation ('xor_ln168_32', aes_dec_hls.cpp:168) [1469]  (0 ns)
	'xor' operation ('xor_ln153_92', aes_dec_hls.cpp:153) [1478]  (0.187 ns)

 <State 75>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_108', aes_dec_hls.cpp:168) on array 'Td0' [1482]  (1.24 ns)
	'xor' operation ('xor_ln168_47', aes_dec_hls.cpp:168) [1522]  (0 ns)
	'xor' operation ('xor_ln153_94', aes_dec_hls.cpp:153) [1528]  (0.187 ns)

 <State 76>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln168_39', aes_dec_hls.cpp:168) [1505]  (0 ns)
	'xor' operation ('t3', aes_dec_hls.cpp:168) [1526]  (0.351 ns)

 <State 77>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td0_addr_113', aes_dec_hls.cpp:169) [1536]  (0 ns)
	'load' operation ('Td0_load_113', aes_dec_hls.cpp:169) on array 'Td0' [1537]  (1.24 ns)

 <State 78>: 1.24ns
The critical path consists of the following:
	'load' operation ('Td0_load_113', aes_dec_hls.cpp:169) on array 'Td0' [1537]  (1.24 ns)

 <State 79>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_83', aes_dec_hls.cpp:169) to 'rotr' [1538]  (1.46 ns)

 <State 80>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_86', aes_dec_hls.cpp:169) to 'rotr' [1589]  (1.46 ns)

 <State 81>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_89', aes_dec_hls.cpp:169) to 'rotr' [1640]  (1.46 ns)

 <State 82>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_92', aes_dec_hls.cpp:169) to 'rotr' [1691]  (1.46 ns)

 <State 83>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_120', aes_dec_hls.cpp:169) on array 'Td0' [1635]  (1.24 ns)
	'xor' operation ('xor_ln169_32', aes_dec_hls.cpp:169) [1673]  (0 ns)
	'xor' operation ('xor_ln153_104', aes_dec_hls.cpp:153) [1682]  (0.187 ns)

 <State 84>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_124', aes_dec_hls.cpp:169) on array 'Td0' [1686]  (1.24 ns)
	'xor' operation ('xor_ln169_47', aes_dec_hls.cpp:169) [1726]  (0 ns)
	'xor' operation ('xor_ln153_106', aes_dec_hls.cpp:153) [1732]  (0.187 ns)

 <State 85>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln169_39', aes_dec_hls.cpp:169) [1709]  (0 ns)
	'xor' operation ('s3', aes_dec_hls.cpp:169) [1730]  (0.351 ns)

 <State 86>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td0_addr_129', aes_dec_hls.cpp:170) [1740]  (0 ns)
	'load' operation ('Td0_load_129', aes_dec_hls.cpp:170) on array 'Td0' [1741]  (1.24 ns)

 <State 87>: 1.24ns
The critical path consists of the following:
	'load' operation ('Td0_load_129', aes_dec_hls.cpp:170) on array 'Td0' [1741]  (1.24 ns)

 <State 88>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_95', aes_dec_hls.cpp:170) to 'rotr' [1742]  (1.46 ns)

 <State 89>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_98', aes_dec_hls.cpp:170) to 'rotr' [1793]  (1.46 ns)

 <State 90>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_101', aes_dec_hls.cpp:170) to 'rotr' [1844]  (1.46 ns)

 <State 91>: 1.46ns
The critical path consists of the following:
	'call' operation ('tmp_104', aes_dec_hls.cpp:170) to 'rotr' [1895]  (1.46 ns)

 <State 92>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_136', aes_dec_hls.cpp:170) on array 'Td0' [1839]  (1.24 ns)
	'xor' operation ('xor_ln170_32', aes_dec_hls.cpp:170) [1877]  (0 ns)
	'xor' operation ('xor_ln153_116', aes_dec_hls.cpp:153) [1886]  (0.187 ns)

 <State 93>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td0_load_140', aes_dec_hls.cpp:170) on array 'Td0' [1890]  (1.24 ns)
	'xor' operation ('xor_ln170_47', aes_dec_hls.cpp:170) [1930]  (0 ns)
	'xor' operation ('xor_ln153_118', aes_dec_hls.cpp:153) [1936]  (0.187 ns)

 <State 94>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln170_39', aes_dec_hls.cpp:170) [1913]  (0 ns)
	'xor' operation ('t3', aes_dec_hls.cpp:170) [1934]  (0.351 ns)

 <State 95>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td4s_addr', aes_dec_hls.cpp:175) [1940]  (0 ns)
	'load' operation ('Td4s_load', aes_dec_hls.cpp:175) on array 'Td4s' [1941]  (1.24 ns)

 <State 96>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td4s_load_2', aes_dec_hls.cpp:175) on array 'Td4s' [1949]  (1.24 ns)
	'xor' operation ('xor_ln153_120', aes_dec_hls.cpp:153) [1962]  (0.187 ns)

 <State 97>: 1.03ns
The critical path consists of the following:
	'xor' operation ('s0', aes_dec_hls.cpp:175) [1961]  (0.351 ns)
	'store' operation ('store_ln176', aes_dec_hls.cpp:176) of variable 'trunc_ln3', aes_dec_hls.cpp:176 on array 'pt' [1966]  (0.677 ns)

 <State 98>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('pt_addr_1', aes_dec_hls.cpp:176) [1968]  (0 ns)
	'store' operation ('store_ln176', aes_dec_hls.cpp:176) of variable 'trunc_ln176_1', aes_dec_hls.cpp:176 on array 'pt' [1969]  (0.677 ns)

 <State 99>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td4s_addr_4', aes_dec_hls.cpp:177) [1978]  (0 ns)
	'load' operation ('Td4s_load_4', aes_dec_hls.cpp:177) on array 'Td4s' [1979]  (1.24 ns)

 <State 100>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td4s_load_6', aes_dec_hls.cpp:177) on array 'Td4s' [1987]  (1.24 ns)
	'xor' operation ('xor_ln153_122', aes_dec_hls.cpp:153) [2000]  (0.187 ns)

 <State 101>: 1.03ns
The critical path consists of the following:
	'xor' operation ('s1', aes_dec_hls.cpp:177) [1999]  (0.351 ns)
	'store' operation ('store_ln178', aes_dec_hls.cpp:178) of variable 'trunc_ln10', aes_dec_hls.cpp:178 on array 'pt' [2004]  (0.677 ns)

 <State 102>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('pt_addr_5', aes_dec_hls.cpp:178) [2006]  (0 ns)
	'store' operation ('store_ln178', aes_dec_hls.cpp:178) of variable 'trunc_ln178_1', aes_dec_hls.cpp:178 on array 'pt' [2007]  (0.677 ns)

 <State 103>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td4s_addr_8', aes_dec_hls.cpp:179) [2016]  (0 ns)
	'load' operation ('Td4s_load_8', aes_dec_hls.cpp:179) on array 'Td4s' [2017]  (1.24 ns)

 <State 104>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td4s_load_10', aes_dec_hls.cpp:179) on array 'Td4s' [2025]  (1.24 ns)
	'xor' operation ('xor_ln153_124', aes_dec_hls.cpp:153) [2038]  (0.187 ns)

 <State 105>: 1.03ns
The critical path consists of the following:
	'xor' operation ('s2', aes_dec_hls.cpp:179) [2037]  (0.351 ns)
	'store' operation ('store_ln180', aes_dec_hls.cpp:180) of variable 'trunc_ln11', aes_dec_hls.cpp:180 on array 'pt' [2042]  (0.677 ns)

 <State 106>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('pt_addr_9', aes_dec_hls.cpp:180) [2044]  (0 ns)
	'store' operation ('store_ln180', aes_dec_hls.cpp:180) of variable 'trunc_ln180_1', aes_dec_hls.cpp:180 on array 'pt' [2045]  (0.677 ns)

 <State 107>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Td4s_addr_12', aes_dec_hls.cpp:181) [2054]  (0 ns)
	'load' operation ('Td4s_load_12', aes_dec_hls.cpp:181) on array 'Td4s' [2055]  (1.24 ns)

 <State 108>: 1.42ns
The critical path consists of the following:
	'load' operation ('Td4s_load_14', aes_dec_hls.cpp:181) on array 'Td4s' [2063]  (1.24 ns)
	'xor' operation ('xor_ln153_126', aes_dec_hls.cpp:153) [2076]  (0.187 ns)

 <State 109>: 1.03ns
The critical path consists of the following:
	'xor' operation ('s3', aes_dec_hls.cpp:181) [2075]  (0.351 ns)
	'store' operation ('store_ln182', aes_dec_hls.cpp:182) of variable 'trunc_ln12', aes_dec_hls.cpp:182 on array 'pt' [2080]  (0.677 ns)

 <State 110>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('pt_addr_13', aes_dec_hls.cpp:182) [2082]  (0 ns)
	'store' operation ('store_ln182', aes_dec_hls.cpp:182) of variable 'trunc_ln182_1', aes_dec_hls.cpp:182 on array 'pt' [2083]  (0.677 ns)

 <State 111>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('pt_addr_14', aes_dec_hls.cpp:182) [2085]  (0 ns)
	'store' operation ('store_ln182', aes_dec_hls.cpp:182) of variable 'trunc_ln182_2', aes_dec_hls.cpp:182 on array 'pt' [2086]  (0.677 ns)

 <State 112>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('pt_addr_15', aes_dec_hls.cpp:182) [2088]  (0 ns)
	'store' operation ('store_ln182', aes_dec_hls.cpp:182) of variable 'xor_ln182', aes_dec_hls.cpp:182 on array 'pt' [2089]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
