/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/v_smpte_uhdsdi_tx_v1_0_0
/opt/MentorGraphics/modeltech/bin/vmap v_smpte_uhdsdi_tx_v1_0_0 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/v_smpte_uhdsdi_tx_v1_0_0
/opt/MentorGraphics/modeltech/bin/vlog  -64 +incdir+/home/dmonk/.cxl.ip/incl -work v_smpte_uhdsdi_tx_v1_0_0 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/v_smpte_uhdsdi_tx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf
