{"vcs1":{"timestamp_begin":1740055810.771562659, "rt":3.39, "ut":3.18, "st":0.15}}
{"vcselab":{"timestamp_begin":1740055814.246497878, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740055814.564107493, "rt":0.24, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740055810.468994794}
{"VCS_COMP_START_TIME": 1740055810.468994794}
{"VCS_COMP_END_TIME": 1740055814.876640310}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288016}}
{"vcselab": {"peak_mem": 150356}}
