0.6
2019.1
May 24 2019
15:06:07
C:/Users/pala8831/Documents/fpga_multiplexing/example_project/example_project.srcs/sim_1/new/and_tb.vhd,1611197858,vhdl,,,,and_gate_tb,,,,,,,,
C:/Users/pala8831/Documents/fpga_multiplexing/example_project/example_project.srcs/sources_1/new/and_gate.vhd,1611197399,vhdl,,,,and_gate,,,,,,,,
