// Gate level Modelling
module half_subtractor(input a,b,output difference,borrow);
wire w1;
xor x1(difference,a,b);
not n1(w1,a);
and a1(borrow,w1,b);
endmodule

//Behavioral Modelling

module half_subtractor(input a,b,output difference,borrow);
output reg difference,borrow;
always@(*)
begin
difference=a^b;
borrow=(!a)&(b);
end
endmodule

// Data Flow Modelling

module half_subtractor(input a,b,output difference,borrow);
assign difference=a^b;
assign borrow=(!a)&(b);
endmodule

//Testbench

module half_subtractor_tb();
reg a,b;
wire borrow,difference;
integer i;
half_subtractor dut(a,b,borrow,difference);

initial
begin
for(i=0;i<4;i=i+1)
begin
{a,b}=i;
#10;
$display("Time=%t |a=%b |b=%b | difference=%b |borrow=%b ",$time,a,b,difference,borrow);
end
$finish();
end
endmodule



