/// Auto-generated register definitions for RSTC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rstc {

// ============================================================================
// RSTC - Reset Controller
// Base Address: 0x400E1A00
// ============================================================================

/// RSTC Register Structure
struct RSTC_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Status Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;

    /// Mode Register
    /// Offset: 0x0008
    /// Reset value: 0x00000001
    /// Access: read-write
    volatile uint32_t MR;
};

static_assert(sizeof(RSTC_Registers) >= 12, "RSTC_Registers size mismatch");

/// RSTC peripheral instance
constexpr RSTC_Registers* RSTC = 
    reinterpret_cast<RSTC_Registers*>(0x400E1A00);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rstc
