git clone --depth 1 --no-tags https://github.com/manu3193/TextEditor.git f:/verilog_sva_gh_scraper/data/full_repos/43760773
git clone --depth 1 --no-tags https://github.com/aj-michael/Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/42149584
git clone --depth 1 --no-tags https://github.com/kaushgem/ElectronicLock.git f:/verilog_sva_gh_scraper/data/full_repos/43048835
git clone --depth 1 --no-tags https://github.com/luooove/RaspberryPI_FPGA_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/42842188
git clone --depth 1 --no-tags https://github.com/chaimbaskin/arp_crypto_dma.git f:/verilog_sva_gh_scraper/data/full_repos/40228344
git clone --depth 1 --no-tags https://github.com/leizhengyu/HiLMI.git f:/verilog_sva_gh_scraper/data/full_repos/39838680
git clone --depth 1 --no-tags https://github.com/dudu2015/pwm.git f:/verilog_sva_gh_scraper/data/full_repos/39926983
git clone --depth 1 --no-tags https://github.com/adzil/vlsi-template-matching.git f:/verilog_sva_gh_scraper/data/full_repos/46663324
git clone --depth 1 --no-tags https://github.com/Verkings/Keypad-Scanner-and-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/40851806
git clone --depth 1 --no-tags https://github.com/syfar/8Bit_ShiftMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/46960815
git clone --depth 1 --no-tags https://github.com/chenyueqi/Monocycle_CPU_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/44649136
git clone --depth 1 --no-tags https://github.com/Feral24/Canny-Edge-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/39549518
git clone --depth 1 --no-tags https://github.com/divyaabilash/singleclockcyclecpu.git f:/verilog_sva_gh_scraper/data/full_repos/47438647
git clone --depth 1 --no-tags https://github.com/ab39826/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/41919836
git clone --depth 1 --no-tags https://github.com/ameyjain/VERILOG-Five-stage-32-bit-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/42888543
git clone --depth 1 --no-tags https://github.com/bremerle3/566_project.git f:/verilog_sva_gh_scraper/data/full_repos/45014570
git clone --depth 1 --no-tags https://github.com/LaikaN57/cmpe130_aes_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/43187790
git clone --depth 1 --no-tags https://github.com/kylemn/SlotMachine.git f:/verilog_sva_gh_scraper/data/full_repos/39603746
git clone --depth 1 --no-tags https://github.com/thomasrussellmurphy/de1_soc_example.git f:/verilog_sva_gh_scraper/data/full_repos/41383233
git clone --depth 1 --no-tags https://github.com/vutang/adpt_lte.git f:/verilog_sva_gh_scraper/data/full_repos/44160702
git clone --depth 1 --no-tags https://github.com/ti-rodrigues/SpaceWireCODECIP_Terasic_DE0.git f:/verilog_sva_gh_scraper/data/full_repos/47342375
git clone --depth 1 --no-tags https://github.com/anson0910/NTU_CVSD.git f:/verilog_sva_gh_scraper/data/full_repos/44790379
git clone --depth 1 --no-tags https://github.com/sycinf/dpp_infra.git f:/verilog_sva_gh_scraper/data/full_repos/44204529
git clone --depth 1 --no-tags https://github.com/velizarefremov/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/45242795
git clone --depth 1 --no-tags https://github.com/jeremysalwen/yosysZKP.git f:/verilog_sva_gh_scraper/data/full_repos/41135235
git clone --depth 1 --no-tags https://github.com/JoyPP/one-cycle-CPU-on-ModelSim.git f:/verilog_sva_gh_scraper/data/full_repos/40422339
git clone --depth 1 --no-tags https://github.com/esromneb/ethmac.git f:/verilog_sva_gh_scraper/data/full_repos/39925617
git clone --depth 1 --no-tags https://github.com/jguillenm/segundo-proyecto.git f:/verilog_sva_gh_scraper/data/full_repos/41710563
git clone --depth 1 --no-tags https://github.com/hy-kuo/my-first-piano.git f:/verilog_sva_gh_scraper/data/full_repos/44871218
git clone --depth 1 --no-tags https://github.com/We-Can-Apply-FPGA/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/44173848
git clone --depth 1 --no-tags https://github.com/tnat93/Complement.git f:/verilog_sva_gh_scraper/data/full_repos/44197539
git clone --depth 1 --no-tags https://github.com/Tagussan/AI-2048-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/43643044
git clone --depth 1 --no-tags https://github.com/FusionLi/ECE352.git f:/verilog_sva_gh_scraper/data/full_repos/43652047
git clone --depth 1 --no-tags https://github.com/jobyp/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/42310027
git clone --depth 1 --no-tags https://github.com/manu3193/GatoTDD.git f:/verilog_sva_gh_scraper/data/full_repos/42178149
git clone --depth 1 --no-tags https://github.com/jmdespres93/ece473.git f:/verilog_sva_gh_scraper/data/full_repos/44709946
git clone --depth 1 --no-tags https://github.com/mox-mox/dighd.git f:/verilog_sva_gh_scraper/data/full_repos/45460464
git clone --depth 1 --no-tags https://github.com/ASukhanov/verilog_modules.git f:/verilog_sva_gh_scraper/data/full_repos/43823773
git clone --depth 1 --no-tags https://github.com/apassi99/HW_SW_CoDesign.git f:/verilog_sva_gh_scraper/data/full_repos/45801582
git clone --depth 1 --no-tags https://github.com/aj-michael/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/45703742
git clone --depth 1 --no-tags https://github.com/maximkozirev/MIET-Project.git f:/verilog_sva_gh_scraper/data/full_repos/45706204
git clone --depth 1 --no-tags https://github.com/yavuzoguzipek/Simple-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/45172769
git clone --depth 1 --no-tags https://github.com/NoelSh/Projects-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/45977399
git clone --depth 1 --no-tags https://github.com/jmassucco17/full_mips.git f:/verilog_sva_gh_scraper/data/full_repos/46132596
git clone --depth 1 --no-tags https://github.com/kevintownsend/bi-directional_XOR_memory.git f:/verilog_sva_gh_scraper/data/full_repos/43571055
git clone --depth 1 --no-tags https://github.com/bloodykill/Hello_World.git f:/verilog_sva_gh_scraper/data/full_repos/47518250
git clone --depth 1 --no-tags https://github.com/HackLinux/MIPS-4.git f:/verilog_sva_gh_scraper/data/full_repos/42567252
git clone --depth 1 --no-tags https://github.com/BamboWu/ComputerOrganization-lab28.git f:/verilog_sva_gh_scraper/data/full_repos/42701967
git clone --depth 1 --no-tags https://github.com/meenuh/small-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/45018774
git clone --depth 1 --no-tags https://github.com/b02902131/ca2015_project1.git f:/verilog_sva_gh_scraper/data/full_repos/47375413
git clone --depth 1 --no-tags https://github.com/Leeh424/DFT_example.git f:/verilog_sva_gh_scraper/data/full_repos/46815894
git clone --depth 1 --no-tags https://github.com/richar66/LCD-TEST.git f:/verilog_sva_gh_scraper/data/full_repos/47303994
git clone --depth 1 --no-tags https://github.com/EmeraldWolfram/BarrelRightRotator.git f:/verilog_sva_gh_scraper/data/full_repos/45765356
git clone --depth 1 --no-tags https://github.com/dyogesh20/project3.git f:/verilog_sva_gh_scraper/data/full_repos/45965521
git clone --depth 1 --no-tags https://github.com/jordankuo/LZC.git f:/verilog_sva_gh_scraper/data/full_repos/45889647
git clone --depth 1 --no-tags https://github.com/abertrand13/ee108_finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/46678172
git clone --depth 1 --no-tags https://github.com/catmium/mips-cpu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/46981098
git clone --depth 1 --no-tags https://github.com/Fabeltranm/J1_soc.git f:/verilog_sva_gh_scraper/data/full_repos/41035954
git clone --depth 1 --no-tags https://github.com/mgaurav/csdiitm-assignment2.git f:/verilog_sva_gh_scraper/data/full_repos/40493030
git clone --depth 1 --no-tags https://github.com/jose1209/Digitales_Grupo_2.git f:/verilog_sva_gh_scraper/data/full_repos/40685074
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/Online_division_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/40670601
git clone --depth 1 --no-tags https://github.com/LouiseSiah/TrafficLight.git f:/verilog_sva_gh_scraper/data/full_repos/40609190
git clone --depth 1 --no-tags https://github.com/amlannayak/578_project_col_panic.git f:/verilog_sva_gh_scraper/data/full_repos/43858668
git clone --depth 1 --no-tags https://github.com/noootown/NCTUVerilogLab.git f:/verilog_sva_gh_scraper/data/full_repos/43992315
git clone --depth 1 --no-tags https://github.com/UGent-HES/MiCAP-Pro.git f:/verilog_sva_gh_scraper/data/full_repos/44108942
git clone --depth 1 --no-tags https://github.com/f2013071/Computer-Architecture-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/43505946
git clone --depth 1 --no-tags https://github.com/Milleraj66/ECE425L_LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/43625056
git clone --depth 1 --no-tags https://github.com/open-design/max10_leds.git f:/verilog_sva_gh_scraper/data/full_repos/42019004
git clone --depth 1 --no-tags https://github.com/duanwenyi/daisy.git f:/verilog_sva_gh_scraper/data/full_repos/42247368
git clone --depth 1 --no-tags https://github.com/Monash-2015-Ultrasonic/Logs.git f:/verilog_sva_gh_scraper/data/full_repos/44788221
git clone --depth 1 --no-tags https://github.com/cstiano/HardwareInfrastructure.git f:/verilog_sva_gh_scraper/data/full_repos/42734614
git clone --depth 1 --no-tags https://github.com/davidabrahams/CompArch-Lab0.git f:/verilog_sva_gh_scraper/data/full_repos/43083984
git clone --depth 1 --no-tags https://github.com/csus-senior-design/AtlysDDR2-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/42896218
git clone --depth 1 --no-tags https://github.com/edjose182/Segundo_Proyecto_Lab_de_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/41343042
git clone --depth 1 --no-tags https://github.com/JangSing/LAB2_DP_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/47173969
git clone --depth 1 --no-tags https://github.com/EpilogueWen/pipelined-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/47154596
git clone --depth 1 --no-tags https://github.com/mosuji/141_jumps.git f:/verilog_sva_gh_scraper/data/full_repos/47373062
git clone --depth 1 --no-tags https://github.com/vijay-raghav/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/45172101
git clone --depth 1 --no-tags https://github.com/yenng/dataPath_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/46783508
git clone --depth 1 --no-tags https://github.com/nikonikolov/VERI.git f:/verilog_sva_gh_scraper/data/full_repos/46559254
git clone --depth 1 --no-tags https://github.com/AdrianFeng/Stop-Watch.git f:/verilog_sva_gh_scraper/data/full_repos/46645577
git clone --depth 1 --no-tags https://github.com/khaopod/Mips-in-Verlilog.git f:/verilog_sva_gh_scraper/data/full_repos/46931804
git clone --depth 1 --no-tags https://github.com/rafalgrm/greenScreenFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/46428608
git clone --depth 1 --no-tags https://github.com/Tabrizian/Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/46102948
git clone --depth 1 --no-tags https://github.com/mashalm/2stage-pipelined-proc.git f:/verilog_sva_gh_scraper/data/full_repos/45960657
git clone --depth 1 --no-tags https://github.com/meenuh/integer_divider.git f:/verilog_sva_gh_scraper/data/full_repos/46024422
git clone --depth 1 --no-tags https://github.com/davidabrahams/CompArch-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/46010524
git clone --depth 1 --no-tags https://github.com/pedrocolon93/armverilogimplementation.git f:/verilog_sva_gh_scraper/data/full_repos/43225522
git clone --depth 1 --no-tags https://github.com/roberth188/EMU-Hearing-Assistance-Device.git f:/verilog_sva_gh_scraper/data/full_repos/42835347
git clone --depth 1 --no-tags https://github.com/gemarela/7_Segment_Display.git f:/verilog_sva_gh_scraper/data/full_repos/41793211
git clone --depth 1 --no-tags https://github.com/zjgsuscie/FPGA_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/44713886
git clone --depth 1 --no-tags https://github.com/mafzzz/fpga-smart-home.git f:/verilog_sva_gh_scraper/data/full_repos/44826138
git clone --depth 1 --no-tags https://github.com/wind5027/fpgalearn.git f:/verilog_sva_gh_scraper/data/full_repos/45089204
git clone --depth 1 --no-tags https://github.com/johnmgrant/CMPEN417-FINAL-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/46522718
git clone --depth 1 --no-tags https://github.com/markoskal2/pipelined-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/46482982
git clone --depth 1 --no-tags https://github.com/chaitanyamalaviya/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/46841759
git clone --depth 1 --no-tags https://github.com/jtillma3/fpga_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/40394031
git clone --depth 1 --no-tags https://github.com/jbottel/verilog-traffic-system.git f:/verilog_sva_gh_scraper/data/full_repos/40523313
git clone --depth 1 --no-tags https://github.com/pabgo/Cuarto-Proyecto.git f:/verilog_sva_gh_scraper/data/full_repos/45747774
git clone --depth 1 --no-tags https://github.com/lavengco/EE108-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/47099427
