// Generated by CIRCT unknown git version
module barrel_shifter_32(	// file.cleaned.mlir:2:3
  input  [31:0] num,	// file.cleaned.mlir:2:35
  input  [4:0]  amt,	// file.cleaned.mlir:2:50
  input         LR,	// file.cleaned.mlir:2:64
  output [31:0] real_out	// file.cleaned.mlir:2:78
);

  wire [31:0] _m1_out;	// file.cleaned.mlir:4:15
  wire [31:0] _m0_out;	// file.cleaned.mlir:3:15
  Rotate_R32 m0 (	// file.cleaned.mlir:3:15
    .num (num),
    .amt (amt),
    .out (_m0_out)
  );	// file.cleaned.mlir:3:15
  Rotate_L32 m1 (	// file.cleaned.mlir:4:15
    .num (num),
    .amt (amt),
    .out (_m1_out)
  );	// file.cleaned.mlir:4:15
  assign real_out = LR ? _m1_out : _m0_out;	// file.cleaned.mlir:3:15, :4:15, :5:10, :6:5
endmodule

module Rotate_R32(	// file.cleaned.mlir:8:3
  input  [31:0] num,	// file.cleaned.mlir:8:36
  input  [4:0]  amt,	// file.cleaned.mlir:8:51
  output [31:0] out	// file.cleaned.mlir:8:66
);

  wire [31:0] _GEN = amt[0] ? {num[0], num[31:1]} : num;	// file.cleaned.mlir:9:10, :10:10, :11:10, :12:10, :13:10
  wire [31:0] _GEN_0 = amt[1] ? {_GEN[1:0], _GEN[31:2]} : _GEN;	// file.cleaned.mlir:13:10, :14:10, :15:10, :16:10, :17:10, :18:10
  wire [31:0] _GEN_1 = amt[2] ? {_GEN_0[3:0], _GEN_0[31:4]} : _GEN_0;	// file.cleaned.mlir:18:10, :19:11, :20:11, :21:11, :22:11, :23:11
  wire [31:0] _GEN_2 = amt[3] ? {_GEN_1[7:0], _GEN_1[31:8]} : _GEN_1;	// file.cleaned.mlir:23:11, :24:11, :25:11, :26:11, :27:11, :28:11
  assign out = amt[4] ? {_GEN_1[15:0], _GEN_2[31:16]} : _GEN_2;	// file.cleaned.mlir:23:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:5
endmodule

module Rotate_L32(	// file.cleaned.mlir:36:3
  input  [31:0] num,	// file.cleaned.mlir:36:36
  input  [4:0]  amt,	// file.cleaned.mlir:36:51
  output [31:0] out	// file.cleaned.mlir:36:66
);

  wire [31:0] _GEN = amt[0] ? {num[30:0], num[31]} : num;	// file.cleaned.mlir:37:10, :38:10, :39:10, :40:10, :41:10
  wire [31:0] _GEN_0 = amt[1] ? {_GEN[29:0], _GEN[31:30]} : _GEN;	// file.cleaned.mlir:41:10, :42:10, :43:10, :44:10, :45:10, :46:10
  wire [31:0] _GEN_1 = amt[2] ? {_GEN_0[27:0], _GEN_0[31:28]} : _GEN_0;	// file.cleaned.mlir:46:10, :47:11, :48:11, :49:11, :50:11, :51:11
  wire [31:0] _GEN_2 = amt[3] ? {_GEN_1[23:0], _GEN_1[31:24]} : _GEN_1;	// file.cleaned.mlir:51:11, :52:11, :53:11, :54:11, :55:11, :56:11
  assign out = amt[4] ? {_GEN_2[15:0], _GEN_2[31:16]} : _GEN_2;	// file.cleaned.mlir:56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:5
endmodule

