// Seed: 27061162
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output supply1 id_1;
  wire id_4 = id_1++;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_1,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_8
  );
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[-1] = -1;
endmodule
