library ieee;
use ieee.std_logic_1164.all;
use work.cpu_package.all;


entity rom is
	port(
		adr  : in addressbus;
		data : out instruction_bus;
		ce   : in std_logic
	);
end entity;


architecture rtl of rom is
begin
end architecture;
