<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPURegisterBankInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1AMDGPURegisterBankInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::AMDGPURegisterBankInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">Target/AMDGPU/AMDGPURegisterBankInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AMDGPURegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPURegisterBankInfo__inherit__graph.png" border="0" usemap="#allvm_1_1AMDGPURegisterBankInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1AMDGPURegisterBankInfo_inherit__map" id="allvm_1_1AMDGPURegisterBankInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="17,153,231,178"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="5,79,243,105"/>
<area shape="poly" title=" " alt="" coords="127,119,127,152,121,152,121,119"/>
<area shape="rect" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks." alt="" coords="47,5,201,31"/>
<area shape="poly" title=" " alt="" coords="127,46,127,79,121,79,121,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4a2188152bd06bdcbbbc6e200395a6d0" id="r_a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d33fd387b81b22c1074a78d30192fea" id="r_a1d33fd387b81b22c1074a78d30192fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a> (<a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1d33fd387b81b22c1074a78d30192fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578172134538b718906c8255c4d0eb6a" id="r_a578172134538b718906c8255c4d0eb6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt; Range, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a578172134538b718906c8255c4d0eb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs.  <br /></td></tr>
<tr class="separator:a578172134538b718906c8255c4d0eb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af693d8401a06eab53b8b5b2d6df05243" id="r_af693d8401a06eab53b8b5b2d6df05243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af693d8401a06eab53b8b5b2d6df05243">buildReadFirstLane</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Src) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af693d8401a06eab53b8b5b2d6df05243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8054fd66e07e0d1b528b890a8554a290" id="r_a8054fd66e07e0d1b528b890a8554a290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8054fd66e07e0d1b528b890a8554a290">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8054fd66e07e0d1b528b890a8554a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24440df02989c99abd91167e9e143e1" id="r_af24440df02989c99abd91167e9e143e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af24440df02989c99abd91167e9e143e1">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af24440df02989c99abd91167e9e143e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08f356ffc589b235ea7a767ed09331d" id="r_ac08f356ffc589b235ea7a767ed09331d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac08f356ffc589b235ea7a767ed09331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed896b56b0c65ef8efa59f57678b23e" id="r_abed896b56b0c65ef8efa59f57678b23e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abed896b56b0c65ef8efa59f57678b23e">applyMappingDynStackAlloc</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abed896b56b0c65ef8efa59f57678b23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06010b168d1560e305bedddb74ab5921" id="r_a06010b168d1560e305bedddb74ab5921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06010b168d1560e305bedddb74ab5921">applyMappingLoad</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a06010b168d1560e305bedddb74ab5921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a5e2013d4605db2e56f9e094b0f44b" id="r_a52a5e2013d4605db2e56f9e094b0f44b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">RSrcIdx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a52a5e2013d4605db2e56f9e094b0f44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8532a373e31385aa7f7ff3c4d14eff4b" id="r_a8532a373e31385aa7f7ff3c4d14eff4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8532a373e31385aa7f7ff3c4d14eff4b">setBufferOffsets</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a>, int64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InstOffsetVal</a>, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8532a373e31385aa7f7ff3c4d14eff4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf49a8e95b46f26d4977f6fa5d56da26" id="r_abf49a8e95b46f26d4977f6fa5d56da26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf49a8e95b46f26d4977f6fa5d56da26">applyMappingSBufferLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abf49a8e95b46f26d4977f6fa5d56da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae970f1f2282bb17dad3a3050c6c41888" id="r_ae970f1f2282bb17dad3a3050c6c41888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae970f1f2282bb17dad3a3050c6c41888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367653388456c67ece31ff347e08cce6" id="r_a367653388456c67ece31ff347e08cce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a367653388456c67ece31ff347e08cce6">applyMappingMAD_64_32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a367653388456c67ece31ff347e08cce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e4d60d30f6101d9aedbc3e0e13bc0" id="r_a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">handleD16VData</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle register layout difference for f16 images for some subtargets.  <br /></td></tr>
<tr class="separator:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0924254734e306adcc8cdcd0e2a3544c" id="r_a0924254734e306adcc8cdcd0e2a3544c"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0924254734e306adcc8cdcd0e2a3544c">splitBufferOffsets</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0924254734e306adcc8cdcd0e2a3544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8096db0f3faef0f2b85f2ed8c0975e2e" id="r_a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8096db0f3faef0f2b85f2ed8c0975e2e">applyMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>.  <br /></td></tr>
<tr class="separator:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941f1e23c69340ff634ea8bbb015e6d0" id="r_a941f1e23c69340ff634ea8bbb015e6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a941f1e23c69340ff634ea8bbb015e6d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the mapping for a pointer argument.  <br /></td></tr>
<tr class="separator:a941f1e23c69340ff634ea8bbb015e6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f99fec329ba9cbb633996ee0452363" id="r_a61f99fec329ba9cbb633996ee0452363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a61f99fec329ba9cbb633996ee0452363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc45f557d3d69066e2c03a39ca51793" id="r_a5bc45f557d3d69066e2c03a39ca51793"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">Default</a>=AMDGPU::VGPRRegBankID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5bc45f557d3d69066e2c03a39ca51793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854d61301ea33c4f27021c50ae9e8bdf" id="r_a854d61301ea33c4f27021c50ae9e8bdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a854d61301ea33c4f27021c50ae9e8bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dca2bae7706ebd6d1d1681137040243" id="r_a6dca2bae7706ebd6d1d1681137040243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6dca2bae7706ebd6d1d1681137040243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefa289ec10ccb3fb0a928a8609b3724" id="r_acefa289ec10ccb3fb0a928a8609b3724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acefa289ec10ccb3fb0a928a8609b3724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909ca36ce602ebf9224694d163064009" id="r_a909ca36ce602ebf9224694d163064009"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;Regs, <a class="el" href="classllvm_1_1LLT.html">LLT</a> HalfTy, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a909ca36ce602ebf9224694d163064009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>.  <br /></td></tr>
<tr class="separator:a909ca36ce602ebf9224694d163064009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a" id="r_a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a317794ba2e8cf8f07ca39ade5115d66a">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d554817cae8090009510677635a1c7b" id="r_a9d554817cae8090009510677635a1c7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9d554817cae8090009510677635a1c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8badc0c5eeec688355e80d3f116ac3" id="r_a3d8badc0c5eeec688355e80d3f116ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3d8badc0c5eeec688355e80d3f116ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9561c2ca7dd4fcd8cf869156fbc79d79" id="r_a9561c2ca7dd4fcd8cf869156fbc79d79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9561c2ca7dd4fcd8cf869156fbc79d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a764fec0343cb91d369059651a11e4" id="r_af5a764fec0343cb91d369059651a11e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af5a764fec0343cb91d369059651a11e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8269780a1b283db0509e18d3f99d92" id="r_aba8269780a1b283db0509e18d3f99d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aba8269780a1b283db0509e18d3f99d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a779141ce10443d7b7d15b7ca76160" id="r_ae6a779141ce10443d7b7d15b7ca76160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae6a779141ce10443d7b7d15b7ca76160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1babbd49300ea60d3fe16eb5472749" id="r_abb1babbd49300ea60d3fe16eb5472749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abb1babbd49300ea60d3fe16eb5472749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d74d69cbd37e794e77ff37aa8d3401" id="r_a27d74d69cbd37e794e77ff37aa8d3401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a27d74d69cbd37e794e77ff37aa8d3401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542fc1282cd157921c7f0900b73c63dd" id="r_a542fc1282cd157921c7f0900b73c63dd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a542fc1282cd157921c7f0900b73c63dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e00e65ed27b4878c544a984ae22329b" id="r_a9e00e65ed27b4878c544a984ae22329b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e00e65ed27b4878c544a984ae22329b">isDivergentRegBank</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">RB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a9e00e65ed27b4878c544a984ae22329b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register bank is considered divergent.  <br /></td></tr>
<tr class="separator:a9e00e65ed27b4878c544a984ae22329b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08eccc4e20c9a72b79a429c6b3e23381" id="r_a08eccc4e20c9a72b79a429c6b3e23381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381">copyCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a08eccc4e20c9a72b79a429c6b3e23381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B.  <br /></td></tr>
<tr class="separator:a08eccc4e20c9a72b79a429c6b3e23381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac390939d904c03a62f806bac6ae2626c" id="r_ac390939d904c03a62f806bac6ae2626c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac390939d904c03a62f806bac6ae2626c">getBreakDownCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">CurBank</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ac390939d904c03a62f806bac6ae2626c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of using <code>ValMapping</code> to decompose a register.  <br /></td></tr>
<tr class="separator:ac390939d904c03a62f806bac6ae2626c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fe77055b01a82e1a53e7798cef110a" id="r_a53fe77055b01a82e1a53e7798cef110a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53fe77055b01a82e1a53e7798cef110a">getRegBankFromRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1LLT.html">LLT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a53fe77055b01a82e1a53e7798cef110a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a register bank that covers <code>RC</code>.  <br /></td></tr>
<tr class="separator:a53fe77055b01a82e1a53e7798cef110a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65adad01ce4004d6fe95c5b740190ab" id="r_ab65adad01ce4004d6fe95c5b740190ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab">getInstrAlternativeMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ab65adad01ce4004d6fe95c5b740190ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the alternative mappings for <code>MI</code>.  <br /></td></tr>
<tr class="separator:ab65adad01ce4004d6fe95c5b740190ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb21f77ed3dc15eb330b93b3efaa94ba" id="r_abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb21f77ed3dc15eb330b93b3efaa94ba">getInstrMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>.  <br /></td></tr>
<tr class="separator:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698" id="r_a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a7af7bb833a1702eacc1b0974ee514698">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7af7bb833a1702eacc1b0974ee514698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a96b1c6181f78fcdb7aba634c687d20a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a96b1c6181f78fcdb7aba634c687d20a7">getRegBankFromConstraints</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank for the <code>OpIdx-th</code> operand of <code>MI</code> form the encoding constraints, if any.  <br /></td></tr>
<tr class="separator:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a1509c98e8ac62e07011d2915c527ad16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1509c98e8ac62e07011d2915c527ad16">~RegisterBankInfo</a> ()=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aa67fe0dd995134920cbffc441302c2ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa67fe0dd995134920cbffc441302c2ce">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c7cb8b065aaa7ceace9c9218ace573 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a86c7cb8b065aaa7ceace9c9218ace573"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a86c7cb8b065aaa7ceace9c9218ace573">getMaximumSize</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegBankID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a86c7cb8b065aaa7ceace9c9218ace573 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the maximum size in bits that fits in the given register bank.  <br /></td></tr>
<tr class="separator:a86c7cb8b065aaa7ceace9c9218ace573 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a93a0a8ab06630d5406ef007e182bc05f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a93a0a8ab06630d5406ef007e182bc05f">getRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a955b1188aace2fd0ff954c427821b49a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a955b1188aace2fd0ff954c427821b49a">getNumRegBanks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the total number of register banks.  <br /></td></tr>
<tr class="separator:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_abe3557a319298bbcb38531c7c3785898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a9ad9f326100ec08e3cde9f430fcb36f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9ad9f326100ec08e3cde9f430fcb36f1">getInstrPossibleMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the possible mapping for <code>MI</code>.  <br /></td></tr>
<tr class="separator:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a3e0abb5e64000fe871b5dd65f144e27b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b">applyMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply <code>OpdMapper.getInstrMapping()</code> to <code>OpdMapper.getMI()</code>.  <br /></td></tr>
<tr class="separator:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a03400563b62282df90443c4893d1f0e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aca0f86b578b560c1ea67d71987c1df57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aca0f86b578b560c1ea67d71987c1df57">verify</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> that information hold by this instance make sense for the given <code>TRI</code>.  <br /></td></tr>
<tr class="separator:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a5b7e84a2ea3cdb118f44543cdb33f670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">ID</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a19921a3ceb99548f498d3df118eda9ed">Cost</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *OperandsMapping, <a class="el" href="classunsigned.html">unsigned</a> NumOperands) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a640c554d91abd68270b79cdef71b99a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated invalid <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ada542413c7089fe35272a9ec47c19116" id="r_ada542413c7089fe35272a9ec47c19116"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada542413c7089fe35272a9ec47c19116">Subtarget</a></td></tr>
<tr class="separator:ada542413c7089fe35272a9ec47c19116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef42b99585e128b23a4980bc0bc1824" id="r_afef42b99585e128b23a4980bc0bc1824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a></td></tr>
<tr class="separator:afef42b99585e128b23a4980bc0bc1824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774f70ec47e4b324901ebbb23573157d" id="r_a774f70ec47e4b324901ebbb23573157d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a774f70ec47e4b324901ebbb23573157d">TII</a></td></tr>
<tr class="separator:a774f70ec47e4b324901ebbb23573157d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo" id="r_ac89dbbb6460391f27fb352c20c600769"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> = <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> *, 4&gt;</td></tr>
<tr class="memdesc:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenient type to represent the alternatives for mapping an instruction.  <br /></td></tr>
<tr class="separator:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a5c8b942e0a2e8ebef5a138c8d3c4462c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>)</td></tr>
<tr class="memdesc:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper method to apply something that is like the default mapping.  <br /></td></tr>
<tr class="separator:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a1cfd8b1df608cb89b0acb94d29d447b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the (possibly generic) virtual register <code>Reg</code> to <code>RC</code>.  <br /></td></tr>
<tr class="separator:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_abe7d332de484fcc6cdc4c2a5e7bdd31b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT_MAX</a></td></tr>
<tr class="memdesc:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by target independent code.  <br /></td></tr>
<tr class="separator:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_aabde40ed6dff50ce0fc5922ce428c79d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aabde40ed6dff50ce0fc5922ce428c79d">InvalidMappingID</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT_MAX</a> - 1</td></tr>
<tr class="memdesc:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by the default constructor.  <br /></td></tr>
<tr class="separator:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:aa9467bf23c0dfb8176a54358477962fa inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_aa9467bf23c0dfb8176a54358477962fa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa9467bf23c0dfb8176a54358477962fa">RegisterBankInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **<a class="el" href="classllvm_1_1RegisterBankInfo.html#a37be705ed10221b7360ccdbb09c51795">RegBanks</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="classllvm_1_1RegisterBankInfo.html#a7efe71b047699bd4139c3e5f36318aa2">Sizes</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#ac0ce287dd4d4cd434f52b7c6f0bc4c5d">HwMode</a>)</td></tr>
<tr class="memdesc:aa9467bf23c0dfb8176a54358477962fa inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a <a class="el" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks.">RegisterBankInfo</a> that can accommodate up to <code>NumRegBanks</code> <a class="el" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept.">RegisterBank</a> instances.  <br /></td></tr>
<tr class="separator:aa9467bf23c0dfb8176a54358477962fa inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a3a09b5d459b62b61b338fe86afaecaf2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3a09b5d459b62b61b338fe86afaecaf2">RegisterBankInfo</a> ()</td></tr>
<tr class="memdesc:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">This constructor is meaningless.  <br /></td></tr>
<tr class="separator:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7ace4016fc342a5535307a10198daa inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a7b7ace4016fc342a5535307a10198daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7b7ace4016fc342a5535307a10198daa">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">ID</a>)</td></tr>
<tr class="memdesc:a7b7ace4016fc342a5535307a10198daa inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:a7b7ace4016fc342a5535307a10198daa inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1318c87bc0007368e815c55c31d06b inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a5f1318c87bc0007368e815c55c31d06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5f1318c87bc0007368e815c55c31d06b">getMinimalPhysRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f1318c87bc0007368e815c55c31d06b inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the MinimalPhysRegClass for Reg.  <br /></td></tr>
<tr class="separator:a5f1318c87bc0007368e815c55c31d06b inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_af5535a05921d5db8486cc4ce527b066f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get the mapping of <code>MI</code>.  <br /></td></tr>
<tr class="separator:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a063bcf2a2c95c6a33a7aaef9246b26de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a063bcf2a2c95c6a33a7aaef9246b26de">getPartialMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a5f683dcd4b6530d6f1b29d50b92e2907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">The most common <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> consists of a single <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a>.  <br /></td></tr>
<tr class="separator:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a85689f6171de434d7b01fdd1854e3ccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a85689f6171de434d7b01fdd1854e3ccf">getValueMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> *BreakDown, <a class="el" href="classunsigned.html">unsigned</a> NumBreakDowns) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_ab899ee374f95aa9e56c35eae354f8188"><td class="memTemplParams" colspan="2">template&lt;typename Iterator &gt; </td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a> (Iterator Begin, Iterator <a class="el" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of between <code>Begin</code> and <code>End</code>.  <br /></td></tr>
<tr class="separator:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a724d32daf4f554526f15b36eab12e129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a724d32daf4f554526f15b36eab12e129">getOperandsMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of <code>OpdsMapping</code>.  <br /></td></tr>
<tr class="separator:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_acb92f4f15dbcf2c4fb654108ed026353"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#acb92f4f15dbcf2c4fb654108ed026353">getOperandsMapping</a> (std::initializer_list&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a37be705ed10221b7360ccdbb09c51795 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a37be705ed10221b7360ccdbb09c51795"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a37be705ed10221b7360ccdbb09c51795">RegBanks</a></td></tr>
<tr class="memdesc:a37be705ed10221b7360ccdbb09c51795 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the set of supported register banks.  <br /></td></tr>
<tr class="separator:a37be705ed10221b7360ccdbb09c51795 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a45f91f5fb3c739aa01e83fc81b5c5cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a></td></tr>
<tr class="memdesc:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of register banks.  <br /></td></tr>
<tr class="separator:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7efe71b047699bd4139c3e5f36318aa2 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7efe71b047699bd4139c3e5f36318aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7efe71b047699bd4139c3e5f36318aa2">Sizes</a></td></tr>
<tr class="memdesc:a7efe71b047699bd4139c3e5f36318aa2 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the sizes of the register banks for all HwModes.  <br /></td></tr>
<tr class="separator:a7efe71b047699bd4139c3e5f36318aa2 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ce287dd4d4cd434f52b7c6f0bc4c5d inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_ac0ce287dd4d4cd434f52b7c6f0bc4c5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac0ce287dd4d4cd434f52b7c6f0bc4c5d">HwMode</a></td></tr>
<tr class="memdesc:ac0ce287dd4d4cd434f52b7c6f0bc4c5d inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current HwMode for the target.  <br /></td></tr>
<tr class="separator:ac0ce287dd4d4cd434f52b7c6f0bc4c5d inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a9b40eeafea1db4840a2c4b387b58fd87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9b40eeafea1db4840a2c4b387b58fd87">MapOfPartialMappings</a></td></tr>
<tr class="memdesc:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7dab548e7fc3841c9e8d465665c74ecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7dab548e7fc3841c9e8d465665c74ecb">MapOfValueMappings</a></td></tr>
<tr class="memdesc:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7c9ef15d9d7fcf121f2ccd38ac18b441"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a>[]&gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7c9ef15d9d7fcf121f2ccd38ac18b441">MapOfOperandsMappings</a></td></tr>
<tr class="memdesc:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a88ed627477e18a1f994dfe07c55414ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a88ed627477e18a1f994dfe07c55414ff">MapOfInstructionMappings</a></td></tr>
<tr class="memdesc:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_aa184b7fc50428ff89191311836458be7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa184b7fc50428ff89191311836458be7">PhysRegMinimalRCs</a></td></tr>
<tr class="memdesc:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getting the minimal register class of a physreg is expensive.  <br /></td></tr>
<tr class="separator:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00042">42</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a542fc1282cd157921c7f0900b73c63dd" name="a542fc1282cd157921c7f0900b73c63dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542fc1282cd157921c7f0900b73c63dd">&#9670;&#160;</a></span>AMDGPURegisterBankInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AMDGPURegisterBankInfo::AMDGPURegisterBankInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00196">196</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Threading_8h_source.html#l00087">llvm::call_once()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a7af7bb833a1702eacc1b0974ee514698" name="a7af7bb833a1702eacc1b0974ee514698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af7bb833a1702eacc1b0974ee514698">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00301">301</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00532">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00333">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00074">Operands</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00393">llvm::RegisterBankInfo::Sizes</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a317794ba2e8cf8f07ca39ade5115d66a" name="a317794ba2e8cf8f07ca39ade5115d66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317794ba2e8cf8f07ca39ade5115d66a">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae970f1f2282bb17dad3a3050c6c41888" name="ae970f1f2282bb17dad3a3050c6c41888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae970f1f2282bb17dad3a3050c6c41888">&#9670;&#160;</a></span>applyMappingBFE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingBFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Signed</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01441">1441</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00152">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00406">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04962">Signed</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abed896b56b0c65ef8efa59f57678b23e" name="abed896b56b0c65ef8efa59f57678b23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed896b56b0c65ef8efa59f57678b23e">&#9670;&#160;</a></span>applyMappingDynStackAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingDynStackAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01163">1163</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00111">llvm::assumeAligned()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelType_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineFunction_8h_source.html#l00708">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Alignment_8h_source.html#l00208">llvm::Log2()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00047">llvm::TargetFrameLowering::StackGrowsDown</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a52a5e2013d4605db2e56f9e094b0f44b" name="a52a5e2013d4605db2e56f9e094b0f44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a5e2013d4605db2e56f9e094b0f44b">&#9670;&#160;</a></span>applyMappingImage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingImage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RSrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01210">1210</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a8096db0f3faef0f2b85f2ed8c0975e2e" name="a8096db0f3faef0f2b85f2ed8c0975e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8096db0f3faef0f2b85f2ed8c0975e2e">&#9670;&#160;</a></span>applyMappingImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> AMDGPURegisterBankInfo::applyMappingImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a387a01de67bc34f9314fedd9cc3177c6">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">2105</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01441">applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01163">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01210">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01051">applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01548">applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01322">applyMappingSBufferLoad()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01838">buildVCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00973">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01011">constrainOpWithReadfirstlane()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ELF__riscv_8cpp_source.html#l00469">End</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01894">extendLow32IntoHigh32()</a>, <a class="el" href="LowLevelType_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="Constants_8cpp_source.html#l00888">llvm::ConstantInt::get()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00020">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01700">getExtendOp()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00675">getHalfSizedType()</a>, <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, <a class="el" href="Type_8cpp_source.html#l00249">llvm::Type::getInt32Ty()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="LowLevelType_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00353">Idx</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00069">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07547">llvm::LegalizerHelper::lowerAbsToMaxNeg()</a>, <a class="el" href="iterator__range_8h_source.html#l00075">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00910">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01626">Reg</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01873">reinsertVectorIndexAdd()</a>, <a class="el" href="STLExtras_8h_source.html#l00429">llvm::reverse()</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00667">setRegsToType()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04962">Signed</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01040">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00644">split64BitValueForMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01740">substituteSimpleCopyRegs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01718">unpackV2S16ToS32()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02030">llvm::LegalizerHelper::widenScalar()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="a06010b168d1560e305bedddb74ab5921" name="a06010b168d1560e305bedddb74ab5921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06010b168d1560e305bedddb74ab5921">&#9670;&#160;</a></span>applyMappingLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01051">1051</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04140">llvm::LegalizerHelper::fewerElementsVector()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01119">llvm::MachineMemOperand::getAlign()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00236">llvm::MachineMemOperand::getSize()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00436">isScalarLoadLegal()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00069">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00910">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04045">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01026">splitUnequalType()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01042">widen96To128()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a367653388456c67ece31ff347e08cce6" name="a367653388456c67ece31ff347e08cce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a367653388456c67ece31ff347e08cce6">&#9670;&#160;</a></span>applyMappingMAD_64_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingMAD_64_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01548">1548</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00688">buildReadFirstLane()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00186">llvm::AMDGPUSubtarget::hasSMulHi()</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="PatternMatch_8h_source.html#l00532">llvm::PatternMatch::m_ZeroInt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abf49a8e95b46f26d4977f6fa5d56da26" name="abf49a8e95b46f26d4977f6fa5d56da26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf49a8e95b46f26d4977f6fa5d56da26">&#9670;&#160;</a></span>applyMappingSBufferLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingSBufferLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01322">1322</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">executeInWaterfallLoop()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00477">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="iterator__range_8h_source.html#l00075">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00141">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00143">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01239">setBufferOffsets()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="af693d8401a06eab53b8b5b2d6df05243" name="af693d8401a06eab53b8b5b2d6df05243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af693d8401a06eab53b8b5b2d6df05243">&#9670;&#160;</a></span>buildReadFirstLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPURegisterBankInfo::buildReadFirstLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Src</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00688">688</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00133">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01548">applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01011">constrainOpWithReadfirstlane()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="a4a2188152bd06bdcbbbc6e200395a6d0" name="a4a2188152bd06bdcbbbc6e200395a6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2188152bd06bdcbbbc6e200395a6d0">&#9670;&#160;</a></span>buildVCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::buildVCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DstReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01838">1838</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00133">llvm::RegisterBankInfo::constrainGenericRegister()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a1d33fd387b81b22c1074a78d30192fea" name="a1d33fd387b81b22c1074a78d30192fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d33fd387b81b22c1074a78d30192fea">&#9670;&#160;</a></span>collectWaterfallOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::collectWaterfallOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00973">973</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00988">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="ac08f356ffc589b235ea7a767ed09331d" name="ac08f356ffc589b235ea7a767ed09331d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08f356ffc589b235ea7a767ed09331d">&#9670;&#160;</a></span>constrainOpWithReadfirstlane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> AMDGPURegisterBankInfo::constrainOpWithReadfirstlane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01011">1011</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00688">buildReadFirstLane()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a08eccc4e20c9a72b79a429c6b3e23381" name="a08eccc4e20c9a72b79a429c6b3e23381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08eccc4e20c9a72b79a429c6b3e23381">&#9670;&#160;</a></span>copyCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::copyCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>A</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B. </p>
<p>Since register banks may cover different size, <code>Size</code> specifies what will be the size in bits that will be copied around.</p>
<dl class="section note"><dt>Note</dt><dd>Since this is a copy, both registers have the same size. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00222">222</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00630">llvm::RegisterBankInfo::copyCost()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00213">isVectorRegisterBank()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

</div>
</div>
<a id="af24440df02989c99abd91167e9e143e1" name="af24440df02989c99abd91167e9e143e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24440df02989c99abd91167e9e143e1">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01003">1003</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">executeInWaterfallLoop()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a578172134538b718906c8255c4d0eb6a" name="a578172134538b718906c8255c4d0eb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578172134538b718906c8255c4d0eb6a">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Range</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs. </p>
<p>If any of the required SGPR operands are VGPRs, perform a waterfall loop to execute the instruction for each unique combination of values in all lanes in the wave. The block will be split such that rest of the instructions are moved to a new block.</p>
<p>Essentially performs this loop: Save Execution Mask For (Lane : Wavefront) { Enable Lane, Disable all other lanes SGPR = read SGPR value for current lane from VGPR VGPRResult[Lane] = use_op SGPR } Restore Execution Mask</p>
<p>There is additional complexity to try for compare values to identify the unique values used. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">760</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00783">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00688">buildReadFirstLane()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00344">llvm::SIRegisterInfo::getWaveMaskRegClass()</a>, <a class="el" href="InstrTypes_8h_source.html#l00732">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="MachineFunction_8h_source.html#l00925">llvm::MachineFunction::insert()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01304">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00049">llvm::RegState::Kill</a>, <a class="el" href="iterator__range_8h_source.html#l00075">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01210">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01322">applyMappingSBufferLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01003">executeInWaterfallLoop()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00988">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="a8054fd66e07e0d1b528b890a8554a290" name="a8054fd66e07e0d1b528b890a8554a290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8054fd66e07e0d1b528b890a8554a290">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00988">988</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00973">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="iterator__range_8h_source.html#l00075">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="acefa289ec10ccb3fb0a928a8609b3724" name="acefa289ec10ccb3fb0a928a8609b3724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefa289ec10ccb3fb0a928a8609b3724">&#9670;&#160;</a></span>getAGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getAGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03511">3511</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ac390939d904c03a62f806bac6ae2626c" name="ac390939d904c03a62f806bac6ae2626c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac390939d904c03a62f806bac6ae2626c">&#9670;&#160;</a></span>getBreakDownCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getBreakDownCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValMapping</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *</td>          <td class="paramname"><span class="paramname"><em>CurBank</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of using <code>ValMapping</code> to decompose a register. </p>
<p>This is similar to <a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381" title="Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.">copyCost</a>, except for cases where multiple copy-like operations need to be inserted. If the register is used as a source operand and already has a bank assigned, <code>CurBank</code> is non-null. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#ae826c1439a2f1735834dfb2ec45fb906">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00253">253</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="abb1babbd49300ea60d3fe16eb5472749" name="abb1babbd49300ea60d3fe16eb5472749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1babbd49300ea60d3fe16eb5472749">&#9670;&#160;</a></span>getDefaultMappingAllVGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingAllVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03359">3359</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00532">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00333">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="aba8269780a1b283db0509e18d3f99d92" name="aba8269780a1b283db0509e18d3f99d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8269780a1b283db0509e18d3f99d92">&#9670;&#160;</a></span>getDefaultMappingSOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingSOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03317">3317</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00532">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00333">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00180">llvm::SrcOp::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ae6a779141ce10443d7b7d15b7ca76160" name="ae6a779141ce10443d7b7d15b7ca76160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a779141ce10443d7b7d15b7ca76160">&#9670;&#160;</a></span>getDefaultMappingVOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingVOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03335">3335</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00532">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00333">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a27d74d69cbd37e794e77ff37aa8d3401" name="a27d74d69cbd37e794e77ff37aa8d3401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d74d69cbd37e794e77ff37aa8d3401">&#9670;&#160;</a></span>getImageMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getImageMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RsrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03378">3378</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00532">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00333">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03484">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ab65adad01ce4004d6fe95c5b740190ab" name="ab65adad01ce4004d6fe95c5b740190ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65adad01ce4004d6fe95c5b740190ab">&#9670;&#160;</a></span>getInstrAlternativeMappings()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the alternative mappings for <code>MI</code>. </p>
<p>Alternative in the sense different from getInstrMapping. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00457">457</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelType_8h_source.html#l00246">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00338">getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00378">getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00532">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00333">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelType_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00436">isScalarLoadLegal()</a>, <a class="el" href="AMDGPU_8h_source.html#l00368">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPU_8h_source.html#l00369">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00365">llvm::AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a9d554817cae8090009510677635a1c7b" name="a9d554817cae8090009510677635a1c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d554817cae8090009510677635a1c7b">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00338">338</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00457">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="a3d8badc0c5eeec688355e80d3f116ac3" name="a3d8badc0c5eeec688355e80d3f116ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8badc0c5eeec688355e80d3f116ac3">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsicWSideEffects()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00378">378</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00457">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="abb21f77ed3dc15eb330b93b3efaa94ba" name="abb21f77ed3dc15eb330b93b3efaa94ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb21f77ed3dc15eb330b93b3efaa94ba">&#9670;&#160;</a></span>getInstrMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>. </p>
<p><a class="el" href="classllvm_1_1Any.html">Any</a> mapping that would cause a VGPR to SGPR generated is illegal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3f495e9cf115e5d32f21d729c46a484e">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">3528</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00640">llvm::RegisterBankInfo::cannotCopy()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="LowLevelType_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03511">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03359">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03317">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03335">getDefaultMappingVOP()</a>, <a class="el" href="RegisterBank_8h_source.html#l00046">llvm::RegisterBank::getID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03378">getImageMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03437">getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00163">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00532">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00540">llvm::RegisterBankInfo::getInvalidInstructionMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03283">getMappingType()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00333">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03484">getRegBankID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03492">getSGPROpMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00298">llvm::RegisterBankInfo::getValueMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03422">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03503">getVGPROpMapping()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00334">llvm::GCNSubtarget::hasFullRate64Ops()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00873">llvm::GCNSubtarget::hasScalarCompareEq64()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00408">llvm::GCNSubtarget::hasScalarMulHiInsts()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="InstrTypes_8h_source.html#l00732">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00733">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="MipsInstPrinter_8cpp_source.html#l00031">isReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03301">isSALUMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00253">llvm::RegisterBankInfo::InstructionMapping::isValid()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03267">regBankBoolUnion()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03252">regBankUnion()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a61f99fec329ba9cbb633996ee0452363" name="a61f99fec329ba9cbb633996ee0452363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f99fec329ba9cbb633996ee0452363">&#9670;&#160;</a></span>getInstrMappingForLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMappingForLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03437">3437</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelType_8h_source.html#l00246">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00532">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00333">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelType_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPU_8h_source.html#l00418">llvm::AMDGPU::isFlatGlobalAddrSpace()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00436">isScalarLoadLegal()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l00486">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a9561c2ca7dd4fcd8cf869156fbc79d79" name="a9561c2ca7dd4fcd8cf869156fbc79d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9561c2ca7dd4fcd8cf869156fbc79d79">&#9670;&#160;</a></span>getMappingType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getMappingType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03283">3283</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03252">regBankUnion()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a53fe77055b01a82e1a53e7798cef110a" name="a53fe77055b01a82e1a53e7798cef110a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fe77055b01a82e1a53e7798cef110a">&#9670;&#160;</a></span>getRegBankFromRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp; AMDGPURegisterBankInfo::getRegBankFromRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a register bank that covers <code>RC</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><code>RC</code> is a user-defined register class (as opposed as one generated by <a class="el" href="namespacellvm_1_1TableGen.html">TableGen</a>).</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The mapping RC -&gt; RegBank could be built while adding the coverage for the register banks. However, we do not do it, because, at least for now, we only need this information for register classes that are used in the description of instruction. In other words, there are just a handful of them and we do not want to waste space.</dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo</a></b></dt><dd>This should be <a class="el" href="namespacellvm_1_1TableGen.html">TableGen</a>'ed. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a9a3a4079fc2830c334da4406288bce24">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00279">279</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00209">llvm::SIRegisterInfo::isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00192">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a5bc45f557d3d69066e2c03a39ca51793" name="a5bc45f557d3d69066e2c03a39ca51793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc45f557d3d69066e2c03a39ca51793">&#9670;&#160;</a></span>getRegBankID()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getRegBankID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Default</em><span class="paramdefsep"> = </span><span class="paramdefval">AMDGPU::VGPRRegBankID</span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03484">3484</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>, <a class="el" href="RegisterBank_8h_source.html#l00046">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03378">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03492">getSGPROpMapping()</a>.</p>

</div>
</div>
<a id="a854d61301ea33c4f27021c50ae9e8bdf" name="a854d61301ea33c4f27021c50ae9e8bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854d61301ea33c4f27021c50ae9e8bdf">&#9670;&#160;</a></span>getSGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getSGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03492">3492</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03484">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a941f1e23c69340ff634ea8bbb015e6d0" name="a941f1e23c69340ff634ea8bbb015e6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941f1e23c69340ff634ea8bbb015e6d0">&#9670;&#160;</a></span>getValueMappingForPtr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getValueMappingForPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Ptr</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the mapping for a pointer argument. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03422">3422</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelType_8h_source.html#l00246">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelType_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AMDGPU_8h_source.html#l00418">llvm::AMDGPU::isFlatGlobalAddrSpace()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l00486">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a6dca2bae7706ebd6d1d1681137040243" name="a6dca2bae7706ebd6d1d1681137040243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dca2bae7706ebd6d1d1681137040243">&#9670;&#160;</a></span>getVGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getVGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03503">3503</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00497">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a5f5e4d60d30f6101d9aedbc3e0e13bc0" name="a5f5e4d60d30f6101d9aedbc3e0e13bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">&#9670;&#160;</a></span>handleD16VData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPURegisterBankInfo::handleD16VData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handle register layout difference for f16 images for some subtargets. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01753">1753</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="LowLevelType_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00670">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01626">Reg</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>.</p>

</div>
</div>
<a id="a9e00e65ed27b4878c544a984ae22329b" name="a9e00e65ed27b4878c544a984ae22329b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e00e65ed27b4878c544a984ae22329b">&#9670;&#160;</a></span>isDivergentRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::isDivergentRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *</td>          <td class="paramname"><span class="paramname"><em>RB</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register bank is considered divergent. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a02005f6abd229d62b4b708665c9473d5">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00218">218</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

</div>
</div>
<a id="af5a764fec0343cb91d369059651a11e4" name="af5a764fec0343cb91d369059651a11e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a764fec0343cb91d369059651a11e4">&#9670;&#160;</a></span>isSALUMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::isSALUMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03301">3301</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a8532a373e31385aa7f7ff3c4d14eff4b" name="a8532a373e31385aa7f7ff3c4d14eff4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8532a373e31385aa7f7ff3c4d14eff4b">&#9670;&#160;</a></span>setBufferOffsets()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::setBufferOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>CombinedOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>VOffsetReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SOffsetReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>InstOffsetVal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a></td>          <td class="paramname"><span class="paramname"><em>Alignment</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01239">1239</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00020">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00297">llvm::getIConstantVRegSExtVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00472">llvm::getOpcodeDef()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00465">llvm::getSrcRegIgnoringCopies()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00440">llvm::Offset</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08083">llvm::SIInstrInfo::splitMUBUFOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01322">applyMappingSBufferLoad()</a>.</p>

</div>
</div>
<a id="a909ca36ce602ebf9224694d163064009" name="a909ca36ce602ebf9224694d163064009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909ca36ce602ebf9224694d163064009">&#9670;&#160;</a></span>split64BitValueForMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> AMDGPURegisterBankInfo::split64BitValueForMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Regs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>HalfTy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>. </p>
<p>This appropriately sets the regbank of the new registers. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00644">644</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00438">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelType_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a0924254734e306adcc8cdcd0e2a3544c" name="a0924254734e306adcc8cdcd0e2a3544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0924254734e306adcc8cdcd0e2a3544c">&#9670;&#160;</a></span>splitBufferOffsets()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; AMDGPURegisterBankInfo::splitBufferOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01793">1793</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01779">getBaseWithConstantOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08048">llvm::SIInstrInfo::getMaxMUBUFImmOffset()</a>, and <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ada542413c7089fe35272a9ec47c19116" name="ada542413c7089fe35272a9ec47c19116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada542413c7089fe35272a9ec47c19116">&#9670;&#160;</a></span>Subtarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&amp; llvm::AMDGPURegisterBankInfo::Subtarget</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">44</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01548">applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03437">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03422">getValueMappingForPtr()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01753">handleD16VData()</a>.</p>

</div>
</div>
<a id="a774f70ec47e4b324901ebbb23573157d" name="a774f70ec47e4b324901ebbb23573157d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774f70ec47e4b324901ebbb23573157d">&#9670;&#160;</a></span>TII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>* llvm::AMDGPURegisterBankInfo::TII</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">46</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01441">applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">executeInWaterfallLoop()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01239">setBufferOffsets()</a>.</p>

</div>
</div>
<a id="afef42b99585e128b23a4980bc0bc1824" name="afef42b99585e128b23a4980bc0bc1824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef42b99585e128b23a4980bc0bc1824">&#9670;&#160;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>* llvm::AMDGPURegisterBankInfo::TRI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">45</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00301">addMappingFromTable()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01441">applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01163">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02105">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00688">buildReadFirstLane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00973">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01011">constrainOpWithReadfirstlane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00760">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03511">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03359">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03317">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03335">getDefaultMappingVOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03378">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00457">getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03528">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03437">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03283">getMappingType()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00279">getRegBankFromRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03484">getRegBankID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03492">getSGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03422">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03503">getVGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03301">isSALUMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01239">setBufferOffsets()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00644">split64BitValueForMapping()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:51:08 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
