#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  7 14:16:54 2019
# Process ID: 2724
# Current directory: C:/Users/aipsmith/Desktop/CSE100/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12688 C:\Users\aipsmith\Desktop\CSE100\Lab5\Lab5.xpr
# Log file: C:/Users/aipsmith/Desktop/CSE100/Lab5/vivado.log
# Journal file: C:/Users/aipsmith/Desktop/CSE100/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 745.461 ; gain = 115.855
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 16:08:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  7 16:08:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 16:12:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  7 16:12:11 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28381A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1963.371 ; gain = 1136.844
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 16:19:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  7 16:19:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 16:20:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  7 16:20:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28381A
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 16:29:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  7 16:29:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
[Thu Nov  7 16:59:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Nov  7 16:59:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1
[Thu Nov  7 17:00:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 17:02:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
[Thu Nov  7 17:09:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1
[Thu Nov  7 17:10:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 17:12:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 17:25:49 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  7 17:25:49 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Nov  7 17:31:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 17:52:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  7 17:52:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 17:56:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  7 17:56:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/aipsmith/Desktop/CSE100/Lab5.xpr.zip -temp_dir C:/Users/aipsmith/Desktop/CSE100/Lab5/.Xil/Vivado-9276-BE104PC03 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/aipsmith/Desktop/CSE100/Lab5/.Xil/Vivado-9276-BE104PC03' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/aipsmith/Desktop/CSE100/Lab5.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2268.230 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 18:30:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 18:35:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  7 18:35:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1
[Thu Nov  7 19:00:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1
[Thu Nov  7 19:02:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 19:04:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28381A
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aipsmith/Desktop/CSE100/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/aipsmith/Desktop/CSE100/Lab5.xpr.zip -temp_dir C:/Users/aipsmith/Desktop/CSE100/Lab5/.Xil/Vivado-9276-BE104PC03 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/aipsmith/Desktop/CSE100/Lab5/.Xil/Vivado-9276-BE104PC03' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/aipsmith/Desktop/CSE100/Lab5.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3304.902 ; gain = 0.000
