
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001197                       # Number of seconds simulated
sim_ticks                                  1196982654                       # Number of ticks simulated
final_tick                               449092062294                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 201992                       # Simulator instruction rate (inst/s)
host_op_rate                                   267109                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37165                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347628                       # Number of bytes of host memory used
host_seconds                                 32207.63                       # Real time elapsed on the host
sim_insts                                  6505677206                       # Number of instructions simulated
sim_ops                                    8602941944                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        24064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        23808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        24704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        19968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        16640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        40576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        17024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        21248                       # Number of bytes read from this memory
system.physmem.bytes_read::total               212096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        77696                       # Number of bytes written to this memory
system.physmem.bytes_written::total             77696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          156                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          130                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          317                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          133                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          166                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1657                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             607                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  607                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2780324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20103884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2673389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19890013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2673389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20638561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1604033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16681946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3101131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13901622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2887260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     33898570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2887260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     14222428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1497098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17751302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               177192209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2780324                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2673389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2673389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1604033                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3101131                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2887260                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2887260                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1497098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20103884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64909880                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64909880                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64909880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2780324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20103884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2673389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19890013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2673389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20638561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1604033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16681946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3101131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13901622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2887260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     33898570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2887260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     14222428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1497098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17751302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              242102088                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2870463                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221372                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196052                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19124                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141601                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137776                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13641                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          635                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2303178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1255510                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221372                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151417                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62320                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         34957                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140517                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2659239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.532310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.787121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2381209     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41150      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21564      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40434      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13547      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37431      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6066      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10484      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107354      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2659239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077121                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437389                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2225066                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       113874                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277330                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          309                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         42654                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21925                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1410678                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1757                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         42654                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2233707                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          74830                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        15085                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270593                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        22364                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1407998                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1081                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        20298                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1852205                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6389365                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6389365                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          374113                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40130                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42578                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          243                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9371                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1398774                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1301048                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1224                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       266371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       561262                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2659239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.489256                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.106350                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2087331     78.49%     78.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       189853      7.14%     85.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       179689      6.76%     92.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       110716      4.16%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58182      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15081      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17562      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          436      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          389      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2659239                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2373     57.98%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           943     23.04%     81.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          777     18.98%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1023555     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10468      0.80%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       224922     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42008      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1301048                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453254                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4093                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003146                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5266651                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1665371                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1265999                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1305141                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1144                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        52743                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1691                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         42654                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          36685                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         2859                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1398988                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           62                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248041                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42578                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           502                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11426                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20274                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1282411                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221283                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18636                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263269                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194424                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             41986                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446761                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1266542                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1265999                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           765063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1690173                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.441043                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452654                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129674                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       269381                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18811                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2616585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431736                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2194194     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166764      6.37%     90.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106734      4.08%     94.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33279      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55221      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11175      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7220      0.28%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6458      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35540      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2616585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129674                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236185                       # Number of memory references committed
system.switch_cpus0.commit.loads               195298                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173315                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35540                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3980087                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2840811                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 211224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.870460                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.870460                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348376                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348376                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5950047                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1655925                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1486760                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2870463                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          221948                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       196500                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19195                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       141807                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          138002                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           13656                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          645                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2302762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1257585                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             221948                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       151658                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               278547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          62574                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         34387                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           140614                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2658952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.533071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.788191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2380405     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           41288      1.55%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           21707      0.82%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           40594      1.53%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13443      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           37472      1.41%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6024      0.23%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10501      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          107518      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2658952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077321                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438112                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2227734                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       110252                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           277813                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          311                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         42836                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        22045                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1412381                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1740                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         42836                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2236108                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          72577                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        14478                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           271264                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        21683                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1409486                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1135                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        19596                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1855634                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6394995                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6394995                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1478476                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          377156                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          203                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            39352                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       247863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        42618                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          252                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9425                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1400084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1301341                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1280                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       267384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       565020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2658952                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.489419                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.106557                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2087218     78.50%     78.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       189403      7.12%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       179822      6.76%     92.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       110795      4.17%     96.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        58148      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        15215      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17569      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          428      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          354      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2658952                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2398     58.13%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           951     23.05%     81.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          776     18.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1023808     78.67%     78.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        10505      0.81%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       224913     17.28%     96.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        42020      3.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1301341                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.453356                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               4125                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003170                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5267039                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1667695                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1266316                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1305466                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1124                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        52538                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1717                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         42836                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          35859                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2764                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1400297                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           86                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       247863                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        42618                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8783                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        20325                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1282715                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       221257                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18626                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              263256                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          194509                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             41999                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.446867                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1266925                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1266316                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           765110                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1689150                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.441154                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.452956                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1000236                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1129964                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       270385                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18883                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2616116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431924                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.300000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2193637     83.85%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       166889      6.38%     90.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       106745      4.08%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        33053      1.26%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        55351      2.12%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        11224      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7177      0.27%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6480      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        35560      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2616116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1000236                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1129964                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                236225                       # Number of memory references committed
system.switch_cpus1.commit.loads               195324                       # Number of loads committed
system.switch_cpus1.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173359                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           988371                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        14531                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        35560                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3980892                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2843567                       # The number of ROB writes
system.switch_cpus1.timesIdled                  51018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 211511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1000236                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1129964                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1000236                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.869786                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.869786                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.348458                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.348458                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5951044                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1656709                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1488841                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2870463                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          221376                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       195983                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19080                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       141264                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          137526                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           13655                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          622                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2303666                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1256207                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             221376                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       151181                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               278242                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62222                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         35766                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           140438                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2660694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.532641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.788060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2382452     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           41253      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           21501      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           40443      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13500      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           37438      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6005      0.23%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10426      0.39%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          107676      4.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2660694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077122                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.437632                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2231323                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       108931                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           277514                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          320                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         42600                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        21945                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          420                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1412176                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1753                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         42600                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2239391                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          70943                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        15474                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           271134                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        21146                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1409369                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1096                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        19068                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1854251                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6396376                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6396376                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1480876                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          373375                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          201                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          107                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            38572                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       248048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        42726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          282                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         9422                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1400354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1302244                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1201                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       265827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       562370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2660694                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.489438                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.106559                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2088554     78.50%     78.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       189463      7.12%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       180214      6.77%     92.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       110516      4.15%     96.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        58410      2.20%     98.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        15223      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17526      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          410      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          378      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2660694                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2335     57.29%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           964     23.65%     80.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          777     19.06%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1024619     78.68%     78.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        10543      0.81%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       224862     17.27%     96.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        42125      3.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1302244                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.453670                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               4076                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003130                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5270459                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1666405                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1267493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1306320                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1081                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        52585                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         42600                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          35532                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         2665                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1400564                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           85                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       248048                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        42726                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        20123                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1283833                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       221293                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18411                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              263399                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          194631                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             42106                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.447256                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1268112                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1267493                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           765950                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1692700                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.441564                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.452502                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1001609                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1131653                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       268986                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18767                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2618094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.432243                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.300422                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2194998     83.84%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       167042      6.38%     90.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       106909      4.08%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        33432      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        55149      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        11206      0.43%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7242      0.28%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         6509      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        35607      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2618094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1001609                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1131653                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                236461                       # Number of memory references committed
system.switch_cpus2.commit.loads               195463                       # Number of loads committed
system.switch_cpus2.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173604                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           989885                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        14565                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        35607                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3983113                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2843911                       # The number of ROB writes
system.switch_cpus2.timesIdled                  50849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 209769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1001609                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1131653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1001609                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.865852                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.865852                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.348936                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.348936                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5956631                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1658051                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1487621                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2870463                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          233626                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       191456                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24779                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        95531                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           89444                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23590                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1095                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2238325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1335592                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             233626                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       113034                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               292592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          71306                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         61376                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           139608                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2638408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.619471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.975190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2345816     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           31343      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           36717      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           19699      0.75%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22278      0.84%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           13074      0.50%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8555      0.32%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           22677      0.86%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          138249      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2638408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081390                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465288                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2219154                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        81183                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           289976                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2355                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         45731                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        37862                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1629355                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2133                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         45731                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2223160                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          18461                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        52389                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           288376                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10283                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1627204                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2299                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2262876                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7575153                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7575153                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1898111                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          364765                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          431                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          245                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            29738                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       156170                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        84066                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2004                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17353                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1623169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1523749                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2161                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       223843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       520228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2638408                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.577526                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268749                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1997362     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       257286      9.75%     85.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       138865      5.26%     90.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        95651      3.63%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        83736      3.17%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        43061      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        10638      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6769      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         5040      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2638408                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            410     11.60%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1606     45.44%     57.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1518     42.95%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1275876     83.73%     83.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23880      1.57%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       140570      9.23%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        83238      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1523749                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.530837                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3534                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002319                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5691601                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1847475                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1496416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1527283                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3757                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        30498                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2618                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         45731                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13325                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1375                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1623605                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       156170                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        84066                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          245                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13627                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28085                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1499713                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       131880                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        24036                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              215065                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          208845                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             83185                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.522464                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1496494                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1496416                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           890827                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2334103                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.521315                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381657                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1114623                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1367236                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       256386                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24783                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2592677                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.346250                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2034038     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       259265     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       108897      4.20%     92.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        64784      2.50%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44778      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        29194      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        15483      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        12059      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24179      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2592677                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1114623                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1367236                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                207120                       # Number of memory references committed
system.switch_cpus3.commit.loads               125672                       # Number of loads committed
system.switch_cpus3.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            195500                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1232734                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        27796                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24179                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4192120                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3292980                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 232055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1114623                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1367236                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1114623                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.575277                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.575277                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.388308                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.388308                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6763941                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2079654                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1519272                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2870463                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          236996                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       193847                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        24779                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        96444                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           90837                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24088                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1162                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2275065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1326926                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             236996                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       114925                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          68710                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         47659                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           140695                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2641969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.964547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2366368     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           12844      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19923      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           26923      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           28110      1.06%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           23958      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           12908      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20373      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          130562      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2641969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082564                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462269                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2251988                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        71242                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           274940                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          384                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         43409                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        38881                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1626699                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         43409                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2258484                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          15266                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        41719                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           268850                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14236                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1625076                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1817                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6297                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2268837                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7556164                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7556164                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1935744                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          333086                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          391                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            44667                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       153054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        81672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          911                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17507                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1621805                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1529963                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          327                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       197624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       480154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2641969                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579100                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.272403                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1996515     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       264231     10.00%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       134095      5.08%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       102347      3.87%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        79673      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        32434      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        20591      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        10571      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1512      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2641969                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            336     12.29%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           982     35.93%     48.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1415     51.77%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1286874     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        22765      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       138852      9.08%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        81282      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1529963                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533002                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2733                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001786                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5704955                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1819838                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1505030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1532696                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3073                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27263                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1623                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         43409                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          12051                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1491                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1622207                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       153054                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        81672                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1292                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13591                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        27978                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1507388                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       130468                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22575                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              211731                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          213589                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             81263                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525138                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1505105                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1505030                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           864853                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2329308                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524316                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371292                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1128249                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1388309                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       233894                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        24866                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2598560                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534261                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.383163                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2029566     78.10%     78.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       281814     10.85%     88.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       106769      4.11%     93.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        50578      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        42433      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        24699      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        21975      0.85%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9662      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31064      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2598560                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1128249                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1388309                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                205836                       # Number of memory references committed
system.switch_cpus4.commit.loads               125787                       # Number of loads committed
system.switch_cpus4.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            200170                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1250860                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        28585                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31064                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4189686                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3287831                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 228494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1128249                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1388309                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1128249                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.544175                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.544175                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393055                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393055                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6782966                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2098304                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1507323                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2870463                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          224243                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       202001                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        13673                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        88050                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           78054                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12209                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          627                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2362792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1407861                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             224243                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        90263                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               277377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          43380                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         52470                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           137400                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        13528                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2722012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.607358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.939622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2444635     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            9621      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20175      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            8209      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           45488      1.67%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           40707      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7825      0.29%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16616      0.61%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          128736      4.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2722012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078121                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490465                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2349586                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        66161                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           276210                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          900                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         29146                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19762                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1649643                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1373                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         29146                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2352610                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          44490                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        13478                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           274147                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8132                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1647187                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3057                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          156                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1940221                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7753061                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7753061                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1682140                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          258064                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          200                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22359                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       386674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       194255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1719                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9320                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1641610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1567451                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1098                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       148739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       358595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2722012                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575843                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.373167                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2164808     79.53%     79.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       167163      6.14%     85.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       136887      5.03%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        59258      2.18%     92.88% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        74664      2.74%     95.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        72619      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        41280      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3355      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1978      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2722012                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3910     10.98%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         30811     86.50%     97.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          900      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       985398     62.87%     62.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        13591      0.87%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       374856     23.92%     87.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       193514     12.35%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1567451                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.546062                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              35621                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022725                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5893633                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1790615                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1551965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1603072                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2830                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        18951                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         2032                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          139                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         29146                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          40155                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2013                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1641816                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           44                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       386674                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       194255                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         7228                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        15747                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1555010                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       373395                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        12441                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              566865                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          203536                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            193470                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.541728                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1552093                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1551965                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           838981                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1654735                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.540667                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507018                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1250140                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1468962                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       173053                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        13732                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2692866                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.545501                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.367905                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2159631     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       194856      7.24%     87.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        91369      3.39%     90.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        90242      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        24261      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       105018      3.90%     98.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7872      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5660      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        13957      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2692866                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1250140                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1468962                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                559935                       # Number of memory references committed
system.switch_cpus5.commit.loads               367715                       # Number of loads committed
system.switch_cpus5.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            194002                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1306150                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        13957                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4320911                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3313206                       # The number of ROB writes
system.switch_cpus5.timesIdled                  53547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 148451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1250140                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1468962                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1250140                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.296113                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.296113                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.435519                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.435519                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7682526                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1805866                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1957701                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2870463                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          236829                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       193744                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        24792                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        96492                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           90853                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24093                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1162                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2274514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1326092                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             236829                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       114946                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               275556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          68509                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         47654                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines           140654                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        24656                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2641151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.963918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2365595     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           12815      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20034      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           26977      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           28115      1.06%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           23989      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           12999      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20112      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          130515      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2641151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082506                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461978                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2251380                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        71289                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           274895                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          389                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         43192                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        38820                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1625570                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1285                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         43192                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2257906                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          15192                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        41768                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           268790                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        14298                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1623978                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1836                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6321                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2267755                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7550689                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7550689                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1936697                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          331058                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          391                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            44915                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       152954                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        81511                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          919                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        21097                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1620670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1529886                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          335                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       195538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       474751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2641151                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579250                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270842                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1992815     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       267729     10.14%     85.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       135323      5.12%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       101038      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        79122      3.00%     97.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        32423      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        20603      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        10608      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1490      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2641151                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            325     11.97%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           984     36.24%     48.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1406     51.79%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1286913     84.12%     84.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        22769      1.49%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       138883      9.08%     94.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        81131      5.30%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1529886                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532975                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2715                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001775                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5703973                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1816618                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1504991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1532601                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3247                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27099                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1431                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         43192                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          11944                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1467                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1621068                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       152954                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        81511                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27963                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1507335                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       130542                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        22551                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              211656                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          213606                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             81114                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525119                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1505073                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1504991                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           864931                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2328983                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524303                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371377                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1128796                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1388988                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       232085                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        24880                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2597959                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534646                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.380082                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2026410     78.00%     78.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       284178     10.94%     88.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       106618      4.10%     93.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        50474      1.94%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44060      1.70%     96.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        24744      0.95%     97.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        20999      0.81%     98.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9610      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        30866      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2597959                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1128796                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1388988                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                205935                       # Number of memory references committed
system.switch_cpus6.commit.loads               125855                       # Number of loads committed
system.switch_cpus6.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            200271                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1251465                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        28596                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        30866                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4188153                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3285347                       # The number of ROB writes
system.switch_cpus6.timesIdled                  36261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 229312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1128796                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1388988                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1128796                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.542942                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.542942                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393245                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393245                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6783094                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2098429                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1506407                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2870462                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          233464                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       191315                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        24756                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        95466                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           89383                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           23572                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1094                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2236719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1334679                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             233464                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       112955                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               292380                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          71238                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         62800                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           139500                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2637968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.619132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.974704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2345588     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           31314      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           36692      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           19688      0.75%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22263      0.84%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           13066      0.50%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8544      0.32%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           22661      0.86%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          138152      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2637968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081333                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464970                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2217546                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        82610                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           289766                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2353                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         45684                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        37840                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          385                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1628174                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2141                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         45684                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2221545                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          18660                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        53638                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           288166                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        10267                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1626023                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          2296                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2261262                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7569612                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7569612                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1896856                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          364406                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          432                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          247                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            29722                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       156048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        84019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2001                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17332                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1621987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          433                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1522689                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2166                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       223602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       519651                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2637968                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577220                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268475                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1997335     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       257158      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       138766      5.26%     90.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        95578      3.62%     94.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        83666      3.17%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        43028      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        10633      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6769      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         5035      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2637968                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            411     11.62%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1610     45.52%     57.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1516     42.86%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1274978     83.73%     83.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23867      1.57%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.31% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       140481      9.23%     94.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        83178      5.46%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1522689                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.530468                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3537                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002323                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5689049                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1846054                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1495377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1526226                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3762                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        30460                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2628                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         45684                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          13525                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1378                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1622425                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       156048                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        84019                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          247                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           987                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13615                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28058                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1498673                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       131795                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        24016                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              214920                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          208709                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             83125                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522102                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1495455                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1495377                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           890234                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2332432                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520953                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381676                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1113899                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1366322                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       256118                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        24760                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2592284                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527073                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.345944                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2034007     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       259101     10.00%     88.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       108825      4.20%     92.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        64746      2.50%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44756      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        29165      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        15473      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        12042      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24169      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2592284                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1113899                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1366322                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                206979                       # Number of memory references committed
system.switch_cpus7.commit.loads               125588                       # Number of loads committed
system.switch_cpus7.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            195375                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1231902                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        27774                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24169                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4190555                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3290569                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 232494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1113899                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1366322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1113899                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.576950                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.576950                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.388056                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.388056                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6759197                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2078217                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1518234                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           372                       # number of misc regfile writes
system.l2.replacements                           1655                       # number of replacements
system.l2.tagsinuse                      32763.368174                       # Cycle average of tags in use
system.l2.total_refs                           871998                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34416                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.336994                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           575.699869                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.476287                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     97.093966                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.525440                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     96.290035                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.304582                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    100.095877                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     14.329144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     85.154141                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     16.329991                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     67.063207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     25.859829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    161.134937                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     16.003949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     68.513727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.818495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     90.466187                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4510.371000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4477.973490                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4420.106676                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3668.321762                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2847.504143                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4804.794780                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2865.430436                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3694.706226                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017569                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002963                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000474                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002939                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000467                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.003055                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000437                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002599                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000498                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002047                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000789                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.004917                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000488                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002091                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002761                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.137646                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.136657                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.134891                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.111948                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.086899                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.146631                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.087446                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.112753                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999859                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          448                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          438                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          452                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          364                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          621                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          359                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          441                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3584                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1172                       # number of Writeback hits
system.l2.Writeback_hits::total                  1172                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          451                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          441                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          452                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          367                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          362                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          441                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3602                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          451                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          457                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          441                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          452                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          367                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          624                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          362                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          441                       # number of overall hits
system.l2.overall_hits::total                    3602                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          188                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          186                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          193                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          130                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          317                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          133                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          164                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1653                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          186                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          156                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          130                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          317                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          166                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1657                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          188                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          186                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          193                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          156                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          130                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          317                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          133                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          166                       # number of overall misses
system.l2.overall_misses::total                  1657                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3946929                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     28287763                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3788548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27846049                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3911115                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     29513470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2323129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     23204040                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4402644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     20088373                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4029508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     47920286                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4038799                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     20111762                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1936472                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     24625399                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       249974286                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       349570                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       324726                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        674296                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3946929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     28287763                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3788548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27846049                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3911115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     29513470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2323129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     23553610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4402644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     20088373                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4029508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     47920286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4038799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     20111762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1936472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     24950125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        250648582                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3946929                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     28287763                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3788548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27846049                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3911115                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     29513470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2323129                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     23553610                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4402644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     20088373                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4029508                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     47920286                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4038799                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     20111762                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1936472                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     24950125                       # number of overall miss cycles
system.l2.overall_miss_latency::total       250648582                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          640                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5237                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1172                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1172                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                22                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          643                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          634                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          608                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          497                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          941                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          607                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5259                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          643                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          634                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          608                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          497                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          941                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          607                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5259                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.295597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.290625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.305864                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.254125                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.263158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.337953                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.270325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.271074                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.315639                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.181818                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.294210                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.289269                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.304416                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.256579                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.261569                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.336876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.268687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.273476                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.315079                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.294210                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.289269                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.304416                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.256579                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.261569                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.336876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.268687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.273476                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.315079                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151804.961538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150466.824468                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151541.920000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149709.940860                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 156444.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152919.533679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154875.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150675.584416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151815.310345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 154525.946154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149241.037037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151168.094637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149585.148148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151216.255639                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 138319.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150154.871951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151224.613430                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       174785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       162363                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       168574                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151804.961538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150466.824468                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151541.920000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149709.940860                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 156444.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152919.533679                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154875.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150984.679487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151815.310345                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 154525.946154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149241.037037                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151168.094637                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149585.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151216.255639                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 138319.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150301.957831                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151266.494870                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151804.961538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150466.824468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151541.920000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149709.940860                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 156444.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152919.533679                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154875.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150984.679487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151815.310345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 154525.946154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149241.037037                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151168.094637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149585.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151216.255639                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 138319.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150301.957831                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151266.494870                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  607                       # number of writebacks
system.l2.writebacks::total                       607                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          186                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          193                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1653                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1657                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2433624                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     17330855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2332145                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     17017614                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2454493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     18275925                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1451475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     14230810                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2715701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     12524202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2456407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     29462707                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2467450                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     12368215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1121984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     15071673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    153715280                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       233185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       207748                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       440933                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2433624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     17330855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2332145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     17017614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2454493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     18275925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1451475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     14463995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2715701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     12524202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2456407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     29462707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2467450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     12368215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1121984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     15279421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    154156213                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2433624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     17330855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2332145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     17017614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2454493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     18275925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1451475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     14463995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2715701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     12524202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2456407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     29462707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2467450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     12368215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1121984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     15279421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    154156213                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.295597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.290625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.305864                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.254125                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.263158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.337953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.270325                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.271074                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.315639                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.294210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.289269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.304416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.256579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.261569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.336876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.268687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.273476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.315079                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.294210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.289269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.304416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.256579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.261569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.336876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.268687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.273476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.315079                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93600.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92185.398936                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93285.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91492.548387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 98179.720000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94693.911917                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        96765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92407.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93644.862069                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96340.015385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90978.037037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92942.293375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91387.037037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92994.097744                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 80141.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91900.445122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92991.699940                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 116592.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       103874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110233.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93600.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92185.398936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93285.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91492.548387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 98179.720000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94693.911917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        96765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92717.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93644.862069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 96340.015385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90978.037037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92942.293375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91387.037037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92994.097744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 80141.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92044.704819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93033.321062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93600.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92185.398936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93285.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91492.548387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 98179.720000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94693.911917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        96765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92717.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93644.862069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 96340.015385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90978.037037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92942.293375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91387.037037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92994.097744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 80141.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92044.704819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93033.321062                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.475364                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172681                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1354102.312274                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.740026                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.735338                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025224                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844127                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869352                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140484                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140484                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140484                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140484                       # number of overall hits
system.cpu0.icache.overall_hits::total         140484                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.cpu0.icache.overall_misses::total           33                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5166966                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5166966                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5166966                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5166966                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5166966                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5166966                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140517                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140517                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140517                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140517                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156574.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156574.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156574.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156574.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156574.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156574.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4403552                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4403552                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4403552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4403552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4403552                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4403552                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163094.518519                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163094.518519                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163094.518519                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163094.518519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163094.518519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163094.518519                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   639                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171130931                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   895                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              191207.744134                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.179252                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.820748                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.606169                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.393831                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201258                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       241927                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          241927                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       241927                       # number of overall hits
system.cpu0.dcache.overall_hits::total         241927                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2132                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2132                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2147                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2147                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2147                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2147                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    218165284                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    218165284                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1409547                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1409547                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    219574831                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    219574831                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    219574831                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    219574831                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244074                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244074                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244074                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244074                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010482                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010482                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008797                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008797                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008797                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008797                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102328.932458                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102328.932458                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 93969.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93969.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102270.531439                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102270.531439                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102270.531439                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102270.531439                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1496                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1508                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1508                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          636                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          639                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          639                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     60394312                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     60394312                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       210666                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       210666                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     60604978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     60604978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     60604978                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     60604978                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002618                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002618                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94959.610063                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94959.610063                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        70222                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        70222                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94843.471049                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94843.471049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94843.471049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94843.471049                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               542.524577                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750172778                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1356551.135624                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.788099                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.736478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025301                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844129                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.869430                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       140581                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         140581                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       140581                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          140581                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       140581                       # number of overall hits
system.cpu1.icache.overall_hits::total         140581                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.cpu1.icache.overall_misses::total           33                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5091448                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5091448                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5091448                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5091448                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5091448                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5091448                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       140614                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       140614                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       140614                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       140614                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       140614                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       140614                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000235                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000235                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154286.303030                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154286.303030                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154286.303030                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154286.303030                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154286.303030                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154286.303030                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4155714                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4155714                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4155714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4155714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4155714                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4155714                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159835.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159835.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159835.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159835.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159835.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159835.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   643                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171130873                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   899                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              190356.922136                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   154.547675                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   101.452325                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.603702                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.396298                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       201185                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         201185                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        40683                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         40683                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          102                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           99                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       241868                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          241868                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       241868                       # number of overall hits
system.cpu1.dcache.overall_hits::total         241868                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2138                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2138                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2153                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2153                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2153                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2153                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    215721712                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    215721712                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1295866                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1295866                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    217017578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    217017578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    217017578                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    217017578                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       203323                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       203323                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        40698                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40698                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       244021                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       244021                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       244021                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       244021                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010515                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010515                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000369                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008823                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008823                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008823                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100898.836296                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100898.836296                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86391.066667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86391.066667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100797.760334                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100797.760334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100797.760334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100797.760334                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu1.dcache.writebacks::total               89                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1498                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1498                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1510                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1510                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1510                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1510                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          640                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          640                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          643                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     59963368                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     59963368                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       217610                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       217610                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     60180978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     60180978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     60180978                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     60180978                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003148                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003148                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002635                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002635                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002635                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002635                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93692.762500                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93692.762500                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 72536.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72536.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93594.055988                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93594.055988                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93594.055988                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93594.055988                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               542.303679                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750172604                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1356550.820976                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.568100                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.735579                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024949                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844128                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.869076                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       140407                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         140407                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       140407                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          140407                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       140407                       # number of overall hits
system.cpu2.icache.overall_hits::total         140407                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           31                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           31                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           31                       # number of overall misses
system.cpu2.icache.overall_misses::total           31                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5095234                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5095234                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5095234                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5095234                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5095234                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5095234                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       140438                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       140438                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       140438                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       140438                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       140438                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       140438                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000221                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000221                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 164362.387097                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 164362.387097                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 164362.387097                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 164362.387097                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 164362.387097                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 164362.387097                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4374783                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4374783                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4374783                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4374783                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4374783                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4374783                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 168260.884615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 168260.884615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 168260.884615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 168260.884615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 168260.884615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 168260.884615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   634                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171130992                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   890                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              192282.013483                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   154.904787                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   101.095213                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.605097                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.394903                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       201210                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         201210                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        40781                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         40781                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           99                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           98                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       241991                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          241991                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       241991                       # number of overall hits
system.cpu2.dcache.overall_hits::total         241991                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2143                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2143                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2158                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2158                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2158                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2158                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    221781496                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    221781496                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1271205                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1271205                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    223052701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    223052701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    223052701                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    223052701                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       203353                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       203353                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        40796                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        40796                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       244149                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       244149                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       244149                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       244149                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010538                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010538                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 103491.132058                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103491.132058                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        84747                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        84747                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 103360.843837                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 103360.843837                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 103360.843837                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103360.843837                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu2.dcache.writebacks::total               88                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1512                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1512                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1524                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1524                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          631                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          631                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          634                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          634                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          634                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          634                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     60798369                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     60798369                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       226085                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       226085                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     61024454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     61024454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     61024454                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     61024454                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003103                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003103                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002597                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002597                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002597                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002597                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96352.407290                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96352.407290                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 75361.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75361.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96253.082019                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96253.082019                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96253.082019                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96253.082019                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.328355                       # Cycle average of tags in use
system.cpu3.icache.total_refs               845324618                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1700854.362173                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    14.328355                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022962                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.795398                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139590                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139590                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139590                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139590                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139590                       # number of overall hits
system.cpu3.icache.overall_hits::total         139590                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2916390                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2916390                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2916390                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2916390                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2916390                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2916390                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       139608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       139608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       139608                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       139608                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       139608                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       139608                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000129                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000129                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162021.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162021.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162021.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162021.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162021.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162021.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2525525                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2525525                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2525525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2525525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2525525                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2525525                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 168368.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 168368.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 168368.333333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 168368.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 168368.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 168368.333333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   608                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               132976279                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   864                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              153907.730324                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   176.068589                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    79.931411                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.687768                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.312232                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        96672                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          96672                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80981                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80981                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          199                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          186                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       177653                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          177653                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       177653                       # number of overall hits
system.cpu3.dcache.overall_hits::total         177653                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2059                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2059                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           68                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2127                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2127                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2127                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2127                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    238578988                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    238578988                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     11315033                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     11315033                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    249894021                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    249894021                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    249894021                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    249894021                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        81049                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        81049                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179780                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179780                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179780                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179780                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.020855                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020855                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000839                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000839                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011831                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011831                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011831                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011831                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115871.290918                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115871.290918                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 166397.544118                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 166397.544118                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 117486.610719                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 117486.610719                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 117486.610719                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 117486.610719                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          234                       # number of writebacks
system.cpu3.dcache.writebacks::total              234                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1453                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1453                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           66                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           66                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1519                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1519                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1519                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1519                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          606                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          606                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          608                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          608                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          608                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          608                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     54678070                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     54678070                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       366170                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       366170                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     55044240                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     55044240                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     55044240                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     55044240                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006138                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006138                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003382                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003382                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003382                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003382                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90227.838284                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90227.838284                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       183085                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       183085                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90533.289474                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90533.289474                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90533.289474                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90533.289474                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               491.502928                       # Cycle average of tags in use
system.cpu4.icache.total_refs               844471432                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1672220.657426                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    16.502928                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.026447                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.787665                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       140660                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         140660                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       140660                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          140660                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       140660                       # number of overall hits
system.cpu4.icache.overall_hits::total         140660                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.cpu4.icache.overall_misses::total           35                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5563770                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5563770                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5563770                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5563770                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5563770                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5563770                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       140695                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       140695                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       140695                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       140695                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       140695                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       140695                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000249                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000249                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158964.857143                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158964.857143                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158964.857143                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158964.857143                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158964.857143                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158964.857143                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4790763                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4790763                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4790763                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4790763                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4790763                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4790763                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159692.100000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159692.100000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159692.100000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159692.100000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159692.100000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159692.100000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   497                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               127661403                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   753                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              169537.055777                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   154.491653                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   101.508347                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.603483                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.396517                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        95646                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          95646                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        79657                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         79657                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          193                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          192                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       175303                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          175303                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       175303                       # number of overall hits
system.cpu4.dcache.overall_hits::total         175303                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1552                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1552                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1568                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1568                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1568                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1568                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    176893504                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    176893504                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1315300                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1315300                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    178208804                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    178208804                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    178208804                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    178208804                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        97198                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        97198                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        79673                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        79673                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       176871                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       176871                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       176871                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       176871                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015967                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015967                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000201                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000201                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008865                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008865                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008865                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008865                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113977.773196                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113977.773196                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82206.250000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82206.250000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113653.573980                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113653.573980                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113653.573980                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113653.573980                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          109                       # number of writebacks
system.cpu4.dcache.writebacks::total              109                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1058                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1058                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1071                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1071                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1071                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1071                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          494                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          497                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          497                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     45371594                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     45371594                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       213278                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       213278                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     45584872                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     45584872                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     45584872                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     45584872                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005082                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005082                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002810                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002810                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002810                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002810                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91845.331984                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91845.331984                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71092.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71092.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 91720.064386                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 91720.064386                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 91720.064386                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 91720.064386                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               568.857561                       # Cycle average of tags in use
system.cpu5.icache.total_refs               868085316                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1520289.520140                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.815418                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.042144                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.042973                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868657                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.911631                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       137358                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         137358                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       137358                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          137358                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       137358                       # number of overall hits
system.cpu5.icache.overall_hits::total         137358                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.cpu5.icache.overall_misses::total           42                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6065072                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6065072                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6065072                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6065072                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6065072                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6065072                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       137400                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       137400                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       137400                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       137400                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       137400                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       137400                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000306                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000306                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000306                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000306                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000306                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000306                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 144406.476190                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 144406.476190                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 144406.476190                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 144406.476190                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 144406.476190                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 144406.476190                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4363696                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4363696                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4363696                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4363696                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4363696                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4363696                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155846.285714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155846.285714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155846.285714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155846.285714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155846.285714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155846.285714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   941                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               332280521                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1197                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              277594.420217                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   106.631367                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   149.368633                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.416529                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.583471                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       352466                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         352466                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       192012                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        192012                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           97                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           94                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       544478                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          544478                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       544478                       # number of overall hits
system.cpu5.dcache.overall_hits::total         544478                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         3285                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         3285                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           10                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3295                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3295                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3295                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3295                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    359537203                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    359537203                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       766840                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       766840                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    360304043                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    360304043                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    360304043                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    360304043                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       355751                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       355751                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       192022                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       192022                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       547773                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       547773                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       547773                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       547773                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009234                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009234                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000052                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006015                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006015                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006015                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006015                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109448.159209                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109448.159209                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        76684                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        76684                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109348.723217                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109348.723217                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109348.723217                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109348.723217                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          226                       # number of writebacks
system.cpu5.dcache.writebacks::total              226                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2347                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2347                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            7                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2354                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2354                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2354                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2354                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          938                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          938                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          941                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          941                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          941                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          941                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     93760597                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     93760597                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       197475                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       197475                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     93958072                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     93958072                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     93958072                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     93958072                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002637                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002637                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001718                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001718                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001718                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001718                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99957.992537                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99957.992537                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        65825                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        65825                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99849.173220                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99849.173220                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99849.173220                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99849.173220                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               491.354629                       # Cycle average of tags in use
system.cpu6.icache.total_refs               844471392                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1675538.476190                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    16.354629                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.026209                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.787427                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       140620                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         140620                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       140620                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          140620                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       140620                       # number of overall hits
system.cpu6.icache.overall_hits::total         140620                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.cpu6.icache.overall_misses::total           34                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5066257                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5066257                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5066257                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5066257                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5066257                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5066257                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       140654                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       140654                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       140654                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       140654                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       140654                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       140654                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000242                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000242                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 149007.558824                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 149007.558824                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 149007.558824                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 149007.558824                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 149007.558824                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 149007.558824                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4434047                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4434047                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4434047                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4434047                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4434047                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4434047                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 152898.172414                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 152898.172414                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 152898.172414                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 152898.172414                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 152898.172414                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 152898.172414                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   495                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               127661299                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   751                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              169988.414115                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   154.538062                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   101.461938                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.603664                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.396336                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        95511                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          95511                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79688                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79688                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          193                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          192                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       175199                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          175199                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       175199                       # number of overall hits
system.cpu6.dcache.overall_hits::total         175199                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1558                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1558                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           16                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1574                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1574                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1574                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1574                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    177589387                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    177589387                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1266318                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1266318                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    178855705                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    178855705                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    178855705                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    178855705                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        97069                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        97069                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        79704                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        79704                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       176773                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       176773                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       176773                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       176773                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.016050                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.016050                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000201                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000201                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008904                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008904                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008904                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008904                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113985.485879                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113985.485879                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 79144.875000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 79144.875000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113631.324651                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113631.324651                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113631.324651                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113631.324651                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu6.dcache.writebacks::total              108                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1066                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1066                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1079                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1079                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1079                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1079                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          492                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          495                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          495                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     45358413                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     45358413                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     45550713                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     45550713                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     45550713                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     45550713                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005069                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005069                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002800                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002800                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002800                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002800                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92191.896341                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92191.896341                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92021.642424                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92021.642424                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92021.642424                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92021.642424                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.817780                       # Cycle average of tags in use
system.cpu7.icache.total_refs               845324511                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1704283.288306                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.817780                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022144                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.794580                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       139483                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         139483                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       139483                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          139483                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       139483                       # number of overall hits
system.cpu7.icache.overall_hits::total         139483                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           17                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           17                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           17                       # number of overall misses
system.cpu7.icache.overall_misses::total           17                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2409803                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2409803                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2409803                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2409803                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2409803                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2409803                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       139500                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       139500                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       139500                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       139500                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       139500                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       139500                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000122                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000122                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 141753.117647                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 141753.117647                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 141753.117647                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 141753.117647                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 141753.117647                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 141753.117647                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2095113                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2095113                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2095113                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2095113                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2095113                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2095113                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 149650.928571                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 149650.928571                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 149650.928571                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 149650.928571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 149650.928571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 149650.928571                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   607                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               132976152                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   863                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              154085.923523                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   176.054814                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    79.945186                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.687714                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.312286                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        96602                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          96602                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        80924                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         80924                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          199                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          199                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          186                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       177526                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          177526                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       177526                       # number of overall hits
system.cpu7.dcache.overall_hits::total         177526                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2057                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2057                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           68                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2125                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2125                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2125                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2125                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    241327803                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    241327803                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     10313903                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     10313903                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    251641706                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    251641706                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    251641706                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    251641706                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        98659                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        98659                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        80992                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        80992                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       179651                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       179651                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       179651                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       179651                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.020850                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.020850                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000840                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000840                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011828                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011828                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011828                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011828                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 117320.273700                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 117320.273700                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 151675.044118                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 151675.044118                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 118419.626353                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 118419.626353                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 118419.626353                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 118419.626353                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          229                       # number of writebacks
system.cpu7.dcache.writebacks::total              229                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1452                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1452                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           66                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           66                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1518                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1518                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1518                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1518                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          605                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            2                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          607                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          607                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          607                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          607                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     55525883                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     55525883                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       341326                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       341326                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     55867209                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     55867209                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     55867209                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     55867209                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006132                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006132                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003379                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003379                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003379                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003379                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91778.319008                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91778.319008                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data       170663                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total       170663                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92038.235585                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92038.235585                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92038.235585                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92038.235585                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
