

================================================================
== Vivado HLS Report for 'toGray_Block_proc'
================================================================
* Date:           Fri Jun 26 19:31:15 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        grayScale_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      0.00|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     96|
|Register         |        -|      -|      98|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      98|     97|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_42  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  12|          2|   12|         24|
    |ap_return_1  |  12|          2|   12|         24|
    |ap_return_2  |  12|          2|   12|         24|
    |ap_return_3  |  12|          2|   12|         24|
    |ap_return_4  |  12|          2|   12|         24|
    |ap_return_5  |  12|          2|   12|         24|
    |ap_return_6  |  12|          2|   12|         24|
    |ap_return_7  |  12|          2|   12|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  96|         16|   96|        192|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  12|   0|   12|          0|
    |ap_return_1_preg  |  12|   0|   12|          0|
    |ap_return_2_preg  |  12|   0|   12|          0|
    |ap_return_3_preg  |  12|   0|   12|          0|
    |ap_return_4_preg  |  12|   0|   12|          0|
    |ap_return_5_preg  |  12|   0|   12|          0|
    |ap_return_6_preg  |  12|   0|   12|          0|
    |ap_return_7_preg  |  12|   0|   12|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  98|   0|   98|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_return_0  | out |   12| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_return_1  | out |   12| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_return_2  | out |   12| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_return_3  | out |   12| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_return_4  | out |   12| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_return_5  | out |   12| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_return_6  | out |   12| ap_ctrl_hs | toGray_Block__proc | return value |
|ap_return_7  | out |   12| ap_ctrl_hs | toGray_Block__proc | return value |
|rows         |  in |   32|   ap_none  |        rows        |    scalar    |
|cols         |  in |   32|   ap_none  |        cols        |    scalar    |
+-------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_2 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1805, [10 x i8]* @p_str1807, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [20 x i8]* @p_str1808)

ST_1: stg_3 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1805, [10 x i8]* @p_str1807, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [20 x i8]* @p_str1808)

ST_1: cols_read [1/1] 0.00ns
newFuncRoot:2  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
newFuncRoot:3  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

ST_1: inMat_rows_V [1/1] 0.00ns
newFuncRoot:4  %inMat_rows_V = trunc i32 %rows_read to i12

ST_1: inMat_cols_V [1/1] 0.00ns
newFuncRoot:5  %inMat_cols_V = trunc i32 %cols_read to i12

ST_1: mrv [1/1] 0.00ns
newFuncRoot:6  %mrv = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } undef, i12 %inMat_rows_V, 0

ST_1: mrv_1 [1/1] 0.00ns
newFuncRoot:7  %mrv_1 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv, i12 %inMat_rows_V, 1

ST_1: mrv_2 [1/1] 0.00ns
newFuncRoot:8  %mrv_2 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_1, i12 %inMat_cols_V, 2

ST_1: mrv_3 [1/1] 0.00ns
newFuncRoot:9  %mrv_3 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_2, i12 %inMat_cols_V, 3

ST_1: mrv_4 [1/1] 0.00ns
newFuncRoot:10  %mrv_4 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_3, i12 %inMat_rows_V, 4

ST_1: mrv_5 [1/1] 0.00ns
newFuncRoot:11  %mrv_5 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_4, i12 %inMat_cols_V, 5

ST_1: mrv_6 [1/1] 0.00ns
newFuncRoot:12  %mrv_6 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_5, i12 %inMat_rows_V, 6

ST_1: mrv_7 [1/1] 0.00ns
newFuncRoot:13  %mrv_7 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_6, i12 %inMat_cols_V, 7

ST_1: stg_16 [1/1] 0.00ns
newFuncRoot:14  ret { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ff7100; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ff7190; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2        (specifcore ) [ 00]
stg_3        (specifcore ) [ 00]
cols_read    (read       ) [ 00]
rows_read    (read       ) [ 00]
inMat_rows_V (trunc      ) [ 00]
inMat_cols_V (trunc      ) [ 00]
mrv          (insertvalue) [ 00]
mrv_1        (insertvalue) [ 00]
mrv_2        (insertvalue) [ 00]
mrv_3        (insertvalue) [ 00]
mrv_4        (insertvalue) [ 00]
mrv_5        (insertvalue) [ 00]
mrv_6        (insertvalue) [ 00]
mrv_7        (insertvalue) [ 00]
stg_16       (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="cols_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="rows_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="31" class="1004" name="inMat_rows_V_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="32" slack="0"/>
<pin id="33" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="inMat_rows_V/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="inMat_cols_V_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="0"/>
<pin id="37" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="inMat_cols_V/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="mrv_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="96" slack="0"/>
<pin id="41" dir="0" index="1" bw="12" slack="0"/>
<pin id="42" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="mrv_1_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="96" slack="0"/>
<pin id="47" dir="0" index="1" bw="12" slack="0"/>
<pin id="48" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="mrv_2_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="96" slack="0"/>
<pin id="53" dir="0" index="1" bw="12" slack="0"/>
<pin id="54" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="mrv_3_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="96" slack="0"/>
<pin id="59" dir="0" index="1" bw="12" slack="0"/>
<pin id="60" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="mrv_4_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="96" slack="0"/>
<pin id="65" dir="0" index="1" bw="12" slack="0"/>
<pin id="66" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="mrv_5_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="96" slack="0"/>
<pin id="71" dir="0" index="1" bw="12" slack="0"/>
<pin id="72" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="mrv_6_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="96" slack="0"/>
<pin id="77" dir="0" index="1" bw="12" slack="0"/>
<pin id="78" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="mrv_7_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="96" slack="0"/>
<pin id="83" dir="0" index="1" bw="12" slack="0"/>
<pin id="84" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="14" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="14" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="24" pin="2"/><net_sink comp="31" pin=0"/></net>

<net id="38"><net_src comp="18" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="43"><net_src comp="16" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="44"><net_src comp="31" pin="1"/><net_sink comp="39" pin=1"/></net>

<net id="49"><net_src comp="39" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="31" pin="1"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="45" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="35" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="61"><net_src comp="51" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="35" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="67"><net_src comp="57" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="31" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="63" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="35" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="69" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="31" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="75" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="35" pin="1"/><net_sink comp="81" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		stg_16 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   | cols_read_read_fu_18 |
|          | rows_read_read_fu_24 |
|----------|----------------------|
|   trunc  |  inMat_rows_V_fu_31  |
|          |  inMat_cols_V_fu_35  |
|----------|----------------------|
|          |       mrv_fu_39      |
|          |      mrv_1_fu_45     |
|          |      mrv_2_fu_51     |
|insertvalue|      mrv_3_fu_57     |
|          |      mrv_4_fu_63     |
|          |      mrv_5_fu_69     |
|          |      mrv_6_fu_75     |
|          |      mrv_7_fu_81     |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
