library verilog;
use verilog.vl_types.all;
entity data_modulus_vlg_vec_tst is
end data_modulus_vlg_vec_tst;
