// Seed: 1782281013
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  wor   id_4;
  logic id_5;
  always if ("") id_3 <= id_5;
  assign id_4 = -1;
  initial @(negedge id_1) return id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd92,
    parameter id_4 = 32'd32
) (
    id_1,
    _id_2,
    id_3
);
  output reg id_3;
  input wire _id_2;
  input wire id_1;
  always
    if (1) id_3 = -1;
    else id_3 = 1;
  wire _id_4;
  module_0 modCall_1 ();
  wire id_5;
  wire [id_4 : id_2] id_6[id_4 : id_2], id_7, id_8, id_9;
endmodule
