// Seed: 3167297820
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  uwire id_3,
    output uwire id_4
);
  always @(posedge -1'b0) #1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd39,
    parameter id_4 = 32'd69
) (
    output tri id_0,
    input wire id_1,
    input supply0 _id_2
);
  wire _id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
  parameter id_5 = 1;
  logic [(  id_2  ) : id_4] id_6;
  logic [-1 : id_4  >=  -1] id_7 = 1 ^ id_2 == -1;
endmodule
