-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlation_accel_v3_backEnd is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    NUMBER_OF_DAYS_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    NUMBER_OF_DAYS_empty_n : IN STD_LOGIC;
    NUMBER_OF_DAYS_read : OUT STD_LOGIC;
    NUMBER_OF_INDICES_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    NUMBER_OF_INDICES_empty_n : IN STD_LOGIC;
    NUMBER_OF_INDICES_read : OUT STD_LOGIC;
    sum_weight_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_weight_in_V_empty_n : IN STD_LOGIC;
    sum_weight_in_V_read : OUT STD_LOGIC;
    sum_return_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_return_in_V_empty_n : IN STD_LOGIC;
    sum_return_in_V_read : OUT STD_LOGIC;
    sum_weight_returnSquare_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_weight_returnSquare_in_V_empty_n : IN STD_LOGIC;
    sum_weight_returnSquare_in_V_read : OUT STD_LOGIC;
    sum_weight_return_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_weight_return_in_V_empty_n : IN STD_LOGIC;
    sum_weight_return_in_V_read : OUT STD_LOGIC;
    sum_weight_returnA_returnB_in_s_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_weight_returnA_returnB_in_s_empty_n : IN STD_LOGIC;
    sum_weight_returnA_returnB_in_s_read : OUT STD_LOGIC;
    sum_returnA_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_returnA_in_V_empty_n : IN STD_LOGIC;
    sum_returnA_in_V_read : OUT STD_LOGIC;
    sum_weight_returnSquareA_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_weight_returnSquareA_in_V_empty_n : IN STD_LOGIC;
    sum_weight_returnSquareA_in_V_read : OUT STD_LOGIC;
    sum_weight_returnA_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_weight_returnA_in_V_empty_n : IN STD_LOGIC;
    sum_weight_returnA_in_V_read : OUT STD_LOGIC;
    out_correlation_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_correlation_TVALID : OUT STD_LOGIC;
    out_correlation_TREADY : IN STD_LOGIC;
    out_correlation_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_correlation_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_correlation_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_correlation_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_correlation_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_correlation_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of correlation_accel_v3_backEnd is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_pp0_stg0_fsm_7 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_st96_fsm_8 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_40000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_28 : BOOLEAN;
    signal column_index_i_reg_232 : STD_LOGIC_VECTOR (30 downto 0);
    signal NUMBER_OF_INDICES_read_reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_bdd_95 : BOOLEAN;
    signal tmp_i_fu_351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_reg_393 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_338_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_24_reg_398 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_107 : BOOLEAN;
    signal tmp_1_i_fu_357_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_reg_404 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_409 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_7 : STD_LOGIC;
    signal ap_sig_bdd_118 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_sig_bdd_148 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it33 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it34 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it35 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it36 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it37 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it38 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it39 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it40 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it41 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it42 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it43 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it44 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it45 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it46 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it47 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it48 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it49 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it50 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it51 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it52 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it53 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it54 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it55 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it56 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it57 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it58 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it59 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it60 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it61 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it62 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it63 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it64 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it65 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it66 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it67 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it68 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it69 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it70 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it71 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it72 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it73 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it74 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it75 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it76 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it77 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it78 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it79 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it80 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it81 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it82 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it83 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it84 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it85 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it86 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_ioackin_out_correlation_TREADY : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it87 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_i_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_i_reg_413 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it53 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it54 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it55 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it56 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it57 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it58 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it59 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it60 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it61 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it62 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it63 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it64 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it65 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it66 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it67 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it68 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it69 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it70 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it71 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it72 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it73 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it74 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it75 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it76 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it77 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it78 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it79 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it80 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it81 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it82 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it83 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it84 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it85 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_33_i_reg_413_pp0_it86 : STD_LOGIC_VECTOR (0 downto 0);
    signal column_index_fu_376_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_reg_423 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it17 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it19 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it20 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it21 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it22 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it23 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it24 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it25 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it26 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it27 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it28 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it29 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it30 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_423_pp0_it31 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_430 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_435 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it17 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it19 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it20 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it21 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it22 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it23 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it24 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_435_pp0_it25 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_reg_440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it17 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it19 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it20 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_440_pp0_it21 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_reg_446 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it17 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it19 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it20 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_446_pp0_it21 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_reg_451 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_reg_456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it17 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it19 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it20 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it21 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it22 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it23 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it24 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_15_reg_456_pp0_it25 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_reg_461 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it17 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it19 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it20 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it21 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_461_pp0_it22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_314_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal meanReturnA_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it19 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it20 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it21 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it22 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it23 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it24 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it25 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it26 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it27 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it28 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it29 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it30 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it31 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it33 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it34 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it35 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it37 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it38 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it39 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it40 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it41 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnA_reg_467_pp0_it42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_318_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal meanReturnB_reg_476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it19 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it20 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it21 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it22 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it23 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it24 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it25 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it26 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it27 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it28 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it29 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it30 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it31 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it33 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it34 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it35 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it37 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it38 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it39 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it40 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it41 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_meanReturnB_reg_476_pp0_it42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_i_reg_485 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_277_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_i_reg_490 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_282_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_495 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_i_reg_500 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_505 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_i_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_i_reg_515 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_248_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_i_reg_520 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_252_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_i_reg_525 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_i_reg_530 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_i_reg_535 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_298_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_i_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_302_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_i_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_306_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_i_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_29_i_reg_555_pp0_it47 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_330_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_i_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_i_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_i_reg_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal covariance_reg_575 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it53 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it54 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it55 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it57 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it59 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it60 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it61 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it62 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it63 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it64 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it65 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it66 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it67 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it68 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it69 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it70 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_covariance_reg_575_pp0_it71 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal volatilityA_reg_580 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_346_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal volatilityB_reg_585 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_310_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_i_reg_590 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ioackin_out_correlation_TREADY : STD_LOGIC := '0';
    signal grp_fu_244_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_244_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_248_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_248_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_252_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_256_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_256_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_260_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_260_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_264_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_272_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_277_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_282_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_282_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_286_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_286_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_290_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_290_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_294_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_298_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_298_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_302_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_306_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_306_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_310_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_314_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_314_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_318_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_322_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_322_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_326_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_326_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_330_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_334_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_334_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_338_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_1178 : BOOLEAN;
    signal grp_fu_341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_346_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal column_index_cast_i_fu_362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_334_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_244_ce : STD_LOGIC;
    signal grp_fu_248_ce : STD_LOGIC;
    signal grp_fu_252_ce : STD_LOGIC;
    signal grp_fu_256_ce : STD_LOGIC;
    signal grp_fu_260_ce : STD_LOGIC;
    signal grp_fu_264_ce : STD_LOGIC;
    signal grp_fu_268_ce : STD_LOGIC;
    signal grp_fu_272_ce : STD_LOGIC;
    signal grp_fu_277_ce : STD_LOGIC;
    signal grp_fu_282_ce : STD_LOGIC;
    signal grp_fu_286_ce : STD_LOGIC;
    signal grp_fu_290_ce : STD_LOGIC;
    signal grp_fu_294_ce : STD_LOGIC;
    signal grp_fu_298_ce : STD_LOGIC;
    signal grp_fu_302_ce : STD_LOGIC;
    signal grp_fu_306_ce : STD_LOGIC;
    signal grp_fu_310_ce : STD_LOGIC;
    signal grp_fu_314_ce : STD_LOGIC;
    signal grp_fu_318_ce : STD_LOGIC;
    signal grp_fu_322_ce : STD_LOGIC;
    signal grp_fu_326_ce : STD_LOGIC;
    signal grp_fu_330_ce : STD_LOGIC;
    signal grp_fu_334_ce : STD_LOGIC;
    signal grp_fu_338_ce : STD_LOGIC;
    signal grp_fu_341_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_341_ce : STD_LOGIC;
    signal grp_fu_346_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_346_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st96_fsm_8 : STD_LOGIC;
    signal ap_sig_bdd_1537 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);

    component correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component correlation_accel_v3_fdiv_32ns_32ns_32_16 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component correlation_accel_v3_sitofp_32ns_32_6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component correlation_accel_v3_fsqrt_32ns_32ns_32_16 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U37 : component correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_244_p0,
        din1 => grp_fu_244_p1,
        ce => grp_fu_244_ce,
        dout => grp_fu_244_p2);

    correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U38 : component correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_248_p0,
        din1 => grp_fu_248_p1,
        ce => grp_fu_248_ce,
        dout => grp_fu_248_p2);

    correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U39 : component correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_252_p0,
        din1 => grp_fu_252_p1,
        ce => grp_fu_252_ce,
        dout => grp_fu_252_p2);

    correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp_U40 : component correlation_accel_v3_fsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_256_p0,
        din1 => grp_fu_256_p1,
        ce => grp_fu_256_ce,
        dout => grp_fu_256_p2);

    correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U41 : component correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_260_p0,
        din1 => grp_fu_260_p1,
        ce => grp_fu_260_ce,
        dout => grp_fu_260_p2);

    correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U42 : component correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_264_p0,
        din1 => grp_fu_264_p1,
        ce => grp_fu_264_ce,
        dout => grp_fu_264_p2);

    correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43 : component correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_268_p0,
        din1 => grp_fu_268_p1,
        ce => grp_fu_268_ce,
        dout => grp_fu_268_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U44 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_272_p0,
        din1 => grp_fu_272_p1,
        ce => grp_fu_272_ce,
        dout => grp_fu_272_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U45 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_277_p0,
        din1 => grp_fu_277_p1,
        ce => grp_fu_277_ce,
        dout => grp_fu_277_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U46 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_282_p0,
        din1 => grp_fu_282_p1,
        ce => grp_fu_282_ce,
        dout => grp_fu_282_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U47 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_286_p0,
        din1 => grp_fu_286_p1,
        ce => grp_fu_286_ce,
        dout => grp_fu_286_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U48 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_290_p0,
        din1 => grp_fu_290_p1,
        ce => grp_fu_290_ce,
        dout => grp_fu_290_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U49 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_294_p0,
        din1 => grp_fu_294_p1,
        ce => grp_fu_294_ce,
        dout => grp_fu_294_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U50 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_298_p0,
        din1 => grp_fu_298_p1,
        ce => grp_fu_298_ce,
        dout => grp_fu_298_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U51 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_302_p0,
        din1 => grp_fu_302_p1,
        ce => grp_fu_302_ce,
        dout => grp_fu_302_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U52 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_306_p0,
        din1 => grp_fu_306_p1,
        ce => grp_fu_306_ce,
        dout => grp_fu_306_p2);

    correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U53 : component correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_310_p0,
        din1 => grp_fu_310_p1,
        ce => grp_fu_310_ce,
        dout => grp_fu_310_p2);

    correlation_accel_v3_fdiv_32ns_32ns_32_16_U54 : component correlation_accel_v3_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_314_p0,
        din1 => grp_fu_314_p1,
        ce => grp_fu_314_ce,
        dout => grp_fu_314_p2);

    correlation_accel_v3_fdiv_32ns_32ns_32_16_U55 : component correlation_accel_v3_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_318_p0,
        din1 => grp_fu_318_p1,
        ce => grp_fu_318_ce,
        dout => grp_fu_318_p2);

    correlation_accel_v3_fdiv_32ns_32ns_32_16_U56 : component correlation_accel_v3_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_322_p0,
        din1 => grp_fu_322_p1,
        ce => grp_fu_322_ce,
        dout => grp_fu_322_p2);

    correlation_accel_v3_fdiv_32ns_32ns_32_16_U57 : component correlation_accel_v3_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_326_p0,
        din1 => grp_fu_326_p1,
        ce => grp_fu_326_ce,
        dout => grp_fu_326_p2);

    correlation_accel_v3_fdiv_32ns_32ns_32_16_U58 : component correlation_accel_v3_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_330_p0,
        din1 => grp_fu_330_p1,
        ce => grp_fu_330_ce,
        dout => grp_fu_330_p2);

    correlation_accel_v3_fdiv_32ns_32ns_32_16_U59 : component correlation_accel_v3_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_334_p0,
        din1 => grp_fu_334_p1,
        ce => grp_fu_334_ce,
        dout => grp_fu_334_p2);

    correlation_accel_v3_sitofp_32ns_32_6_U60 : component correlation_accel_v3_sitofp_32ns_32_6
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_338_p0,
        ce => grp_fu_338_ce,
        dout => grp_fu_338_p1);

    correlation_accel_v3_fsqrt_32ns_32ns_32_16_U61 : component correlation_accel_v3_fsqrt_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_341_p0,
        din1 => grp_fu_341_p1,
        ce => grp_fu_341_ce,
        dout => grp_fu_341_p2);

    correlation_accel_v3_fsqrt_32ns_32ns_32_16_U62 : component correlation_accel_v3_fsqrt_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_346_p0,
        din1 => grp_fu_346_p1,
        ce => grp_fu_346_ce,
        dout => grp_fu_346_p2);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st96_fsm_8)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ioackin_out_correlation_TREADY assign process. --
    ap_reg_ioackin_out_correlation_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_out_correlation_TREADY <= ap_const_logic_0;
            else
                if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))))) then 
                    ap_reg_ioackin_out_correlation_TREADY <= ap_const_logic_0;
                elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87) and not((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and (ap_const_logic_1 = out_correlation_TREADY)))) then 
                    ap_reg_ioackin_out_correlation_TREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (tmp_2_i_fu_366_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((tmp_2_i_fu_366_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (tmp_2_i_fu_366_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it13 assign process. --
    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it14 assign process. --
    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it15 assign process. --
    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it16 assign process. --
    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it17 assign process. --
    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it18 assign process. --
    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it19 assign process. --
    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it20 assign process. --
    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it21 assign process. --
    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it22 assign process. --
    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it23 assign process. --
    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it24 assign process. --
    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it25 assign process. --
    ap_reg_ppiten_pp0_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it26 assign process. --
    ap_reg_ppiten_pp0_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it27 assign process. --
    ap_reg_ppiten_pp0_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it28 assign process. --
    ap_reg_ppiten_pp0_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it29 assign process. --
    ap_reg_ppiten_pp0_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it30 assign process. --
    ap_reg_ppiten_pp0_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it31 assign process. --
    ap_reg_ppiten_pp0_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it32 assign process. --
    ap_reg_ppiten_pp0_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it33 assign process. --
    ap_reg_ppiten_pp0_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it34 assign process. --
    ap_reg_ppiten_pp0_it34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it35 assign process. --
    ap_reg_ppiten_pp0_it35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it36 assign process. --
    ap_reg_ppiten_pp0_it36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it37 assign process. --
    ap_reg_ppiten_pp0_it37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it38 assign process. --
    ap_reg_ppiten_pp0_it38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it39 assign process. --
    ap_reg_ppiten_pp0_it39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it40 assign process. --
    ap_reg_ppiten_pp0_it40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it41 assign process. --
    ap_reg_ppiten_pp0_it41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it42 assign process. --
    ap_reg_ppiten_pp0_it42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it43 assign process. --
    ap_reg_ppiten_pp0_it43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it44 assign process. --
    ap_reg_ppiten_pp0_it44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it45 assign process. --
    ap_reg_ppiten_pp0_it45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it46 assign process. --
    ap_reg_ppiten_pp0_it46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it47 assign process. --
    ap_reg_ppiten_pp0_it47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it48 assign process. --
    ap_reg_ppiten_pp0_it48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it49 assign process. --
    ap_reg_ppiten_pp0_it49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it50 assign process. --
    ap_reg_ppiten_pp0_it50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it51 assign process. --
    ap_reg_ppiten_pp0_it51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it52 assign process. --
    ap_reg_ppiten_pp0_it52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it53 assign process. --
    ap_reg_ppiten_pp0_it53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it54 assign process. --
    ap_reg_ppiten_pp0_it54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it55 assign process. --
    ap_reg_ppiten_pp0_it55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it56 assign process. --
    ap_reg_ppiten_pp0_it56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it57 assign process. --
    ap_reg_ppiten_pp0_it57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it58 assign process. --
    ap_reg_ppiten_pp0_it58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it59 assign process. --
    ap_reg_ppiten_pp0_it59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it60 assign process. --
    ap_reg_ppiten_pp0_it60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it61 assign process. --
    ap_reg_ppiten_pp0_it61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it62 assign process. --
    ap_reg_ppiten_pp0_it62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it63 assign process. --
    ap_reg_ppiten_pp0_it63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it63 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it63 <= ap_reg_ppiten_pp0_it62;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it64 assign process. --
    ap_reg_ppiten_pp0_it64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it64 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it64 <= ap_reg_ppiten_pp0_it63;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it65 assign process. --
    ap_reg_ppiten_pp0_it65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it65 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it65 <= ap_reg_ppiten_pp0_it64;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it66 assign process. --
    ap_reg_ppiten_pp0_it66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it66 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it66 <= ap_reg_ppiten_pp0_it65;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it67 assign process. --
    ap_reg_ppiten_pp0_it67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it67 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it67 <= ap_reg_ppiten_pp0_it66;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it68 assign process. --
    ap_reg_ppiten_pp0_it68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it68 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it68 <= ap_reg_ppiten_pp0_it67;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it69 assign process. --
    ap_reg_ppiten_pp0_it69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it69 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it69 <= ap_reg_ppiten_pp0_it68;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it70 assign process. --
    ap_reg_ppiten_pp0_it70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it70 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it70 <= ap_reg_ppiten_pp0_it69;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it71 assign process. --
    ap_reg_ppiten_pp0_it71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it71 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it71 <= ap_reg_ppiten_pp0_it70;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it72 assign process. --
    ap_reg_ppiten_pp0_it72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it72 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it72 <= ap_reg_ppiten_pp0_it71;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it73 assign process. --
    ap_reg_ppiten_pp0_it73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it73 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it73 <= ap_reg_ppiten_pp0_it72;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it74 assign process. --
    ap_reg_ppiten_pp0_it74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it74 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it74 <= ap_reg_ppiten_pp0_it73;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it75 assign process. --
    ap_reg_ppiten_pp0_it75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it75 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it75 <= ap_reg_ppiten_pp0_it74;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it76 assign process. --
    ap_reg_ppiten_pp0_it76_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it76 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it76 <= ap_reg_ppiten_pp0_it75;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it77 assign process. --
    ap_reg_ppiten_pp0_it77_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it77 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it77 <= ap_reg_ppiten_pp0_it76;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it78 assign process. --
    ap_reg_ppiten_pp0_it78_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it78 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it78 <= ap_reg_ppiten_pp0_it77;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it79 assign process. --
    ap_reg_ppiten_pp0_it79_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it79 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it79 <= ap_reg_ppiten_pp0_it78;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it80 assign process. --
    ap_reg_ppiten_pp0_it80_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it80 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it80 <= ap_reg_ppiten_pp0_it79;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it81 assign process. --
    ap_reg_ppiten_pp0_it81_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it81 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it81 <= ap_reg_ppiten_pp0_it80;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it82 assign process. --
    ap_reg_ppiten_pp0_it82_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it82 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it82 <= ap_reg_ppiten_pp0_it81;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it83 assign process. --
    ap_reg_ppiten_pp0_it83_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it83 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it83 <= ap_reg_ppiten_pp0_it82;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it84 assign process. --
    ap_reg_ppiten_pp0_it84_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it84 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it84 <= ap_reg_ppiten_pp0_it83;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it85 assign process. --
    ap_reg_ppiten_pp0_it85_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it85 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it85 <= ap_reg_ppiten_pp0_it84;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it86 assign process. --
    ap_reg_ppiten_pp0_it86_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it86 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it86 <= ap_reg_ppiten_pp0_it85;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it87 assign process. --
    ap_reg_ppiten_pp0_it87_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it87 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it87 <= ap_reg_ppiten_pp0_it86;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                    ap_reg_ppiten_pp0_it87 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    -- column_index_i_reg_232 assign process. --
    column_index_i_reg_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((tmp_2_i_fu_366_p2 = ap_const_lv1_0)))) then 
                column_index_i_reg_232 <= column_index_fu_376_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                column_index_i_reg_232 <= ap_const_lv31_1;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_95))) then
                NUMBER_OF_INDICES_read_reg_387 <= NUMBER_OF_INDICES_dout;
                tmp_i_reg_393 <= tmp_i_fu_351_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87))))) then
                ap_reg_ppstg_covariance_reg_575_pp0_it53 <= covariance_reg_575;
                ap_reg_ppstg_covariance_reg_575_pp0_it54 <= ap_reg_ppstg_covariance_reg_575_pp0_it53;
                ap_reg_ppstg_covariance_reg_575_pp0_it55 <= ap_reg_ppstg_covariance_reg_575_pp0_it54;
                ap_reg_ppstg_covariance_reg_575_pp0_it56 <= ap_reg_ppstg_covariance_reg_575_pp0_it55;
                ap_reg_ppstg_covariance_reg_575_pp0_it57 <= ap_reg_ppstg_covariance_reg_575_pp0_it56;
                ap_reg_ppstg_covariance_reg_575_pp0_it58 <= ap_reg_ppstg_covariance_reg_575_pp0_it57;
                ap_reg_ppstg_covariance_reg_575_pp0_it59 <= ap_reg_ppstg_covariance_reg_575_pp0_it58;
                ap_reg_ppstg_covariance_reg_575_pp0_it60 <= ap_reg_ppstg_covariance_reg_575_pp0_it59;
                ap_reg_ppstg_covariance_reg_575_pp0_it61 <= ap_reg_ppstg_covariance_reg_575_pp0_it60;
                ap_reg_ppstg_covariance_reg_575_pp0_it62 <= ap_reg_ppstg_covariance_reg_575_pp0_it61;
                ap_reg_ppstg_covariance_reg_575_pp0_it63 <= ap_reg_ppstg_covariance_reg_575_pp0_it62;
                ap_reg_ppstg_covariance_reg_575_pp0_it64 <= ap_reg_ppstg_covariance_reg_575_pp0_it63;
                ap_reg_ppstg_covariance_reg_575_pp0_it65 <= ap_reg_ppstg_covariance_reg_575_pp0_it64;
                ap_reg_ppstg_covariance_reg_575_pp0_it66 <= ap_reg_ppstg_covariance_reg_575_pp0_it65;
                ap_reg_ppstg_covariance_reg_575_pp0_it67 <= ap_reg_ppstg_covariance_reg_575_pp0_it66;
                ap_reg_ppstg_covariance_reg_575_pp0_it68 <= ap_reg_ppstg_covariance_reg_575_pp0_it67;
                ap_reg_ppstg_covariance_reg_575_pp0_it69 <= ap_reg_ppstg_covariance_reg_575_pp0_it68;
                ap_reg_ppstg_covariance_reg_575_pp0_it70 <= ap_reg_ppstg_covariance_reg_575_pp0_it69;
                ap_reg_ppstg_covariance_reg_575_pp0_it71 <= ap_reg_ppstg_covariance_reg_575_pp0_it70;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it18 <= meanReturnA_reg_467;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it19 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it18;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it20 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it19;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it21 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it20;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it22 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it21;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it23 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it22;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it24 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it23;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it25 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it24;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it26 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it25;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it27 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it26;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it28 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it27;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it29 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it28;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it30 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it29;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it31 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it30;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it32 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it31;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it33 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it32;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it34 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it33;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it35 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it34;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it36 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it35;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it37 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it36;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it38 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it37;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it39 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it38;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it40 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it39;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it41 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it40;
                ap_reg_ppstg_meanReturnA_reg_467_pp0_it42 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it41;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it18 <= meanReturnB_reg_476;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it19 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it18;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it20 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it19;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it21 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it20;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it22 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it21;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it23 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it22;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it24 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it23;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it25 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it24;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it26 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it25;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it27 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it26;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it28 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it27;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it29 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it28;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it30 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it29;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it31 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it30;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it32 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it31;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it33 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it32;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it34 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it33;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it35 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it34;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it36 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it35;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it37 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it36;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it38 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it37;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it39 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it38;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it40 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it39;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it41 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it40;
                ap_reg_ppstg_meanReturnB_reg_476_pp0_it42 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it41;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it10 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it9;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it11 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it10;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it12 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it11;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it13 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it12;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it14 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it13;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it15 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it14;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it16 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it15;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it17 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it16;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it18 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it17;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it19 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it18;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it2 <= tmp_11_reg_435;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it20 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it19;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it21 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it20;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it22 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it21;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it23 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it22;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it24 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it23;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it25 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it24;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it3 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it2;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it4 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it3;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it5 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it4;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it6 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it5;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it7 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it6;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it8 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it7;
                ap_reg_ppstg_tmp_11_reg_435_pp0_it9 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it8;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it10 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it9;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it11 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it10;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it12 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it11;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it13 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it12;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it14 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it13;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it15 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it14;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it16 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it15;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it17 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it16;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it18 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it17;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it19 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it18;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it2 <= tmp_12_reg_440;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it20 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it19;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it21 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it20;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it3 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it2;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it4 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it3;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it5 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it4;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it6 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it5;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it7 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it6;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it8 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it7;
                ap_reg_ppstg_tmp_12_reg_440_pp0_it9 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it8;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it10 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it9;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it11 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it10;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it12 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it11;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it13 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it12;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it14 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it13;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it15 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it14;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it16 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it15;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it17 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it16;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it18 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it17;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it19 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it18;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it2 <= tmp_13_reg_446;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it20 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it19;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it21 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it20;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it3 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it2;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it4 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it3;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it5 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it4;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it6 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it5;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it7 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it6;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it8 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it7;
                ap_reg_ppstg_tmp_13_reg_446_pp0_it9 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it8;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it10 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it9;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it11 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it10;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it12 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it11;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it13 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it12;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it14 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it13;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it15 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it14;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it16 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it15;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it17 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it16;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it18 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it17;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it19 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it18;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it2 <= tmp_15_reg_456;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it20 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it19;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it21 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it20;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it22 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it21;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it23 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it22;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it24 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it23;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it25 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it24;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it3 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it2;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it4 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it3;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it5 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it4;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it6 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it5;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it7 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it6;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it8 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it7;
                ap_reg_ppstg_tmp_15_reg_456_pp0_it9 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it8;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it10 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it9;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it11 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it10;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it12 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it11;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it13 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it12;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it14 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it13;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it15 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it14;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it16 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it15;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it17 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it16;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it18 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it17;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it19 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it18;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it2 <= tmp_16_reg_461;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it20 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it19;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it21 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it20;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it22 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it21;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it3 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it2;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it4 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it3;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it5 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it4;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it6 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it5;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it7 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it6;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it8 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it7;
                ap_reg_ppstg_tmp_16_reg_461_pp0_it9 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it8;
                ap_reg_ppstg_tmp_29_i_reg_555_pp0_it47 <= tmp_29_i_reg_555;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85;
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9 <= ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it10 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it9;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it11 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it10;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it12 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it11;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it13 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it12;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it14 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it13;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it15 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it14;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it16 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it15;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it17 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it16;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it18 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it17;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it19 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it18;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it2 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it1;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it20 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it19;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it21 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it20;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it22 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it21;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it23 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it22;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it24 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it23;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it25 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it24;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it26 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it25;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it27 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it26;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it28 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it27;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it29 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it28;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it3 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it2;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it30 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it29;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it31 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it30;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it32 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it31;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it33 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it32;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it34 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it33;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it35 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it34;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it36 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it35;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it37 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it36;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it38 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it37;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it39 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it38;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it4 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it3;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it40 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it39;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it41 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it40;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it42 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it41;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it43 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it42;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it44 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it43;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it45 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it44;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it46 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it45;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it47 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it46;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it48 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it47;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it49 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it48;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it5 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it4;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it50 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it49;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it51 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it50;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it52 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it51;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it53 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it52;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it54 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it53;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it55 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it54;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it56 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it55;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it57 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it56;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it58 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it57;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it59 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it58;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it6 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it5;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it60 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it59;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it61 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it60;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it62 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it61;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it63 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it62;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it64 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it63;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it65 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it64;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it66 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it65;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it67 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it66;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it68 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it67;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it69 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it68;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it7 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it6;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it70 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it69;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it71 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it70;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it72 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it71;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it73 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it72;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it74 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it73;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it75 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it74;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it76 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it75;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it77 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it76;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it78 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it77;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it79 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it78;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it8 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it7;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it80 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it79;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it81 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it80;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it82 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it81;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it83 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it82;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it84 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it83;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it85 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it84;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it86 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it85;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it9 <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it8;
                ap_reg_ppstg_tmp_reg_423_pp0_it10 <= ap_reg_ppstg_tmp_reg_423_pp0_it9;
                ap_reg_ppstg_tmp_reg_423_pp0_it11 <= ap_reg_ppstg_tmp_reg_423_pp0_it10;
                ap_reg_ppstg_tmp_reg_423_pp0_it12 <= ap_reg_ppstg_tmp_reg_423_pp0_it11;
                ap_reg_ppstg_tmp_reg_423_pp0_it13 <= ap_reg_ppstg_tmp_reg_423_pp0_it12;
                ap_reg_ppstg_tmp_reg_423_pp0_it14 <= ap_reg_ppstg_tmp_reg_423_pp0_it13;
                ap_reg_ppstg_tmp_reg_423_pp0_it15 <= ap_reg_ppstg_tmp_reg_423_pp0_it14;
                ap_reg_ppstg_tmp_reg_423_pp0_it16 <= ap_reg_ppstg_tmp_reg_423_pp0_it15;
                ap_reg_ppstg_tmp_reg_423_pp0_it17 <= ap_reg_ppstg_tmp_reg_423_pp0_it16;
                ap_reg_ppstg_tmp_reg_423_pp0_it18 <= ap_reg_ppstg_tmp_reg_423_pp0_it17;
                ap_reg_ppstg_tmp_reg_423_pp0_it19 <= ap_reg_ppstg_tmp_reg_423_pp0_it18;
                ap_reg_ppstg_tmp_reg_423_pp0_it2 <= tmp_reg_423;
                ap_reg_ppstg_tmp_reg_423_pp0_it20 <= ap_reg_ppstg_tmp_reg_423_pp0_it19;
                ap_reg_ppstg_tmp_reg_423_pp0_it21 <= ap_reg_ppstg_tmp_reg_423_pp0_it20;
                ap_reg_ppstg_tmp_reg_423_pp0_it22 <= ap_reg_ppstg_tmp_reg_423_pp0_it21;
                ap_reg_ppstg_tmp_reg_423_pp0_it23 <= ap_reg_ppstg_tmp_reg_423_pp0_it22;
                ap_reg_ppstg_tmp_reg_423_pp0_it24 <= ap_reg_ppstg_tmp_reg_423_pp0_it23;
                ap_reg_ppstg_tmp_reg_423_pp0_it25 <= ap_reg_ppstg_tmp_reg_423_pp0_it24;
                ap_reg_ppstg_tmp_reg_423_pp0_it26 <= ap_reg_ppstg_tmp_reg_423_pp0_it25;
                ap_reg_ppstg_tmp_reg_423_pp0_it27 <= ap_reg_ppstg_tmp_reg_423_pp0_it26;
                ap_reg_ppstg_tmp_reg_423_pp0_it28 <= ap_reg_ppstg_tmp_reg_423_pp0_it27;
                ap_reg_ppstg_tmp_reg_423_pp0_it29 <= ap_reg_ppstg_tmp_reg_423_pp0_it28;
                ap_reg_ppstg_tmp_reg_423_pp0_it3 <= ap_reg_ppstg_tmp_reg_423_pp0_it2;
                ap_reg_ppstg_tmp_reg_423_pp0_it30 <= ap_reg_ppstg_tmp_reg_423_pp0_it29;
                ap_reg_ppstg_tmp_reg_423_pp0_it31 <= ap_reg_ppstg_tmp_reg_423_pp0_it30;
                ap_reg_ppstg_tmp_reg_423_pp0_it4 <= ap_reg_ppstg_tmp_reg_423_pp0_it3;
                ap_reg_ppstg_tmp_reg_423_pp0_it5 <= ap_reg_ppstg_tmp_reg_423_pp0_it4;
                ap_reg_ppstg_tmp_reg_423_pp0_it6 <= ap_reg_ppstg_tmp_reg_423_pp0_it5;
                ap_reg_ppstg_tmp_reg_423_pp0_it7 <= ap_reg_ppstg_tmp_reg_423_pp0_it6;
                ap_reg_ppstg_tmp_reg_423_pp0_it8 <= ap_reg_ppstg_tmp_reg_423_pp0_it7;
                ap_reg_ppstg_tmp_reg_423_pp0_it9 <= ap_reg_ppstg_tmp_reg_423_pp0_it8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then
                ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1 <= tmp_2_i_reg_409;
                ap_reg_ppstg_tmp_33_i_reg_413_pp0_it1 <= tmp_33_i_reg_413;
                tmp_2_i_reg_409 <= tmp_2_i_fu_366_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51)))) then
                covariance_reg_575 <= grp_fu_268_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16)))) then
                meanReturnA_reg_467 <= grp_fu_314_p2;
                meanReturnB_reg_476 <= grp_fu_318_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((tmp_2_i_reg_409 = ap_const_lv1_0)) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then
                tmp_10_reg_430 <= sum_return_in_V_dout;
                tmp_11_reg_435 <= sum_weight_returnSquare_in_V_dout;
                tmp_12_reg_440 <= sum_weight_return_in_V_dout;
                tmp_13_reg_446 <= sum_weight_returnA_returnB_in_s_dout;
                tmp_14_reg_451 <= sum_returnA_in_V_dout;
                tmp_15_reg_456 <= sum_weight_returnSquareA_in_V_dout;
                tmp_16_reg_461 <= sum_weight_returnA_in_V_dout;
                tmp_reg_423 <= sum_weight_in_V_dout;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)))) then
                tmp_12_i_reg_485 <= grp_fu_272_p2;
                tmp_18_i_reg_490 <= grp_fu_277_p2;
                tmp_24_i_reg_495 <= grp_fu_282_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24)))) then
                tmp_13_i_reg_500 <= grp_fu_286_p2;
                tmp_19_i_reg_505 <= grp_fu_290_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29)))) then
                tmp_14_i_reg_520 <= grp_fu_248_p2;
                tmp_20_i_reg_525 <= grp_fu_252_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)))) then
                tmp_15_i_reg_535 <= grp_fu_322_p2;
                tmp_16_i_reg_540 <= grp_fu_298_p2;
                tmp_21_i_reg_545 <= grp_fu_326_p2;
                tmp_22_i_reg_550 <= grp_fu_302_p2;
                tmp_29_i_reg_555 <= grp_fu_306_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50)))) then
                tmp_17_i_reg_565 <= grp_fu_260_p2;
                tmp_23_i_reg_570 <= grp_fu_264_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then
                tmp_1_i_reg_404 <= tmp_1_i_fu_357_p2;
                tmp_i_24_reg_398 <= grp_fu_338_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25)))) then
                tmp_25_i_reg_510 <= grp_fu_244_p2;
                tmp_26_i_reg_515 <= grp_fu_294_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30)))) then
                tmp_27_i_reg_530 <= grp_fu_256_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46)))) then
                tmp_28_i_reg_560 <= grp_fu_330_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70)))) then
                tmp_30_i_reg_590 <= grp_fu_310_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((tmp_2_i_fu_366_p2 = ap_const_lv1_0)))) then
                tmp_33_i_reg_413 <= tmp_33_i_fu_371_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66)))) then
                volatilityA_reg_580 <= grp_fu_341_p2;
                volatilityB_reg_585 <= grp_fu_346_p2;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_sig_bdd_95, tmp_2_i_fu_366_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it86, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_95)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_7;
            when ap_ST_pp0_stg0_fsm_7 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it87) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it86)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (tmp_2_i_fu_366_p2 = ap_const_lv1_0) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_7;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it87) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it86))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (tmp_2_i_fu_366_p2 = ap_const_lv1_0) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st96_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_7;
                end if;
            when ap_ST_st96_fsm_8 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;

    -- NUMBER_OF_DAYS_read assign process. --
    NUMBER_OF_DAYS_read_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_95)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_95))) then 
            NUMBER_OF_DAYS_read <= ap_const_logic_1;
        else 
            NUMBER_OF_DAYS_read <= ap_const_logic_0;
        end if; 
    end process;


    -- NUMBER_OF_INDICES_read assign process. --
    NUMBER_OF_INDICES_read_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_95)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_95))) then 
            NUMBER_OF_INDICES_read <= ap_const_logic_1;
        else 
            NUMBER_OF_INDICES_read <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st96_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st96_fsm_8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st96_fsm_8)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st96_fsm_8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_107 assign process. --
    ap_sig_bdd_107_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_107 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_1178 assign process. --
    ap_sig_bdd_1178_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1178 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_118 assign process. --
    ap_sig_bdd_118_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_118 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    -- ap_sig_bdd_148 assign process. --
    ap_sig_bdd_148_assign_proc : process(sum_weight_in_V_empty_n, sum_return_in_V_empty_n, sum_weight_returnSquare_in_V_empty_n, sum_weight_return_in_V_empty_n, sum_weight_returnA_returnB_in_s_empty_n, sum_returnA_in_V_empty_n, sum_weight_returnSquareA_in_V_empty_n, sum_weight_returnA_in_V_empty_n, tmp_2_i_reg_409)
    begin
                ap_sig_bdd_148 <= (((sum_weight_in_V_empty_n = ap_const_logic_0) and not((tmp_2_i_reg_409 = ap_const_lv1_0))) or (not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (sum_return_in_V_empty_n = ap_const_logic_0)) or (not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (sum_weight_returnSquare_in_V_empty_n = ap_const_logic_0)) or (not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (sum_weight_return_in_V_empty_n = ap_const_logic_0)) or (not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (sum_weight_returnA_returnB_in_s_empty_n = ap_const_logic_0)) or (not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (sum_returnA_in_V_empty_n = ap_const_logic_0)) or (not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (sum_weight_returnSquareA_in_V_empty_n = ap_const_logic_0)) or (not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (sum_weight_returnA_in_V_empty_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_1537 assign process. --
    ap_sig_bdd_1537_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1537 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    -- ap_sig_bdd_28 assign process. --
    ap_sig_bdd_28_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_28 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_95 assign process. --
    ap_sig_bdd_95_assign_proc : process(ap_start, ap_done_reg, NUMBER_OF_DAYS_empty_n, NUMBER_OF_INDICES_empty_n)
    begin
                ap_sig_bdd_95 <= ((NUMBER_OF_INDICES_empty_n = ap_const_logic_0) or (NUMBER_OF_DAYS_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_7 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_7_assign_proc : process(ap_sig_bdd_118)
    begin
        if (ap_sig_bdd_118) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_28)
    begin
        if (ap_sig_bdd_28) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_1178)
    begin
        if (ap_sig_bdd_1178) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st7_fsm_6 assign process. --
    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_bdd_107)
    begin
        if (ap_sig_bdd_107) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st96_fsm_8 assign process. --
    ap_sig_cseq_ST_st96_fsm_8_assign_proc : process(ap_sig_bdd_1537)
    begin
        if (ap_sig_bdd_1537) then 
            ap_sig_cseq_ST_st96_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st96_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_ioackin_out_correlation_TREADY assign process. --
    ap_sig_ioackin_out_correlation_TREADY_assign_proc : process(out_correlation_TREADY, ap_reg_ioackin_out_correlation_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_out_correlation_TREADY)) then 
            ap_sig_ioackin_out_correlation_TREADY <= out_correlation_TREADY;
        else 
            ap_sig_ioackin_out_correlation_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    column_index_cast_i_fu_362_p1 <= std_logic_vector(resize(unsigned(column_index_i_reg_232),32));
    column_index_fu_376_p2 <= std_logic_vector(unsigned(column_index_i_reg_232) + unsigned(ap_const_lv31_1));

    -- grp_fu_244_ce assign process. --
    grp_fu_244_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23))))) then 
            grp_fu_244_ce <= ap_const_logic_1;
        else 
            grp_fu_244_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_244_p0 <= ap_reg_ppstg_tmp_13_reg_446_pp0_it21;
    grp_fu_244_p1 <= tmp_24_i_reg_495;

    -- grp_fu_248_ce assign process. --
    grp_fu_248_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28))))) then 
            grp_fu_248_ce <= ap_const_logic_1;
        else 
            grp_fu_248_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_248_p0 <= ap_reg_ppstg_tmp_15_reg_456_pp0_it25;
    grp_fu_248_p1 <= tmp_13_i_reg_500;

    -- grp_fu_252_ce assign process. --
    grp_fu_252_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28))))) then 
            grp_fu_252_ce <= ap_const_logic_1;
        else 
            grp_fu_252_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_252_p0 <= ap_reg_ppstg_tmp_11_reg_435_pp0_it25;
    grp_fu_252_p1 <= tmp_19_i_reg_505;

    -- grp_fu_256_ce assign process. --
    grp_fu_256_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it29)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it26)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it27)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it28))))) then 
            grp_fu_256_ce <= ap_const_logic_1;
        else 
            grp_fu_256_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_256_p0 <= tmp_25_i_reg_510;
    grp_fu_256_p1 <= tmp_26_i_reg_515;

    -- grp_fu_260_ce assign process. --
    grp_fu_260_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49))))) then 
            grp_fu_260_ce <= ap_const_logic_1;
        else 
            grp_fu_260_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_260_p0 <= tmp_15_i_reg_535;
    grp_fu_260_p1 <= tmp_16_i_reg_540;

    -- grp_fu_264_ce assign process. --
    grp_fu_264_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49))))) then 
            grp_fu_264_ce <= ap_const_logic_1;
        else 
            grp_fu_264_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_264_p0 <= tmp_21_i_reg_545;
    grp_fu_264_p1 <= tmp_22_i_reg_550;

    -- grp_fu_268_ce assign process. --
    grp_fu_268_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it50)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it47)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it48)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it49))))) then 
            grp_fu_268_ce <= ap_const_logic_1;
        else 
            grp_fu_268_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_268_p0 <= tmp_28_i_reg_560;
    grp_fu_268_p1 <= ap_reg_ppstg_tmp_29_i_reg_555_pp0_it47;

    -- grp_fu_272_ce assign process. --
    grp_fu_272_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19))))) then 
            grp_fu_272_ce <= ap_const_logic_1;
        else 
            grp_fu_272_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_272_p0 <= meanReturnA_reg_467;
    grp_fu_272_p1 <= ap_const_lv32_40000000;

    -- grp_fu_277_ce assign process. --
    grp_fu_277_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19))))) then 
            grp_fu_277_ce <= ap_const_logic_1;
        else 
            grp_fu_277_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_277_p0 <= meanReturnB_reg_476;
    grp_fu_277_p1 <= ap_const_lv32_40000000;

    -- grp_fu_282_ce assign process. --
    grp_fu_282_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it20)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it17)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it18)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it19))))) then 
            grp_fu_282_ce <= ap_const_logic_1;
        else 
            grp_fu_282_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_282_p0 <= meanReturnA_reg_467;
    grp_fu_282_p1 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it17;

    -- grp_fu_286_ce assign process. --
    grp_fu_286_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23))))) then 
            grp_fu_286_ce <= ap_const_logic_1;
        else 
            grp_fu_286_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_286_p0 <= tmp_12_i_reg_485;
    grp_fu_286_p1 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it21;

    -- grp_fu_290_ce assign process. --
    grp_fu_290_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it21)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23))))) then 
            grp_fu_290_ce <= ap_const_logic_1;
        else 
            grp_fu_290_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_290_p0 <= tmp_18_i_reg_490;
    grp_fu_290_p1 <= ap_reg_ppstg_tmp_12_reg_440_pp0_it21;

    -- grp_fu_294_ce assign process. --
    grp_fu_294_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it24)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it25)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it22)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it23))))) then 
            grp_fu_294_ce <= ap_const_logic_1;
        else 
            grp_fu_294_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_294_p0 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it22;
    grp_fu_294_p1 <= ap_reg_ppstg_tmp_16_reg_461_pp0_it22;

    -- grp_fu_298_ce assign process. --
    grp_fu_298_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44))))) then 
            grp_fu_298_ce <= ap_const_logic_1;
        else 
            grp_fu_298_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_298_p0 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it42;
    grp_fu_298_p1 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it42;

    -- grp_fu_302_ce assign process. --
    grp_fu_302_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44))))) then 
            grp_fu_302_ce <= ap_const_logic_1;
        else 
            grp_fu_302_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_302_p0 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it42;
    grp_fu_302_p1 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it42;

    -- grp_fu_306_ce assign process. --
    grp_fu_306_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44))))) then 
            grp_fu_306_ce <= ap_const_logic_1;
        else 
            grp_fu_306_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_306_p0 <= ap_reg_ppstg_meanReturnA_reg_467_pp0_it42;
    grp_fu_306_p1 <= ap_reg_ppstg_meanReturnB_reg_476_pp0_it42;

    -- grp_fu_310_ce assign process. --
    grp_fu_310_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it70)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it67)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it68)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it69))))) then 
            grp_fu_310_ce <= ap_const_logic_1;
        else 
            grp_fu_310_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_310_p0 <= volatilityA_reg_580;
    grp_fu_310_p1 <= volatilityB_reg_585;

    -- grp_fu_314_ce assign process. --
    grp_fu_314_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15))))) then 
            grp_fu_314_ce <= ap_const_logic_1;
        else 
            grp_fu_314_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_314_p0 <= tmp_14_reg_451;
    grp_fu_314_p1 <= tmp_i_24_reg_398;

    -- grp_fu_318_ce assign process. --
    grp_fu_318_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it16)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it1)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it3)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it4)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it5)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it6)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it7)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it8)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it9)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it10)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it11)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it12)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it13)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it14)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it15))))) then 
            grp_fu_318_ce <= ap_const_logic_1;
        else 
            grp_fu_318_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_318_p0 <= tmp_10_reg_430;
    grp_fu_318_p1 <= tmp_i_24_reg_398;

    -- grp_fu_322_ce assign process. --
    grp_fu_322_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41))))) then 
            grp_fu_322_ce <= ap_const_logic_1;
        else 
            grp_fu_322_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_322_p0 <= tmp_14_i_reg_520;
    grp_fu_322_p1 <= ap_reg_ppstg_tmp_reg_423_pp0_it30;

    -- grp_fu_326_ce assign process. --
    grp_fu_326_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it30)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41))))) then 
            grp_fu_326_ce <= ap_const_logic_1;
        else 
            grp_fu_326_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_326_p0 <= tmp_20_i_reg_525;
    grp_fu_326_p1 <= ap_reg_ppstg_tmp_reg_423_pp0_it30;

    -- grp_fu_330_ce assign process. --
    grp_fu_330_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it45)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it46)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it42)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it43)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it44)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it31)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it32)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it33)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it34)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it35)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it36)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it37)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it38)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it39)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it40)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it41))))) then 
            grp_fu_330_ce <= ap_const_logic_1;
        else 
            grp_fu_330_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_330_p0 <= tmp_27_i_reg_530;
    grp_fu_330_p1 <= ap_reg_ppstg_tmp_reg_423_pp0_it31;

    -- grp_fu_334_ce assign process. --
    grp_fu_334_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it71)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it72)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it73)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it74)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it75)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it76)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it77)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it78)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it79)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it80)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it81)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it82)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it83)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it84)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it85))))) then 
            grp_fu_334_ce <= ap_const_logic_1;
        else 
            grp_fu_334_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_334_p0 <= ap_reg_ppstg_covariance_reg_575_pp0_it71;
    grp_fu_334_p1 <= tmp_30_i_reg_590;
    grp_fu_338_ce <= ap_const_logic_1;
    grp_fu_338_p0 <= tmp_i_reg_393;

    -- grp_fu_341_ce assign process. --
    grp_fu_341_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65))))) then 
            grp_fu_341_ce <= ap_const_logic_1;
        else 
            grp_fu_341_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_341_p0 <= ap_const_lv32_0;
    grp_fu_341_p1 <= tmp_17_i_reg_565;

    -- grp_fu_346_ce assign process. --
    grp_fu_346_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it51)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it66)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it52)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it53)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it54)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it55)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it56)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it57)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it58)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it59)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it60)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it61)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it62)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it63)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it64)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it65))))) then 
            grp_fu_346_ce <= ap_const_logic_1;
        else 
            grp_fu_346_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_346_p0 <= ap_const_lv32_0;
    grp_fu_346_p1 <= tmp_23_i_reg_570;
    out_correlation_TDATA <= grp_fu_334_p2;
    out_correlation_TDEST <= ap_const_lv1_0;
    out_correlation_TID <= ap_const_lv1_0;
    out_correlation_TKEEP <= ap_const_lv4_F;
    out_correlation_TLAST <= ap_reg_ppstg_tmp_33_i_reg_413_pp0_it86;
    out_correlation_TSTRB <= ap_const_lv4_1;
    out_correlation_TUSER <= ap_const_lv1_0;

    -- out_correlation_TVALID assign process. --
    out_correlation_TVALID_assign_proc : process(ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_reg_ppiten_pp0_it87, ap_reg_ioackin_out_correlation_TREADY)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87) and not((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and (ap_const_logic_0 = ap_reg_ioackin_out_correlation_TREADY)))) then 
            out_correlation_TVALID <= ap_const_logic_1;
        else 
            out_correlation_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    -- sum_returnA_in_V_read assign process. --
    sum_returnA_in_V_read_assign_proc : process(tmp_2_i_reg_409, ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then 
            sum_returnA_in_V_read <= ap_const_logic_1;
        else 
            sum_returnA_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- sum_return_in_V_read assign process. --
    sum_return_in_V_read_assign_proc : process(tmp_2_i_reg_409, ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then 
            sum_return_in_V_read <= ap_const_logic_1;
        else 
            sum_return_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- sum_weight_in_V_read assign process. --
    sum_weight_in_V_read_assign_proc : process(tmp_2_i_reg_409, ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then 
            sum_weight_in_V_read <= ap_const_logic_1;
        else 
            sum_weight_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- sum_weight_returnA_in_V_read assign process. --
    sum_weight_returnA_in_V_read_assign_proc : process(tmp_2_i_reg_409, ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then 
            sum_weight_returnA_in_V_read <= ap_const_logic_1;
        else 
            sum_weight_returnA_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- sum_weight_returnA_returnB_in_s_read assign process. --
    sum_weight_returnA_returnB_in_s_read_assign_proc : process(tmp_2_i_reg_409, ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then 
            sum_weight_returnA_returnB_in_s_read <= ap_const_logic_1;
        else 
            sum_weight_returnA_returnB_in_s_read <= ap_const_logic_0;
        end if; 
    end process;


    -- sum_weight_returnSquareA_in_V_read assign process. --
    sum_weight_returnSquareA_in_V_read_assign_proc : process(tmp_2_i_reg_409, ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then 
            sum_weight_returnSquareA_in_V_read <= ap_const_logic_1;
        else 
            sum_weight_returnSquareA_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- sum_weight_returnSquare_in_V_read assign process. --
    sum_weight_returnSquare_in_V_read_assign_proc : process(tmp_2_i_reg_409, ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then 
            sum_weight_returnSquare_in_V_read <= ap_const_logic_1;
        else 
            sum_weight_returnSquare_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- sum_weight_return_in_V_read assign process. --
    sum_weight_return_in_V_read_assign_proc : process(tmp_2_i_reg_409, ap_sig_cseq_ST_pp0_stg0_fsm_7, ap_sig_bdd_148, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86, ap_sig_ioackin_out_correlation_TREADY, ap_reg_ppiten_pp0_it87)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((tmp_2_i_reg_409 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_148 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_i_reg_409_pp0_it86)) and (ap_const_logic_0 = ap_sig_ioackin_out_correlation_TREADY))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87)))))) then 
            sum_weight_return_in_V_read <= ap_const_logic_1;
        else 
            sum_weight_return_in_V_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_i_fu_357_p2 <= std_logic_vector(unsigned(NUMBER_OF_INDICES_read_reg_387) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_2_i_fu_366_p2 <= "1" when (signed(column_index_cast_i_fu_362_p1) < signed(NUMBER_OF_INDICES_read_reg_387)) else "0";
    tmp_33_i_fu_371_p2 <= "1" when (column_index_cast_i_fu_362_p1 = tmp_1_i_reg_404) else "0";
    tmp_i_fu_351_p2 <= std_logic_vector(unsigned(NUMBER_OF_DAYS_dout) + unsigned(ap_const_lv32_FFFFFFFF));
end behav;
