Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\szk\Documents\GitHub\Microarquitetura-with-IOT\architecture.qsys --block-symbol-file --output-directory=C:\Users\szk\Documents\GitHub\Microarquitetura-with-IOT\architecture --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Microarquitetura-with-IOT/architecture.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding lcd [lcd 1.0]
Progress: Parameterizing module lcd
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding pi [altera_avalon_pio 18.1]
Progress: Parameterizing module pi
Progress: Adding po [altera_avalon_pio 18.1]
Progress: Parameterizing module po
Progress: Adding uart [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: architecture.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: architecture.pi: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\szk\Documents\GitHub\Microarquitetura-with-IOT\architecture.qsys --synthesis=VERILOG --output-directory=C:\Users\szk\Documents\GitHub\Microarquitetura-with-IOT\architecture\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Microarquitetura-with-IOT/architecture.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding lcd [lcd 1.0]
Progress: Parameterizing module lcd
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding pi [altera_avalon_pio 18.1]
Progress: Parameterizing module pi
Progress: Adding po [altera_avalon_pio 18.1]
Progress: Parameterizing module po
Progress: Adding uart [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: architecture.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: architecture.pi: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: architecture: Generating architecture "architecture" for QUARTUS_SYNTH
Warning: architecture: "No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: architecture: "No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: architecture: "No matching role found for nios2_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_result (result)"
Warning: architecture: "No matching role found for nios2_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_reset (reset)"
Info: jtag: Starting RTL generation for module 'architecture_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=architecture_jtag --dir=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0002_jtag_gen//architecture_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'architecture_jtag'
Info: jtag: "architecture" instantiated altera_avalon_jtag_uart "jtag"
Info: lcd: "architecture" instantiated lcd "lcd"
Info: memory: Starting RTL generation for module 'architecture_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=architecture_memory --dir=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0004_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0004_memory_gen//architecture_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'architecture_memory'
Info: memory: "architecture" instantiated altera_avalon_onchip_memory2 "memory"
Info: nios2: "architecture" instantiated altera_nios2_gen2 "nios2"
Info: pi: Starting RTL generation for module 'architecture_pi'
Info: pi:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=architecture_pi --dir=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0005_pi_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0005_pi_gen//architecture_pi_component_configuration.pl  --do_build_sim=0  ]
Info: pi: Done RTL generation for module 'architecture_pi'
Info: pi: "architecture" instantiated altera_avalon_pio "pi"
Info: po: Starting RTL generation for module 'architecture_po'
Info: po:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=architecture_po --dir=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0006_po_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0006_po_gen//architecture_po_component_configuration.pl  --do_build_sim=0  ]
Info: po: Done RTL generation for module 'architecture_po'
Info: po: "architecture" instantiated altera_avalon_pio "po"
Info: uart: Starting Generation of RS232 UART
Info: uart: "architecture" instantiated altera_up_avalon_rs232 "uart"
Info: nios2_custom_instruction_master_translator: "architecture" instantiated altera_customins_master_translator "nios2_custom_instruction_master_translator"
Info: nios2_custom_instruction_master_multi_xconnect: "architecture" instantiated altera_customins_xconnect "nios2_custom_instruction_master_multi_xconnect"
Info: nios2_custom_instruction_master_multi_slave_translator0: "architecture" instantiated altera_customins_slave_translator "nios2_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "architecture" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "architecture" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "architecture" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'architecture_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=architecture_nios2_cpu --dir=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/szk/AppData/Local/Temp/alt7861_632722650962548878.dir/0013_cpu_gen//architecture_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.11.26 18:11:56 (*) Starting Nios II generation
Info: cpu: # 2018.11.26 18:11:56 (*)   Checking for plaintext license.
Info: cpu: # 2018.11.26 18:11:58 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2018.11.26 18:11:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.11.26 18:11:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.11.26 18:11:58 (*)   Plaintext license not found.
Info: cpu: # 2018.11.26 18:11:58 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.11.26 18:11:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.11.26 18:11:58 (*)   Creating all objects for CPU
Info: cpu: # 2018.11.26 18:12:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.11.26 18:12:00 (*)   Creating plain-text RTL
Info: cpu: # 2018.11.26 18:12:01 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'architecture_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: architecture: Done "architecture" with 34 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
