{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 20:59:28 2015 " "Info: Processing started: Sun Oct 25 20:59:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divider:U1\|Clk_out " "Info: Detected ripple clock \"divider:U1\|Clk_out\" as buffer" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:U1\|Clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register UART_RX:U3\|rdc register UART_RX:U3\|rdf 324.15 MHz 3.085 ns Internal " "Info: Clock \"clk\" has Internal fmax of 324.15 MHz between source register \"UART_RX:U3\|rdc\" and destination register \"UART_RX:U3\|rdf\" (period= 3.085 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.685 ns + Longest register register " "Info: + Longest register to register delay is 0.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_RX:U3\|rdc 1 REG LCFF_X33_Y23_N21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y23_N21; Fanout = 11; REG Node = 'UART_RX:U3\|rdc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX:U3|rdc } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.272 ns) 0.530 ns UART_RX:U3\|rdf~0 2 COMB LCCOMB_X33_Y23_N24 1 " "Info: 2: + IC(0.258 ns) + CELL(0.272 ns) = 0.530 ns; Loc. = LCCOMB_X33_Y23_N24; Fanout = 1; COMB Node = 'UART_RX:U3\|rdf~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { UART_RX:U3|rdc UART_RX:U3|rdf~0 } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.685 ns UART_RX:U3\|rdf 3 REG LCFF_X33_Y23_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.685 ns; Loc. = LCFF_X33_Y23_N25; Fanout = 5; REG Node = 'UART_RX:U3\|rdf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_RX:U3|rdf~0 UART_RX:U3|rdf } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 62.34 % ) " "Info: Total cell delay = 0.427 ns ( 62.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.258 ns ( 37.66 % ) " "Info: Total interconnect delay = 0.258 ns ( 37.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { UART_RX:U3|rdc UART_RX:U3|rdf~0 UART_RX:U3|rdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.685 ns" { UART_RX:U3|rdc {} UART_RX:U3|rdf~0 {} UART_RX:U3|rdf {} } { 0.000ns 0.258ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.216 ns - Smallest " "Info: - Smallest clock skew is -2.216 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.495 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns UART_RX:U3\|rdf 3 REG LCFF_X33_Y23_N25 5 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X33_Y23_N25; Fanout = 5; REG Node = 'UART_RX:U3\|rdf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl UART_RX:U3|rdf } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl UART_RX:U3|rdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} UART_RX:U3|rdf {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.711 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.712 ns) 2.384 ns divider:U1\|Clk_out 2 REG LCFF_X1_Y12_N31 3 " "Info: 2: + IC(0.818 ns) + CELL(0.712 ns) = 2.384 ns; Loc. = LCFF_X1_Y12_N31; Fanout = 3; REG Node = 'divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { clk divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.000 ns) 3.421 ns divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 42 " "Info: 3: + IC(1.037 ns) + CELL(0.000 ns) = 3.421 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { divider:U1|Clk_out divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 4.711 ns UART_RX:U3\|rdc 4 REG LCFF_X33_Y23_N21 11 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 4.711 ns; Loc. = LCFF_X33_Y23_N21; Fanout = 11; REG Node = 'UART_RX:U3\|rdc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { divider:U1|Clk_out~clkctrl UART_RX:U3|rdc } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.36 % ) " "Info: Total cell delay = 2.184 ns ( 46.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.527 ns ( 53.64 % ) " "Info: Total interconnect delay = 2.527 ns ( 53.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_RX:U3|rdc } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_RX:U3|rdc {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl UART_RX:U3|rdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} UART_RX:U3|rdf {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_RX:U3|rdc } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_RX:U3|rdc {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { UART_RX:U3|rdc UART_RX:U3|rdf~0 UART_RX:U3|rdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.685 ns" { UART_RX:U3|rdc {} UART_RX:U3|rdf~0 {} UART_RX:U3|rdf {} } { 0.000ns 0.258ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl UART_RX:U3|rdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} UART_RX:U3|rdf {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_RX:U3|rdc } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_RX:U3|rdc {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "UART_RX:U3\|rdf UART_RX:U3\|state.idle clk 1.581 ns " "Info: Found hold time violation between source  pin or register \"UART_RX:U3\|rdf\" and destination pin or register \"UART_RX:U3\|state.idle\" for clock \"clk\" (Hold time is 1.581 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.216 ns + Largest " "Info: + Largest clock skew is 2.216 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.711 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.712 ns) 2.384 ns divider:U1\|Clk_out 2 REG LCFF_X1_Y12_N31 3 " "Info: 2: + IC(0.818 ns) + CELL(0.712 ns) = 2.384 ns; Loc. = LCFF_X1_Y12_N31; Fanout = 3; REG Node = 'divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { clk divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.000 ns) 3.421 ns divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 42 " "Info: 3: + IC(1.037 ns) + CELL(0.000 ns) = 3.421 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { divider:U1|Clk_out divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 4.711 ns UART_RX:U3\|state.idle 4 REG LCFF_X33_Y23_N11 2 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 4.711 ns; Loc. = LCFF_X33_Y23_N11; Fanout = 2; REG Node = 'UART_RX:U3\|state.idle'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { divider:U1|Clk_out~clkctrl UART_RX:U3|state.idle } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.36 % ) " "Info: Total cell delay = 2.184 ns ( 46.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.527 ns ( 53.64 % ) " "Info: Total interconnect delay = 2.527 ns ( 53.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_RX:U3|state.idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_RX:U3|state.idle {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.495 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns UART_RX:U3\|rdf 3 REG LCFF_X33_Y23_N25 5 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X33_Y23_N25; Fanout = 5; REG Node = 'UART_RX:U3\|rdf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl UART_RX:U3|rdf } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl UART_RX:U3|rdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} UART_RX:U3|rdf {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_RX:U3|state.idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_RX:U3|state.idle {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl UART_RX:U3|rdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} UART_RX:U3|rdf {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.690 ns - Shortest register register " "Info: - Shortest register to register delay is 0.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_RX:U3\|rdf 1 REG LCFF_X33_Y23_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y23_N25; Fanout = 5; REG Node = 'UART_RX:U3\|rdf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX:U3|rdf } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.272 ns) 0.535 ns UART_RX:U3\|state~10 2 COMB LCCOMB_X33_Y23_N10 1 " "Info: 2: + IC(0.263 ns) + CELL(0.272 ns) = 0.535 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 1; COMB Node = 'UART_RX:U3\|state~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { UART_RX:U3|rdf UART_RX:U3|state~10 } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.690 ns UART_RX:U3\|state.idle 3 REG LCFF_X33_Y23_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.690 ns; Loc. = LCFF_X33_Y23_N11; Fanout = 2; REG Node = 'UART_RX:U3\|state.idle'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_RX:U3|state~10 UART_RX:U3|state.idle } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 61.88 % ) " "Info: Total cell delay = 0.427 ns ( 61.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.263 ns ( 38.12 % ) " "Info: Total interconnect delay = 0.263 ns ( 38.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { UART_RX:U3|rdf UART_RX:U3|state~10 UART_RX:U3|state.idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.690 ns" { UART_RX:U3|rdf {} UART_RX:U3|state~10 {} UART_RX:U3|state.idle {} } { 0.000ns 0.263ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_RX:U3|state.idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_RX:U3|state.idle {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl UART_RX:U3|rdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} UART_RX:U3|rdf {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { UART_RX:U3|rdf UART_RX:U3|state~10 UART_RX:U3|state.idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.690 ns" { UART_RX:U3|rdf {} UART_RX:U3|state~10 {} UART_RX:U3|state.idle {} } { 0.000ns 0.263ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "divider:U1\|Q\[4\] rst clk 4.367 ns register " "Info: tsu for register \"divider:U1\|Q\[4\]\" (data pin = \"rst\", clock pin = \"clk\") is 4.367 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.752 ns + Longest pin register " "Info: + Longest pin to register delay is 6.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns rst 1 PIN PIN_B17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B17; Fanout = 15; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.928 ns) + CELL(0.357 ns) 6.142 ns divider:U1\|Q\[0\]~0 2 COMB LCCOMB_X1_Y12_N26 5 " "Info: 2: + IC(4.928 ns) + CELL(0.357 ns) = 6.142 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 5; COMB Node = 'divider:U1\|Q\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { rst divider:U1|Q[0]~0 } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.397 ns) 6.752 ns divider:U1\|Q\[4\] 3 REG LCFF_X1_Y12_N9 3 " "Info: 3: + IC(0.213 ns) + CELL(0.397 ns) = 6.752 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 3; REG Node = 'divider:U1\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { divider:U1|Q[0]~0 divider:U1|Q[4] } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 23.86 % ) " "Info: Total cell delay = 1.611 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.141 ns ( 76.14 % ) " "Info: Total interconnect delay = 5.141 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.752 ns" { rst divider:U1|Q[0]~0 divider:U1|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.752 ns" { rst {} rst~combout {} divider:U1|Q[0]~0 {} divider:U1|Q[4] {} } { 0.000ns 0.000ns 4.928ns 0.213ns } { 0.000ns 0.857ns 0.357ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.475 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns divider:U1\|Q\[4\] 3 REG LCFF_X1_Y12_N9 3 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 3; REG Node = 'divider:U1\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl divider:U1|Q[4] } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl divider:U1|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} divider:U1|Q[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.752 ns" { rst divider:U1|Q[0]~0 divider:U1|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.752 ns" { rst {} rst~combout {} divider:U1|Q[0]~0 {} divider:U1|Q[4] {} } { 0.000ns 0.000ns 4.928ns 0.213ns } { 0.000ns 0.857ns 0.357ns 0.397ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl divider:U1|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} divider:U1|Q[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk error UART_RX:U3\|error 9.183 ns register " "Info: tco from clock \"clk\" to destination pin \"error\" through register \"UART_RX:U3\|error\" is 9.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.711 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.712 ns) 2.384 ns divider:U1\|Clk_out 2 REG LCFF_X1_Y12_N31 3 " "Info: 2: + IC(0.818 ns) + CELL(0.712 ns) = 2.384 ns; Loc. = LCFF_X1_Y12_N31; Fanout = 3; REG Node = 'divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { clk divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.000 ns) 3.421 ns divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 42 " "Info: 3: + IC(1.037 ns) + CELL(0.000 ns) = 3.421 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { divider:U1|Clk_out divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 4.711 ns UART_RX:U3\|error 4 REG LCFF_X33_Y23_N17 3 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 4.711 ns; Loc. = LCFF_X33_Y23_N17; Fanout = 3; REG Node = 'UART_RX:U3\|error'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { divider:U1|Clk_out~clkctrl UART_RX:U3|error } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.36 % ) " "Info: Total cell delay = 2.184 ns ( 46.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.527 ns ( 53.64 % ) " "Info: Total interconnect delay = 2.527 ns ( 53.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_RX:U3|error } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_RX:U3|error {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.378 ns + Longest register pin " "Info: + Longest register to pin delay is 4.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_RX:U3\|error 1 REG LCFF_X33_Y23_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y23_N17; Fanout = 3; REG Node = 'UART_RX:U3\|error'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX:U3|error } "NODE_NAME" } } { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_RX.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(2.144 ns) 4.378 ns error 2 PIN PIN_F19 0 " "Info: 2: + IC(2.234 ns) + CELL(2.144 ns) = 4.378 ns; Loc. = PIN_F19; Fanout = 0; PIN Node = 'error'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.378 ns" { UART_RX:U3|error error } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 48.97 % ) " "Info: Total cell delay = 2.144 ns ( 48.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.234 ns ( 51.03 % ) " "Info: Total interconnect delay = 2.234 ns ( 51.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.378 ns" { UART_RX:U3|error error } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.378 ns" { UART_RX:U3|error {} error {} } { 0.000ns 2.234ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_RX:U3|error } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_RX:U3|error {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.378 ns" { UART_RX:U3|error error } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.378 ns" { UART_RX:U3|error {} error {} } { 0.000ns 2.234ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UART_TX:U2\|data_buf\[3\] data\[3\] clk 0.151 ns register " "Info: th for register \"UART_TX:U2\|data_buf\[3\]\" (data pin = \"data\[3\]\", clock pin = \"clk\") is 0.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.715 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.712 ns) 2.384 ns divider:U1\|Clk_out 2 REG LCFF_X1_Y12_N31 3 " "Info: 2: + IC(0.818 ns) + CELL(0.712 ns) = 2.384 ns; Loc. = LCFF_X1_Y12_N31; Fanout = 3; REG Node = 'divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { clk divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.000 ns) 3.421 ns divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 42 " "Info: 3: + IC(1.037 ns) + CELL(0.000 ns) = 3.421 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { divider:U1|Clk_out divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 4.715 ns UART_TX:U2\|data_buf\[3\] 4 REG LCFF_X39_Y23_N25 1 " "Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 4.715 ns; Loc. = LCFF_X39_Y23_N25; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[3] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_TX.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.32 % ) " "Info: Total cell delay = 2.184 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.531 ns ( 53.68 % ) " "Info: Total interconnect delay = 2.531 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[3] {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.676ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_TX.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.713 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[3\] 1 PIN PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns data\[3\]~3 2 COMB IOC_X40_Y24_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X40_Y24_N0; Fanout = 1; COMB Node = 'data\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { data[3] data[3]~3 } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.053 ns) 4.558 ns UART_TX:U2\|data_buf\[3\]~feeder 3 COMB LCCOMB_X39_Y23_N24 1 " "Info: 3: + IC(3.675 ns) + CELL(0.053 ns) = 4.558 ns; Loc. = LCCOMB_X39_Y23_N24; Fanout = 1; COMB Node = 'UART_TX:U2\|data_buf\[3\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.728 ns" { data[3]~3 UART_TX:U2|data_buf[3]~feeder } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_TX.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.713 ns UART_TX:U2\|data_buf\[3\] 4 REG LCFF_X39_Y23_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 4.713 ns; Loc. = LCFF_X39_Y23_N25; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_TX:U2|data_buf[3]~feeder UART_TX:U2|data_buf[3] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Experiment_2/UART_TX.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 22.02 % ) " "Info: Total cell delay = 1.038 ns ( 22.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.675 ns ( 77.98 % ) " "Info: Total interconnect delay = 3.675 ns ( 77.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { data[3] data[3]~3 UART_TX:U2|data_buf[3]~feeder UART_TX:U2|data_buf[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.713 ns" { data[3] {} data[3]~3 {} UART_TX:U2|data_buf[3]~feeder {} UART_TX:U2|data_buf[3] {} } { 0.000ns 0.000ns 3.675ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { clk divider:U1|Clk_out divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { clk {} clk~combout {} divider:U1|Clk_out {} divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[3] {} } { 0.000ns 0.000ns 0.818ns 1.037ns 0.676ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { data[3] data[3]~3 UART_TX:U2|data_buf[3]~feeder UART_TX:U2|data_buf[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.713 ns" { data[3] {} data[3]~3 {} UART_TX:U2|data_buf[3]~feeder {} UART_TX:U2|data_buf[3] {} } { 0.000ns 0.000ns 3.675ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 20:59:28 2015 " "Info: Processing ended: Sun Oct 25 20:59:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
