{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619232919708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619232919715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 10:55:19 2021 " "Processing started: Sat Apr 24 10:55:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619232919715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232919715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design_Of_Graduation -c Design_Of_Graduation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Design_Of_Graduation -c Design_Of_Graduation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232919716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619232921269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_of_graduation.v 1 1 " "Found 1 design units, including 1 entities, in source file design_of_graduation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design_Of_Graduation " "Found entity 1: Design_Of_Graduation" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933416 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_R " "Found entity 2: UART_R" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933416 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_T " "Found entity 3: UART_T" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933416 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudRate_Clk " "Found entity 4: BaudRate_Clk" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933416 ""} { "Info" "ISGN_ENTITY_NAME" "5 Parity_Check " "Found entity 5: Parity_Check" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/and_not_gate_1_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/and_not_gate_1_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_Not_Gate_1_1 " "Found entity 1: And_Not_Gate_1_1" {  } { { "Lesson_1/And_Not_Gate_1_1.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/And_Not_Gate_1_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/semi_adder_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/semi_adder_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Semi_Adder_1_2 " "Found entity 1: Semi_Adder_1_2" {  } { { "Lesson_1/Semi_Adder_1_2.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Semi_Adder_1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/full_adder_1_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/full_adder_1_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_1_3 " "Found entity 1: Full_Adder_1_3" {  } { { "Lesson_1/Full_Adder_1_3.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Full_Adder_1_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/fire_alarm_system_1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/fire_alarm_system_1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fire_Alarm_System_1_4 " "Found entity 1: Fire_Alarm_System_1_4" {  } { { "Lesson_1/Fire_Alarm_System_1_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Fire_Alarm_System_1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/four_vote_1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/four_vote_1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Vote_1_5 " "Found entity 1: Four_Vote_1_5" {  } { { "Lesson_1/Four_Vote_1_5.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Four_Vote_1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/decoder_74hc138_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/decoder_74hc138_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_74hc138_2_1 " "Found entity 1: Decoder_74hc138_2_1" {  } { { "Lesson_2/Decoder_74hc138_2_1.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Decoder_74hc138_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/led_74ls138_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/led_74ls138_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led_74ls138_2_2 " "Found entity 1: Led_74ls138_2_2" {  } { { "Lesson_2/Led_74ls138_2_2.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Led_74ls138_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/dual_mux_74hc173_2_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/dual_mux_74hc173_2_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_MUX_74hc173_2_3 " "Found entity 1: Dual_MUX_74hc173_2_3" {  } { { "Lesson_2/Dual_MUX_74hc173_2_3.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Dual_MUX_74hc173_2_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/mux_8_1_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/mux_8_1_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_1_2_4 " "Found entity 1: MUX_8_1_2_4" {  } { { "Lesson_2/MUX_8_1_2_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/MUX_8_1_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/full_adder_74hc153_2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/full_adder_74hc153_2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_74hc153_2_5 " "Found entity 1: Full_Adder_74hc153_2_5" {  } { { "Lesson_2/Full_Adder_74hc153_2_5.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Full_Adder_74hc153_2_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/digital_tube_decoder_2_6.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/digital_tube_decoder_2_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Tube_Decoder_2_6 " "Found entity 1: Digital_Tube_Decoder_2_6" {  } { { "Lesson_2/Digital_Tube_Decoder_2_6.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Digital_Tube_Decoder_2_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/coder_8_3_74hc151_2_7.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/coder_8_3_74hc151_2_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coder_8_3_74hc151_2_7 " "Found entity 1: Coder_8_3_74hc151_2_7" {  } { { "Lesson_2/Coder_8_3_74hc151_2_7.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Coder_8_3_74hc151_2_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/four_vote_74hc151_2_8.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/four_vote_74hc151_2_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Vote_74hc151_2_8 " "Found entity 1: Four_Vote_74hc151_2_8" {  } { { "Lesson_2/Four_Vote_74hc151_2_8.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Four_Vote_74hc151_2_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/decode_display_2_9.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/decode_display_2_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Display_2_9 " "Found entity 1: Decode_Display_2_9" {  } { { "Lesson_2/Decode_Display_2_9.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Decode_Display_2_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/rs_trigger_3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/rs_trigger_3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS_Trigger_3_1 " "Found entity 1: RS_Trigger_3_1" {  } { { "Lesson_3/RS_Trigger_3_1.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/RS_Trigger_3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/d_trigger_3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/d_trigger_3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Trigger_3_2 " "Found entity 1: D_Trigger_3_2" {  } { { "Lesson_3/D_Trigger_3_2.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/D_Trigger_3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/crossover_24_d_3_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/crossover_24_d_3_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CrossOver_24_D_3_3 " "Found entity 1: CrossOver_24_D_3_3" {  } { { "Lesson_3/CrossOver_24_D_3_3.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/CrossOver_24_D_3_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933702 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "JK_Trigger_3_4.v(5) " "Verilog HDL information at JK_Trigger_3_4.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "Lesson_3/JK_Trigger_3_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/JK_Trigger_3_4.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619232933714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/jk_trigger_3_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/jk_trigger_3_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 JK_Trigger_3_4 " "Found entity 1: JK_Trigger_3_4" {  } { { "Lesson_3/JK_Trigger_3_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/JK_Trigger_3_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/crossover_24_jk_3_5.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/crossover_24_jk_3_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CrossOver_24_JK_3_5 " "Found entity 1: CrossOver_24_JK_3_5" {  } { { "Lesson_3/CrossOver_24_JK_3_5.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/CrossOver_24_JK_3_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/four_snatcher_3_6.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/four_snatcher_3_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Snatcher_3_6 " "Found entity 1: Four_Snatcher_3_6" {  } { { "Lesson_3/Four_Snatcher_3_6.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/Four_Snatcher_3_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/decimal_synchronous_addition_counter-74hc162_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/decimal_synchronous_addition_counter-74hc162_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimal_Synchronous_Addition_Counter_74hc162_4_1 " "Found entity 1: Decimal_Synchronous_Addition_Counter_74hc162_4_1" {  } { { "Lesson_4/Decimal_Synchronous_Addition_Counter-74hc162_4_1.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Decimal_Synchronous_Addition_Counter-74hc162_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/pentadecimal_counter_74hc162_4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/pentadecimal_counter_74hc162_4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pentadecimal_Counter_74hc162_4_2 " "Found entity 1: Pentadecimal_Counter_74hc162_4_2" {  } { { "Lesson_4/Pentadecimal_Counter_74hc162_4_2.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Pentadecimal_Counter_74hc162_4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/counter_24_74hc162_4_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/counter_24_74hc162_4_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_24_74hc162_4_3 " "Found entity 1: Counter_24_74hc162_4_3" {  } { { "Lesson_4/Counter_24_74hc162_4_3.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Counter_24_74hc162_4_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/fourbit_bidirectional_shift_register_4_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/fourbit_bidirectional_shift_register_4_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fourbit_Bidirectional_Shift_Register_4_4 " "Found entity 1: Fourbit_Bidirectional_Shift_Register_4_4" {  } { { "Lesson_4/Fourbit_Bidirectional_Shift_Register_4_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Fourbit_Bidirectional_Shift_Register_4_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/circular_shifter_74hc194_4_5.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/circular_shifter_74hc194_4_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_Shifter_74hc194_4_5 " "Found entity 1: Circular_Shifter_74hc194_4_5" {  } { { "Lesson_4/Circular_Shifter_74hc194_4_5.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Circular_Shifter_74hc194_4_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/eightbit_bidirectional_shift_register_4_6.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/eightbit_bidirectional_shift_register_4_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eightbit_Bidirectional_Shift_Register_4_6 " "Found entity 1: Eightbit_Bidirectional_Shift_Register_4_6" {  } { { "Lesson_4/Eightbit_Bidirectional_Shift_Register_4_6.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Eightbit_Bidirectional_Shift_Register_4_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expe_select.v 1 1 " "Found 1 design units, including 1 entities, in source file expe_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 expe_select " "Found entity 1: expe_select" {  } { { "expe_select.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/expe_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "real_input.v 1 1 " "Found 1 design units, including 1 entities, in source file real_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 Real_input " "Found entity 1: Real_input" {  } { { "Real_input.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Real_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/decimal_synchronous_addition_counter_74hc162_4_1_correct.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/decimal_synchronous_addition_counter_74hc162_4_1_correct.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimal_Synchronous_Addition_Counter_74hc162_4_1_Correct " "Found entity 1: Decimal_Synchronous_Addition_Counter_74hc162_4_1_Correct" {  } { { "Lesson_4/Decimal_Synchronous_Addition_Counter_74hc162_4_1_Correct.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Decimal_Synchronous_Addition_Counter_74hc162_4_1_Correct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232933919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232933919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Design_Of_Graduation " "Elaborating entity \"Design_Of_Graduation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619232934041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Design_Of_Graduation.v(34) " "Verilog HDL assignment warning at Design_Of_Graduation.v(34): truncated value with size 32 to match size of target (3)" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619232934043 "|Design_Of_Graduation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Design_Of_Graduation.v(35) " "Verilog HDL assignment warning at Design_Of_Graduation.v(35): truncated value with size 32 to match size of target (3)" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619232934043 "|Design_Of_Graduation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Design_Of_Graduation.v(36) " "Verilog HDL assignment warning at Design_Of_Graduation.v(36): truncated value with size 32 to match size of target (3)" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619232934043 "|Design_Of_Graduation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Design_Of_Graduation.v(37) " "Verilog HDL assignment warning at Design_Of_Graduation.v(37): truncated value with size 32 to match size of target (3)" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619232934043 "|Design_Of_Graduation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_R UART_R:wesdfgh " "Elaborating entity \"UART_R\" for hierarchy \"UART_R:wesdfgh\"" {  } { { "Design_Of_Graduation.v" "wesdfgh" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934127 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "En_CLK UART.v(51) " "Verilog HDL Always Construct warning at UART.v(51): inferring latch(es) for variable \"En_CLK\", which holds its previous value in one or more paths through the always construct" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619232934130 "|Design_Of_Graduation|UART_R:wesdfgh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(62) " "Verilog HDL assignment warning at UART.v(62): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619232934131 "|Design_Of_Graduation|UART_R:wesdfgh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(63) " "Verilog HDL assignment warning at UART.v(63): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619232934131 "|Design_Of_Graduation|UART_R:wesdfgh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(64) " "Verilog HDL assignment warning at UART.v(64): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619232934131 "|Design_Of_Graduation|UART_R:wesdfgh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(65) " "Verilog HDL assignment warning at UART.v(65): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619232934131 "|Design_Of_Graduation|UART_R:wesdfgh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En_CLK UART.v(57) " "Inferred latch for \"En_CLK\" at UART.v(57)" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232934133 "|Design_Of_Graduation|UART_R:wesdfgh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate_Clk UART_R:wesdfgh\|BaudRate_Clk:BCLSdasff " "Elaborating entity \"BaudRate_Clk\" for hierarchy \"UART_R:wesdfgh\|BaudRate_Clk:BCLSdasff\"" {  } { { "UART.v" "BCLSdasff" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UART.v(144) " "Verilog HDL assignment warning at UART.v(144): truncated value with size 32 to match size of target (20)" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619232934148 "|Design_Of_Graduation|UART_R:wesdfgh|BaudRate_Clk:BCLSdasff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Real_input Real_input:realinput1 " "Elaborating entity \"Real_input\" for hierarchy \"Real_input:realinput1\"" {  } { { "Design_Of_Graduation.v" "realinput1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expe_select expe_select:expe_select1 " "Elaborating entity \"expe_select\" for hierarchy \"expe_select:expe_select1\"" {  } { { "Design_Of_Graduation.v" "expe_select1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_Not_Gate_1_1 And_Not_Gate_1_1:AndNotGate1 " "Elaborating entity \"And_Not_Gate_1_1\" for hierarchy \"And_Not_Gate_1_1:AndNotGate1\"" {  } { { "Design_Of_Graduation.v" "AndNotGate1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Semi_Adder_1_2 Semi_Adder_1_2:SemiAdder1 " "Elaborating entity \"Semi_Adder_1_2\" for hierarchy \"Semi_Adder_1_2:SemiAdder1\"" {  } { { "Design_Of_Graduation.v" "SemiAdder1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_1_3 Full_Adder_1_3:FullAdder1 " "Elaborating entity \"Full_Adder_1_3\" for hierarchy \"Full_Adder_1_3:FullAdder1\"" {  } { { "Design_Of_Graduation.v" "FullAdder1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fire_Alarm_System_1_4 Fire_Alarm_System_1_4:FireAlarmSystem1 " "Elaborating entity \"Fire_Alarm_System_1_4\" for hierarchy \"Fire_Alarm_System_1_4:FireAlarmSystem1\"" {  } { { "Design_Of_Graduation.v" "FireAlarmSystem1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Vote_1_5 Four_Vote_1_5:FourVote1 " "Elaborating entity \"Four_Vote_1_5\" for hierarchy \"Four_Vote_1_5:FourVote1\"" {  } { { "Design_Of_Graduation.v" "FourVote1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_74hc138_2_1 Decoder_74hc138_2_1:Decoder74hc1381 " "Elaborating entity \"Decoder_74hc138_2_1\" for hierarchy \"Decoder_74hc138_2_1:Decoder74hc1381\"" {  } { { "Design_Of_Graduation.v" "Decoder74hc1381" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led_74ls138_2_2 Led_74ls138_2_2:Led74ls1381 " "Elaborating entity \"Led_74ls138_2_2\" for hierarchy \"Led_74ls138_2_2:Led74ls1381\"" {  } { { "Design_Of_Graduation.v" "Led74ls1381" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_MUX_74hc173_2_3 Dual_MUX_74hc173_2_3:DualMUX74hc173 " "Elaborating entity \"Dual_MUX_74hc173_2_3\" for hierarchy \"Dual_MUX_74hc173_2_3:DualMUX74hc173\"" {  } { { "Design_Of_Graduation.v" "DualMUX74hc173" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_1_2_4 MUX_8_1_2_4:MUX81241 " "Elaborating entity \"MUX_8_1_2_4\" for hierarchy \"MUX_8_1_2_4:MUX81241\"" {  } { { "Design_Of_Graduation.v" "MUX81241" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_74hc153_2_5 Full_Adder_74hc153_2_5:FullAdder2 " "Elaborating entity \"Full_Adder_74hc153_2_5\" for hierarchy \"Full_Adder_74hc153_2_5:FullAdder2\"" {  } { { "Design_Of_Graduation.v" "FullAdder2" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digital_Tube_Decoder_2_6 Digital_Tube_Decoder_2_6:DigitalTubeDecoder1 " "Elaborating entity \"Digital_Tube_Decoder_2_6\" for hierarchy \"Digital_Tube_Decoder_2_6:DigitalTubeDecoder1\"" {  } { { "Design_Of_Graduation.v" "DigitalTubeDecoder1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coder_8_3_74hc151_2_7 Coder_8_3_74hc151_2_7:Coder837hc1511 " "Elaborating entity \"Coder_8_3_74hc151_2_7\" for hierarchy \"Coder_8_3_74hc151_2_7:Coder837hc1511\"" {  } { { "Design_Of_Graduation.v" "Coder837hc1511" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Vote_74hc151_2_8 Four_Vote_74hc151_2_8:FourVote74hc151281 " "Elaborating entity \"Four_Vote_74hc151_2_8\" for hierarchy \"Four_Vote_74hc151_2_8:FourVote74hc151281\"" {  } { { "Design_Of_Graduation.v" "FourVote74hc151281" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Display_2_9 Decode_Display_2_9:DecoderDisplay1 " "Elaborating entity \"Decode_Display_2_9\" for hierarchy \"Decode_Display_2_9:DecoderDisplay1\"" {  } { { "Design_Of_Graduation.v" "DecoderDisplay1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_Trigger_3_1 RS_Trigger_3_1:RSTrigger1 " "Elaborating entity \"RS_Trigger_3_1\" for hierarchy \"RS_Trigger_3_1:RSTrigger1\"" {  } { { "Design_Of_Graduation.v" "RSTrigger1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Trigger_3_2 D_Trigger_3_2:DTrigger1 " "Elaborating entity \"D_Trigger_3_2\" for hierarchy \"D_Trigger_3_2:DTrigger1\"" {  } { { "Design_Of_Graduation.v" "DTrigger1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CrossOver_24_D_3_3 CrossOver_24_D_3_3:CrossOver24d1 " "Elaborating entity \"CrossOver_24_D_3_3\" for hierarchy \"CrossOver_24_D_3_3:CrossOver24d1\"" {  } { { "Design_Of_Graduation.v" "CrossOver24d1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_Trigger_3_4 JK_Trigger_3_4:JKTrigger1 " "Elaborating entity \"JK_Trigger_3_4\" for hierarchy \"JK_Trigger_3_4:JKTrigger1\"" {  } { { "Design_Of_Graduation.v" "JKTrigger1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CrossOver_24_JK_3_5 CrossOver_24_JK_3_5:CrossOver24JK1 " "Elaborating entity \"CrossOver_24_JK_3_5\" for hierarchy \"CrossOver_24_JK_3_5:CrossOver24JK1\"" {  } { { "Design_Of_Graduation.v" "CrossOver24JK1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Snatcher_3_6 Four_Snatcher_3_6:FourSnatcher1 " "Elaborating entity \"Four_Snatcher_3_6\" for hierarchy \"Four_Snatcher_3_6:FourSnatcher1\"" {  } { { "Design_Of_Graduation.v" "FourSnatcher1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimal_Synchronous_Addition_Counter_74hc162_4_1 Decimal_Synchronous_Addition_Counter_74hc162_4_1:DecimalSynchronousAdditonCounter1 " "Elaborating entity \"Decimal_Synchronous_Addition_Counter_74hc162_4_1\" for hierarchy \"Decimal_Synchronous_Addition_Counter_74hc162_4_1:DecimalSynchronousAdditonCounter1\"" {  } { { "Design_Of_Graduation.v" "DecimalSynchronousAdditonCounter1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pentadecimal_Counter_74hc162_4_2 Pentadecimal_Counter_74hc162_4_2:PentadecimalCounter1 " "Elaborating entity \"Pentadecimal_Counter_74hc162_4_2\" for hierarchy \"Pentadecimal_Counter_74hc162_4_2:PentadecimalCounter1\"" {  } { { "Design_Of_Graduation.v" "PentadecimalCounter1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_24_74hc162_4_3 Counter_24_74hc162_4_3:Counter2474hc1621 " "Elaborating entity \"Counter_24_74hc162_4_3\" for hierarchy \"Counter_24_74hc162_4_3:Counter2474hc1621\"" {  } { { "Design_Of_Graduation.v" "Counter2474hc1621" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimal_Synchronous_Addition_Counter_74hc162_4_1_Correct Counter_24_74hc162_4_3:Counter2474hc1621\|Decimal_Synchronous_Addition_Counter_74hc162_4_1_Correct:DSAC_41_2 " "Elaborating entity \"Decimal_Synchronous_Addition_Counter_74hc162_4_1_Correct\" for hierarchy \"Counter_24_74hc162_4_3:Counter2474hc1621\|Decimal_Synchronous_Addition_Counter_74hc162_4_1_Correct:DSAC_41_2\"" {  } { { "Lesson_4/Counter_24_74hc162_4_3.v" "DSAC_41_2" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Counter_24_74hc162_4_3.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fourbit_Bidirectional_Shift_Register_4_4 Fourbit_Bidirectional_Shift_Register_4_4:FourbitBidirectionalShiftRegister1 " "Elaborating entity \"Fourbit_Bidirectional_Shift_Register_4_4\" for hierarchy \"Fourbit_Bidirectional_Shift_Register_4_4:FourbitBidirectionalShiftRegister1\"" {  } { { "Design_Of_Graduation.v" "FourbitBidirectionalShiftRegister1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_Shifter_74hc194_4_5 Circular_Shifter_74hc194_4_5:CircularShifter1 " "Elaborating entity \"Circular_Shifter_74hc194_4_5\" for hierarchy \"Circular_Shifter_74hc194_4_5:CircularShifter1\"" {  } { { "Design_Of_Graduation.v" "CircularShifter1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eightbit_Bidirectional_Shift_Register_4_6 Eightbit_Bidirectional_Shift_Register_4_6:EightbitBidirectionalShiftRegister1 " "Elaborating entity \"Eightbit_Bidirectional_Shift_Register_4_6\" for hierarchy \"Eightbit_Bidirectional_Shift_Register_4_6:EightbitBidirectionalShiftRegister1\"" {  } { { "Design_Of_Graduation.v" "EightbitBidirectionalShiftRegister1" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232934651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fb24 " "Found entity 1: altsyncram_fb24" {  } { { "db/altsyncram_fb24.tdf" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/altsyncram_fb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232939016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232939016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8tc " "Found entity 1: mux_8tc" {  } { { "db/mux_8tc.tdf" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/mux_8tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232939788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232939788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lvf " "Found entity 1: decode_lvf" {  } { { "db/decode_lvf.tdf" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/decode_lvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232940183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232940183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232940769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232940769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232940891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232940891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232941176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232941176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232941611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232941611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b3j " "Found entity 1: cntr_b3j" {  } { { "db/cntr_b3j.tdf" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/cntr_b3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232942006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232942006 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232943268 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619232943432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.24.10:55:48 Progress: Loading sldd3613774/alt_sld_fab_wrapper_hw.tcl " "2021.04.24.10:55:48 Progress: Loading sldd3613774/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232948692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232952159 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232952332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232956282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232956445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232956604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232956802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232956808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232956808 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619232957502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3613774/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd3613774/alt_sld_fab.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232957846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232957846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232957994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232957994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232958033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232958033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232958151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232958151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232958290 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232958290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232958290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619232958404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232958404 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Real_input:realinput1\|Rea_input\[0\]~0 " "Found clock multiplexer Real_input:realinput1\|Rea_input\[0\]~0" {  } { { "Real_input.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Real_input.v" 1 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1619232960951 "|Design_Of_Graduation|Real_input:realinput1|Rea_input[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1619232960951 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619232961904 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK_Trigger_3_4:JKTrigger1\|temp_Q JK_Trigger_3_4:JKTrigger1\|temp_Q~_emulated JK_Trigger_3_4:JKTrigger1\|temp_Q~1 " "Register \"JK_Trigger_3_4:JKTrigger1\|temp_Q\" is converted into an equivalent circuit using register \"JK_Trigger_3_4:JKTrigger1\|temp_Q~_emulated\" and latch \"JK_Trigger_3_4:JKTrigger1\|temp_Q~1\"" {  } { { "Lesson_3/JK_Trigger_3_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/JK_Trigger_3_4.v" 3 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619232962084 "|Design_Of_Graduation|JK_Trigger_3_4:JKTrigger1|temp_Q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_Trigger_3_2:DTrigger1\|temp_Q D_Trigger_3_2:DTrigger1\|temp_Q~_emulated D_Trigger_3_2:DTrigger1\|temp_Q~1 " "Register \"D_Trigger_3_2:DTrigger1\|temp_Q\" is converted into an equivalent circuit using register \"D_Trigger_3_2:DTrigger1\|temp_Q~_emulated\" and latch \"D_Trigger_3_2:DTrigger1\|temp_Q~1\"" {  } { { "Lesson_3/D_Trigger_3_2.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/D_Trigger_3_2.v" 3 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619232962084 "|Design_Of_Graduation|D_Trigger_3_2:DTrigger1|temp_Q"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1619232962084 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "logic_output\[8\] GND " "Pin \"logic_output\[8\]\" is stuck at GND" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619232962307 "|Design_Of_Graduation|logic_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "logic_output\[9\] GND " "Pin \"logic_output\[9\]\" is stuck at GND" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619232962307 "|Design_Of_Graduation|logic_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "logic_output\[10\] GND " "Pin \"logic_output\[10\]\" is stuck at GND" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619232962307 "|Design_Of_Graduation|logic_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "logic_output\[11\] GND " "Pin \"logic_output\[11\]\" is stuck at GND" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619232962307 "|Design_Of_Graduation|logic_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "logic_output\[12\] GND " "Pin \"logic_output\[12\]\" is stuck at GND" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619232962307 "|Design_Of_Graduation|logic_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "logic_output\[13\] GND " "Pin \"logic_output\[13\]\" is stuck at GND" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619232962307 "|Design_Of_Graduation|logic_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "logic_output\[14\] GND " "Pin \"logic_output\[14\]\" is stuck at GND" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619232962307 "|Design_Of_Graduation|logic_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "logic_output\[15\] GND " "Pin \"logic_output\[15\]\" is stuck at GND" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619232962307 "|Design_Of_Graduation|logic_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_output\[7\] GND " "Pin \"led_output\[7\]\" is stuck at GND" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619232962307 "|Design_Of_Graduation|led_output[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619232962307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232962443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp_desktop/Graduate/Design/FPGA/output_files/Design_Of_Graduation.map.smsg " "Generated suppressed messages file D:/temp_desktop/Graduate/Design/FPGA/output_files/Design_Of_Graduation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232964621 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 85 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1619232967415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619232967443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619232967443 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[14\] " "No output dependent on input pin \"key_input\[14\]\"" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619232967839 "|Design_Of_Graduation|key_input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[15\] " "No output dependent on input pin \"key_input\[15\]\"" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619232967839 "|Design_Of_Graduation|key_input[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619232967839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1690 " "Implemented 1690 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619232967839 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619232967839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1608 " "Implemented 1608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619232967839 ""} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Implemented 26 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619232967839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619232967839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619232967869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 10:56:07 2021 " "Processing ended: Sat Apr 24 10:56:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619232967869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619232967869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619232967869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619232967869 ""}
