Analysis & Synthesis report for TrainSim
Thu Feb 24 15:03:05 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TrainTop|TrainController:inst|state
 11. State Machine - |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|STATE
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated
 18. Source assignments for TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated
 19. Source assignments for TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout|altsyncram_nj24:auto_generated
 20. Source assignments for TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated
 21. Source assignments for TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout|altsyncram_ik24:auto_generated
 22. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i
 23. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY
 24. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|SCOMP:inst6|LPM_CLSHIFT:SHIFTER
 25. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|SCOMP:inst6|LPM_BUSTRI:IO_BUS
 26. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|DIG_IN:inst9|LPM_BUSTRI:IO_BUS
 27. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|DIG_IN:inst13|LPM_BUSTRI:IO_BUS
 28. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|DIG_IN:inst14|LPM_BUSTRI:IO_BUS
 29. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels
 30. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout
 31. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels
 32. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout
 33. Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|choo:inst19|lpm_constant:LPM_CONSTANT_component
 34. altsyncram Parameter Settings by Entity Instance
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Feb 24 15:03:05 2022       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; TrainSim                                    ;
; Top-level Entity Name           ; TrainTop                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 375                                         ;
; Total pins                      ; 96                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 286,208                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TrainTop           ; TrainSim           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 16                 ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+----------------------------------------------+
; Parallel Compilation                         ;
+--------------------------------+-------------+
; Processors                     ; Number      ;
+--------------------------------+-------------+
; Number detected on machine     ; 8           ;
; Maximum allowed                ; 16          ;
;                                ;             ;
; Average used                   ; 1.00        ;
; Maximum used                   ; 16          ;
;                                ;             ;
; Usage by Processor             ; % Time Used ;
;     Processor 1                ; 100.0%      ;
;     Processor 2                ;   0.0%      ;
;     Processor 3                ;   0.0%      ;
;     Processor 4                ;   0.0%      ;
;     Processor 5                ;   0.0%      ;
;     Processor 6                ;   0.0%      ;
;     Processor 7                ;   0.0%      ;
;     Processor 8                ;   0.0%      ;
;     Processors 9-16 (overused) ;   0.0%      ;
+--------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                       ; Library  ;
+----------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+----------+
; TrainSimFiles/VGA_PPU.vhd              ; yes             ; User VHDL File                     ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd              ;          ;
; TrainSimFiles/TrainSetSimulator.bdf    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainSetSimulator.bdf    ;          ;
; TrainSimFiles/TrainPLL.vhd             ; yes             ; User Wizard-Generated File         ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainPLL.vhd             ; TrainPLL ;
; TrainSimFiles/TrainPLL/TrainPLL_0002.v ; yes             ; User Verilog HDL File              ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainPLL/TrainPLL_0002.v ; TrainPLL ;
; TrainSimFiles/scomp.vhd                ; yes             ; User VHDL File                     ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd                ;          ;
; TrainSimFiles/IO_DECODER.vhd           ; yes             ; User VHDL File                     ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/IO_DECODER.vhd           ;          ;
; TrainSimFiles/DIG_OUT.vhd              ; yes             ; User VHDL File                     ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/DIG_OUT.vhd              ;          ;
; TrainSimFiles/DIG_IN.vhd               ; yes             ; User VHDL File                     ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/DIG_IN.vhd               ;          ;
; TrainSimFiles/choo.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/choo.vhd                 ;          ;
; TrainController.vhd                    ; yes             ; User VHDL File                     ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainController.vhd                    ;          ;
; TrainTop.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainTop.bdf                           ;          ;
; altera_pll.v                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v                                ;          ;
; altsyncram.tdf                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;          ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;          ;
; lpm_mux.inc                            ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;          ;
; lpm_decode.inc                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;          ;
; aglobal191.inc                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                              ;          ;
; a_rdenreg.inc                          ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;          ;
; altrom.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                  ;          ;
; altram.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                  ;          ;
; altdpram.inc                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                ;          ;
; db/altsyncram_k494.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_k494.tdf                 ;          ;
; lpm_clshift.tdf                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf                             ;          ;
; db/lpm_clshift_fuc.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/lpm_clshift_fuc.tdf                 ;          ;
; lpm_bustri.tdf                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf                              ;          ;
; db/altsyncram_5h74.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_5h74.tdf                 ;          ;
; db/decode_01a.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/decode_01a.tdf                      ;          ;
; db/mux_kfb.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/mux_kfb.tdf                         ;          ;
; db/altsyncram_nj24.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf                 ;          ;
; db/altsyncram_0i74.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_0i74.tdf                 ;          ;
; db/altsyncram_ik24.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_ik24.tdf                 ;          ;
; lpm_constant.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.tdf                            ;          ;
+----------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 382                                                                                                       ;
;                                             ;                                                                                                           ;
; Combinational ALUT usage for logic          ; 458                                                                                                       ;
;     -- 7 input functions                    ; 6                                                                                                         ;
;     -- 6 input functions                    ; 124                                                                                                       ;
;     -- 5 input functions                    ; 170                                                                                                       ;
;     -- 4 input functions                    ; 73                                                                                                        ;
;     -- <=3 input functions                  ; 85                                                                                                        ;
;                                             ;                                                                                                           ;
; Dedicated logic registers                   ; 375                                                                                                       ;
;                                             ;                                                                                                           ;
; I/O pins                                    ; 96                                                                                                        ;
; Total MLAB memory bits                      ; 0                                                                                                         ;
; Total block memory bits                     ; 286208                                                                                                    ;
;                                             ;                                                                                                           ;
; Total DSP Blocks                            ; 0                                                                                                         ;
;                                             ;                                                                                                           ;
; Total PLLs                                  ; 2                                                                                                         ;
;     -- PLLs                                 ; 2                                                                                                         ;
;                                             ;                                                                                                           ;
; Maximum fan-out node                        ; TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 289                                                                                                       ;
; Total fan-out                               ; 4619                                                                                                      ;
; Average fan-out                             ; 4.27                                                                                                      ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |TrainTop                                    ; 458 (0)             ; 375 (0)                   ; 286208            ; 0          ; 96   ; 0            ; |TrainTop                                                                                                                ; TrainTop          ; work         ;
;    |TrainController:inst|                    ; 27 (27)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainController:inst                                                                                           ; TrainController   ; work         ;
;    |TrainSetSimulator:inst1|                 ; 431 (19)            ; 363 (0)                   ; 286208            ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1                                                                                        ; TrainSetSimulator ; work         ;
;       |DIG_IN:inst14|                        ; 2 (2)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|DIG_IN:inst14                                                                          ; DIG_IN            ; work         ;
;       |DIG_IN:inst9|                         ; 1 (1)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|DIG_IN:inst9                                                                           ; DIG_IN            ; work         ;
;       |DIG_OUT:inst10|                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|DIG_OUT:inst10                                                                         ; DIG_OUT           ; work         ;
;       |DIG_OUT:inst16|                       ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|DIG_OUT:inst16                                                                         ; DIG_OUT           ; work         ;
;       |DIG_OUT:inst17|                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|DIG_OUT:inst17                                                                         ; DIG_OUT           ; work         ;
;       |IO_DECODER:inst8|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|IO_DECODER:inst8                                                                       ; IO_DECODER        ; work         ;
;       |SCOMP:inst6|                          ; 264 (174)           ; 265 (265)                 ; 32768             ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6                                                                            ; SCOMP             ; work         ;
;          |altsyncram:MEMORY|                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY                                                          ; altsyncram        ; work         ;
;             |altsyncram_k494:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated                           ; altsyncram_k494   ; work         ;
;          |lpm_clshift:SHIFTER|               ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|lpm_clshift:SHIFTER                                                        ; lpm_clshift       ; work         ;
;             |lpm_clshift_fuc:auto_generated| ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated                         ; lpm_clshift_fuc   ; work         ;
;       |TrainPLL:inst1|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|TrainPLL:inst1                                                                         ; TrainPLL          ; trainpll     ;
;          |TrainPLL_0002:trainpll_inst|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst                                             ; TrainPLL_0002     ; TrainPLL     ;
;             |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i                     ; altera_pll        ; work         ;
;       |VGA_PPU:inst|                         ; 138 (122)           ; 68 (64)                   ; 253440            ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst                                                                           ; VGA_PPU           ; work         ;
;          |altsyncram:BGLayout|               ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout                                                       ; altsyncram        ; work         ;
;             |altsyncram_nj24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout|altsyncram_nj24:auto_generated                        ; altsyncram_nj24   ; work         ;
;          |altsyncram:BGPixels|               ; 8 (0)               ; 2 (0)                     ; 122880            ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels                                                       ; altsyncram        ; work         ;
;             |altsyncram_5h74:auto_generated| ; 8 (0)               ; 2 (2)                     ; 122880            ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated                        ; altsyncram_5h74   ; work         ;
;                |decode_01a:rden_decode|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|decode_01a:rden_decode ; decode_01a        ; work         ;
;                |mux_kfb:mux2|                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|mux_kfb:mux2           ; mux_kfb           ; work         ;
;          |altsyncram:FGLayout|               ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout                                                       ; altsyncram        ; work         ;
;             |altsyncram_ik24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout|altsyncram_ik24:auto_generated                        ; altsyncram_ik24   ; work         ;
;          |altsyncram:FGPixels|               ; 8 (0)               ; 2 (0)                     ; 122880            ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels                                                       ; altsyncram        ; work         ;
;             |altsyncram_0i74:auto_generated| ; 8 (0)               ; 2 (2)                     ; 122880            ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated                        ; altsyncram_0i74   ; work         ;
;                |decode_01a:rden_decode|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|decode_01a:rden_decode ; decode_01a        ; work         ;
;                |mux_kfb:mux2|                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|mux_kfb:mux2           ; mux_kfb           ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port      ; 2048         ; 16           ; --           ; --           ; 32768  ; TrainSim5Code.mif     ;
; TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout|altsyncram_nj24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 768          ; 5            ; 768          ; 5            ; 3840   ; BackgroundLayout.mif  ;
; TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 24576        ; 5            ; --           ; --           ; 122880 ; BackgroundSprites.mif ;
; TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout|altsyncram_ik24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 768          ; 5            ; 768          ; 5            ; 3840   ; ForegroundLayout.mif  ;
; TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 24576        ; 5            ; --           ; --           ; 122880 ; ForegroundSprites.mif ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+----------------------------+
; Altera ; altera_pll   ; 19.1    ; N/A          ; N/A          ; |TrainTop|TrainSetSimulator:inst1|TrainPLL:inst1 ; TrainSimFiles/TrainPLL.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |TrainTop|TrainSetSimulator:inst1|choo:inst19    ; TrainSimFiles/choo.vhd     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TrainTop|TrainController:inst|state                                                                                                                                                                    ;
+---------------------+--------------+-----------------+---------------+------------------+------------------+---------------------+--------------+-----------------+-----------+---------------+-----------+-------------+
; Name                ; state.AinRev ; state.StartArev ; state.ArevBin ; state.ArevBinRev ; state.AinRevBrev ; state.StartArevBrev ; state.BinRev ; state.StartBrev ; state.Bin ; state.AinBrev ; state.Ain ; state.Start ;
+---------------------+--------------+-----------------+---------------+------------------+------------------+---------------------+--------------+-----------------+-----------+---------------+-----------+-------------+
; state.Start         ; 0            ; 0               ; 0             ; 0                ; 0                ; 0                   ; 0            ; 0               ; 0         ; 0             ; 0         ; 0           ;
; state.Ain           ; 0            ; 0               ; 0             ; 0                ; 0                ; 0                   ; 0            ; 0               ; 0         ; 0             ; 1         ; 1           ;
; state.AinBrev       ; 0            ; 0               ; 0             ; 0                ; 0                ; 0                   ; 0            ; 0               ; 0         ; 1             ; 0         ; 1           ;
; state.Bin           ; 0            ; 0               ; 0             ; 0                ; 0                ; 0                   ; 0            ; 0               ; 1         ; 0             ; 0         ; 1           ;
; state.StartBrev     ; 0            ; 0               ; 0             ; 0                ; 0                ; 0                   ; 0            ; 1               ; 0         ; 0             ; 0         ; 1           ;
; state.BinRev        ; 0            ; 0               ; 0             ; 0                ; 0                ; 0                   ; 1            ; 0               ; 0         ; 0             ; 0         ; 1           ;
; state.StartArevBrev ; 0            ; 0               ; 0             ; 0                ; 0                ; 1                   ; 0            ; 0               ; 0         ; 0             ; 0         ; 1           ;
; state.AinRevBrev    ; 0            ; 0               ; 0             ; 0                ; 1                ; 0                   ; 0            ; 0               ; 0         ; 0             ; 0         ; 1           ;
; state.ArevBinRev    ; 0            ; 0               ; 0             ; 1                ; 0                ; 0                   ; 0            ; 0               ; 0         ; 0             ; 0         ; 1           ;
; state.ArevBin       ; 0            ; 0               ; 1             ; 0                ; 0                ; 0                   ; 0            ; 0               ; 0         ; 0             ; 0         ; 1           ;
; state.StartArev     ; 0            ; 1               ; 0             ; 0                ; 0                ; 0                   ; 0            ; 0               ; 0         ; 0             ; 0         ; 1           ;
; state.AinRev        ; 1            ; 0               ; 0             ; 0                ; 0                ; 0                   ; 0            ; 0               ; 0         ; 0             ; 0         ; 1           ;
+---------------------+--------------+-----------------+---------------+------------------+------------------+---------------------+--------------+-----------------+-----------+---------------+-----------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|STATE                                                                  ;
+-----------------+-----------------+----------------+--------------+----------------+---------------+----------------+----------------+
; Name            ; STATE.CU_ISTORE ; STATE.CU_ILOAD ; STATE.CU_OUT ; STATE.CU_STORE ; STATE.CU_DATA ; STATE.CU_INSTR ; STATE.RESET_PC ;
+-----------------+-----------------+----------------+--------------+----------------+---------------+----------------+----------------+
; STATE.RESET_PC  ; 0               ; 0              ; 0            ; 0              ; 0             ; 0              ; 0              ;
; STATE.CU_INSTR  ; 0               ; 0              ; 0            ; 0              ; 0             ; 1              ; 1              ;
; STATE.CU_DATA   ; 0               ; 0              ; 0            ; 0              ; 1             ; 0              ; 1              ;
; STATE.CU_STORE  ; 0               ; 0              ; 0            ; 1              ; 0             ; 0              ; 1              ;
; STATE.CU_OUT    ; 0               ; 0              ; 1            ; 0              ; 0             ; 0              ; 1              ;
; STATE.CU_ILOAD  ; 0               ; 1              ; 0            ; 0              ; 0             ; 0              ; 1              ;
; STATE.CU_ISTORE ; 1               ; 0              ; 0            ; 0              ; 0             ; 0              ; 1              ;
+-----------------+-----------------+----------------+--------------+----------------+---------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+---------------------------------------------------------+-----------------------------------------------------------+
; Register name                                           ; Reason for Removal                                        ;
+---------------------------------------------------------+-----------------------------------------------------------+
; TrainSetSimulator:inst1|DIG_IN:inst14|B_DI[2..7,12..15] ; Stuck at GND due to stuck port data_in                    ;
; TrainSetSimulator:inst1|DIG_IN:inst13|B_DI[0..15]       ; Stuck at GND due to stuck port data_in                    ;
; TrainSetSimulator:inst1|DIG_IN:inst9|B_DI[8..14]        ; Stuck at GND due to stuck port data_in                    ;
; TrainSetSimulator:inst1|SCOMP:inst6|INT_REQ[2,3]        ; Stuck at GND due to stuck port clock                      ;
; TrainSetSimulator:inst1|SCOMP:inst6|INT_REQ_SYNC[2,3]   ; Stuck at GND due to stuck port data_in                    ;
; TrainSetSimulator:inst1|SCOMP:inst6|IIE[2,3]            ; Lost fanout                                               ;
; TrainSetSimulator:inst1|SCOMP:inst6|INT_ACK[2,3]        ; Lost fanout                                               ;
; TrainSetSimulator:inst1|DIG_IN:inst14|B_DI[1]           ; Merged with TrainSetSimulator:inst1|DIG_IN:inst14|B_DI[0] ;
; Total Number of Removed Registers = 42                  ;                                                           ;
+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+------------------------------------------------+-------------------------+------------------------------------------------------+
; Register name                                  ; Reason for Removal      ; Registers Removed due to This Register               ;
+------------------------------------------------+-------------------------+------------------------------------------------------+
; TrainSetSimulator:inst1|SCOMP:inst6|INT_REQ[2] ; Stuck at GND            ; TrainSetSimulator:inst1|SCOMP:inst6|INT_REQ_SYNC[2], ;
;                                                ; due to stuck port clock ; TrainSetSimulator:inst1|SCOMP:inst6|IIE[2],          ;
;                                                ;                         ; TrainSetSimulator:inst1|SCOMP:inst6|INT_ACK[2]       ;
; TrainSetSimulator:inst1|SCOMP:inst6|INT_REQ[3] ; Stuck at GND            ; TrainSetSimulator:inst1|SCOMP:inst6|INT_REQ_SYNC[3], ;
;                                                ; due to stuck port clock ; TrainSetSimulator:inst1|SCOMP:inst6|IIE[3],          ;
;                                                ;                         ; TrainSetSimulator:inst1|SCOMP:inst6|INT_ACK[3]       ;
+------------------------------------------------+-------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 375   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 165   ;
; Number of registers using Asynchronous Clear ; 54    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 274   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; TrainSetSimulator:inst1|SCOMP:inst6|GIE ; 7       ;
; Total number of inverted registers = 1  ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|v_count[6]                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|hs_count[4]                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|hp_count[0]                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|vs_count[0]                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|INT_ACK[1]                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|vp_count[0]                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|IR[12]                                                                          ;
; 17:1               ; 165 bits  ; 1815 LEs      ; 0 LEs                ; 1815 LEs               ; Yes        ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|PC_STACK[5][0]                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 2 LEs                ; 40 LEs                 ; Yes        ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|IIE[0]                                                                          ;
; 27:1               ; 11 bits   ; 198 LEs       ; 44 LEs               ; 154 LEs                ; Yes        ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|PC[10]                                                                          ;
; 42:1               ; 11 bits   ; 308 LEs       ; 55 LEs               ; 253 LEs                ; Yes        ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|AC[9]                                                                           ;
; 42:1               ; 5 bits    ; 140 LEs       ; 30 LEs               ; 110 LEs                ; Yes        ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|AC[11]                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|mux_kfb:mux2|result_node[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|mux_kfb:mux2|result_node[3] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|Selector9                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TrainTop|TrainController:inst|Selector6                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TrainTop|TrainSetSimulator:inst1|IO_DATA[0]                                                                                  ;
; 33:1               ; 2 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; No         ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|STATE                                                                           ;
; 34:1               ; 3 bits    ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; No         ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|STATE                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; No         ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|Add0                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|Add0                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|Add0                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout|altsyncram_nj24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout|altsyncram_ik24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                    ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                  ;
; fractional_vco_multiplier            ; false                  ; String                                                                  ;
; pll_type                             ; General                ; String                                                                  ;
; pll_subtype                          ; General                ; String                                                                  ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                          ;
; operation_mode                       ; direct                 ; String                                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                                          ;
; data_rate                            ; 0                      ; Signed Integer                                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                          ;
; output_clock_frequency0              ; 65.000000 MHz          ; String                                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency1              ; 65.000000 MHz          ; String                                                                  ;
; phase_shift1                         ; 7692 ps                ; String                                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                          ;
; clock_name_0                         ;                        ; String                                                                  ;
; clock_name_1                         ;                        ; String                                                                  ;
; clock_name_2                         ;                        ; String                                                                  ;
; clock_name_3                         ;                        ; String                                                                  ;
; clock_name_4                         ;                        ; String                                                                  ;
; clock_name_5                         ;                        ; String                                                                  ;
; clock_name_6                         ;                        ; String                                                                  ;
; clock_name_7                         ;                        ; String                                                                  ;
; clock_name_8                         ;                        ; String                                                                  ;
; clock_name_global_0                  ; false                  ; String                                                                  ;
; clock_name_global_1                  ; false                  ; String                                                                  ;
; clock_name_global_2                  ; false                  ; String                                                                  ;
; clock_name_global_3                  ; false                  ; String                                                                  ;
; clock_name_global_4                  ; false                  ; String                                                                  ;
; clock_name_global_5                  ; false                  ; String                                                                  ;
; clock_name_global_6                  ; false                  ; String                                                                  ;
; clock_name_global_7                  ; false                  ; String                                                                  ;
; clock_name_global_8                  ; false                  ; String                                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                          ;
; pll_slf_rst                          ; false                  ; String                                                                  ;
; pll_bw_sel                           ; low                    ; String                                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                  ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; TrainSim5Code.mif    ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_k494      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|SCOMP:inst6|LPM_CLSHIFT:SHIFTER ;
+----------------+-----------------+-------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                              ;
+----------------+-----------------+-------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                           ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                           ;
; LPM_WIDTH      ; 16              ; Signed Integer                                                    ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                                                    ;
; CBXI_PARAMETER ; lpm_clshift_fuc ; Untyped                                                           ;
+----------------+-----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|SCOMP:inst6|LPM_BUSTRI:IO_BUS ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|DIG_IN:inst9|LPM_BUSTRI:IO_BUS ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|DIG_IN:inst13|LPM_BUSTRI:IO_BUS ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|DIG_IN:inst14|LPM_BUSTRI:IO_BUS ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels ;
+------------------------------------+-----------------------+------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                     ;
+------------------------------------+-----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                  ;
; WIDTH_A                            ; 5                     ; Signed Integer                           ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 24576                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WIDTH_B                            ; 1                     ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; INIT_FILE                          ; BackgroundSprites.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                           ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_5h74       ; Untyped                                  ;
+------------------------------------+-----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 5                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 768                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 5                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 768                  ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; BackgroundLayout.mif ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_nj24      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels ;
+------------------------------------+-----------------------+------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                     ;
+------------------------------------+-----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                  ;
; WIDTH_A                            ; 5                     ; Signed Integer                           ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 24576                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WIDTH_B                            ; 1                     ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; INIT_FILE                          ; ForegroundSprites.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                           ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_0i74       ; Untyped                                  ;
+------------------------------------+-----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 5                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 768                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 5                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 768                  ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ForegroundLayout.mif ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_ik24      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TrainSetSimulator:inst1|choo:inst19|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                         ;
+--------------------+------------------+------------------------------------------------------------------------------+
; LPM_WIDTH          ; 21               ; Signed Integer                                                               ;
; LPM_CVALUE         ; 1148387          ; Signed Integer                                                               ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                      ;
; CBXI_PARAMETER     ; lpm_constant_cp6 ; Untyped                                                                      ;
+--------------------+------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 5                                                        ;
; Entity Instance                           ; TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 5                                                        ;
;     -- NUMWORDS_A                         ; 24576                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                        ;
;     -- NUMWORDS_A                         ; 768                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 5                                                        ;
;     -- NUMWORDS_B                         ; 768                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 5                                                        ;
;     -- NUMWORDS_A                         ; 24576                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                        ;
;     -- NUMWORDS_A                         ; 768                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 5                                                        ;
;     -- NUMWORDS_B                         ; 768                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 375                         ;
;     CLR               ; 42                          ;
;     ENA               ; 75                          ;
;     ENA CLR           ; 12                          ;
;     ENA SCLR          ; 22                          ;
;     ENA SLD           ; 165                         ;
;     SCLR              ; 11                          ;
;     plain             ; 48                          ;
; arriav_lcell_comb     ; 460                         ;
;     arith             ; 50                          ;
;         1 data inputs ; 33                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 10                          ;
;         5 data inputs ; 5                           ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 404                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 63                          ;
;         5 data inputs ; 165                         ;
;         6 data inputs ; 124                         ;
; boundary_port         ; 96                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Feb 24 15:02:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrainSim -c TrainSim
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (20031): Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 2 design units, including 1 entities, in source file trainsimfiles/vga_ppu.vhd
    Info (12022): Found design unit 1: VGA_PPU-a File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 28
    Info (12023): Found entity 1: VGA_PPU File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file trainsimfiles/trainsetsimulator.bdf
    Info (12023): Found entity 1: TrainSetSimulator
Info (12021): Found 2 design units, including 1 entities, in source file trainsimfiles/trainpll.vhd
    Info (12022): Found design unit 1: TrainPLL-rtl File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainPLL.vhd Line: 21
    Info (12023): Found entity 1: TrainPLL File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainPLL.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file trainsimfiles/trainpll/trainpll_0002.v
    Info (12023): Found entity 1: TrainPLL_0002 File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainPLL/TrainPLL_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file trainsimfiles/scomp.vhd
    Info (12022): Found design unit 1: SCOMP-a File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 31
    Info (12023): Found entity 1: SCOMP File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file trainsimfiles/io_decoder.vhd
    Info (12022): Found design unit 1: IO_DECODER-a File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/IO_DECODER.vhd Line: 28
    Info (12023): Found entity 1: IO_DECODER File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/IO_DECODER.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file trainsimfiles/dig_out.vhd
    Info (12022): Found design unit 1: DIG_OUT-a File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/DIG_OUT.vhd Line: 24
    Info (12023): Found entity 1: DIG_OUT File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/DIG_OUT.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file trainsimfiles/dig_in.vhd
    Info (12022): Found design unit 1: DIG_IN-a File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/DIG_IN.vhd Line: 18
    Info (12023): Found entity 1: DIG_IN File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/DIG_IN.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file trainsimfiles/choo.vhd
    Info (12022): Found design unit 1: choo-SYN File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/choo.vhd Line: 51
    Info (12023): Found entity 1: choo File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/choo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file traincontroller.vhd
    Info (12022): Found design unit 1: TrainController-a File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainController.vhd Line: 27
    Info (12023): Found entity 1: TrainController File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainController.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file traintop.bdf
    Info (12023): Found entity 1: TrainTop
Info (12127): Elaborating entity "TrainTop" for the top level hierarchy
Info (12128): Elaborating entity "TrainSetSimulator" for hierarchy "TrainSetSimulator:inst1"
Info (12128): Elaborating entity "DIG_OUT" for hierarchy "TrainSetSimulator:inst1|DIG_OUT:inst10"
Info (12128): Elaborating entity "TrainPLL" for hierarchy "TrainSetSimulator:inst1|TrainPLL:inst1"
Info (12128): Elaborating entity "TrainPLL_0002" for hierarchy "TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainPLL.vhd Line: 34
Info (12128): Elaborating entity "altera_pll" for hierarchy "TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainPLL/TrainPLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainPLL/TrainPLL_0002.v Line: 88
Info (12133): Instantiated megafunction "TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/TrainPLL/TrainPLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "65.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "65.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7692 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "IO_DECODER" for hierarchy "TrainSetSimulator:inst1|IO_DECODER:inst8"
Info (12128): Elaborating entity "SCOMP" for hierarchy "TrainSetSimulator:inst1|SCOMP:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 67
Info (12133): Instantiated megafunction "TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY" with the following parameter: File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "TrainSim5Code.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k494.tdf
    Info (12023): Found entity 1: altsyncram_k494 File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_k494.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k494" for hierarchy "TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_CLSHIFT" for hierarchy "TrainSetSimulator:inst1|SCOMP:inst6|LPM_CLSHIFT:SHIFTER" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 92
Info (12130): Elaborated megafunction instantiation "TrainSetSimulator:inst1|SCOMP:inst6|LPM_CLSHIFT:SHIFTER" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 92
Info (12133): Instantiated megafunction "TrainSetSimulator:inst1|SCOMP:inst6|LPM_CLSHIFT:SHIFTER" with the following parameter: File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 92
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHDIST" = "4"
    Info (12134): Parameter "LPM_SHIFTTYPE" = "ARITHMETIC"
    Info (12134): Parameter "LPM_TYPE" = "LPM_CLSHIFT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf
    Info (12023): Found entity 1: lpm_clshift_fuc File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/lpm_clshift_fuc.tdf Line: 23
Info (12128): Elaborating entity "lpm_clshift_fuc" for hierarchy "TrainSetSimulator:inst1|SCOMP:inst6|LPM_CLSHIFT:SHIFTER|lpm_clshift_fuc:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 54
Info (12128): Elaborating entity "LPM_BUSTRI" for hierarchy "TrainSetSimulator:inst1|SCOMP:inst6|LPM_BUSTRI:IO_BUS" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 106
Info (12130): Elaborated megafunction instantiation "TrainSetSimulator:inst1|SCOMP:inst6|LPM_BUSTRI:IO_BUS" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 106
Info (12133): Instantiated megafunction "TrainSetSimulator:inst1|SCOMP:inst6|LPM_BUSTRI:IO_BUS" with the following parameter: File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/scomp.vhd Line: 106
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "DIG_IN" for hierarchy "TrainSetSimulator:inst1|DIG_IN:inst9"
Info (12128): Elaborating entity "VGA_PPU" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 81
Info (12130): Elaborated megafunction instantiation "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 81
Info (12133): Instantiated megafunction "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels" with the following parameter: File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "BackgroundSprites.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "24576"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5h74.tdf
    Info (12023): Found entity 1: altsyncram_5h74 File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_5h74.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5h74" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|decode_01a:rden_decode" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_5h74.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kfb.tdf
    Info (12023): Found entity 1: mux_kfb File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/mux_kfb.tdf Line: 23
Info (12128): Elaborating entity "mux_kfb" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|mux_kfb:mux2" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_5h74.tdf Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 106
Info (12130): Elaborated megafunction instantiation "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 106
Info (12133): Instantiated megafunction "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout" with the following parameter: File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 106
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "BackgroundLayout.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "768"
    Info (12134): Parameter "numwords_b" = "768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_b" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nj24.tdf
    Info (12023): Found entity 1: altsyncram_nj24 File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nj24" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout|altsyncram_nj24:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 142
Info (12133): Instantiated megafunction "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels" with the following parameter: File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 142
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ForegroundSprites.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "24576"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0i74.tdf
    Info (12023): Found entity 1: altsyncram_0i74 File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_0i74.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_0i74" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 167
Info (12130): Elaborated megafunction instantiation "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 167
Info (12133): Instantiated megafunction "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout" with the following parameter: File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/VGA_PPU.vhd Line: 167
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ForegroundLayout.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "768"
    Info (12134): Parameter "numwords_b" = "768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_b" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ik24.tdf
    Info (12023): Found entity 1: altsyncram_ik24 File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_ik24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ik24" for hierarchy "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout|altsyncram_ik24:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "choo" for hierarchy "TrainSetSimulator:inst1|choo:inst19"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TrainSetSimulator:inst1|choo:inst19|lpm_constant:LPM_CONSTANT_component" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/choo.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "TrainSetSimulator:inst1|choo:inst19|lpm_constant:LPM_CONSTANT_component" File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/choo.vhd Line: 72
Info (12133): Instantiated megafunction "TrainSetSimulator:inst1|choo:inst19|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/choo.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "1148387"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "21"
Info (12128): Elaborating entity "TrainController" for hierarchy "TrainController:inst"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[15]" into a selector
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[14]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[13]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[12]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[11]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[10]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[9]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[8]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[7]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[6]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[5]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[4]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[3]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[2]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/db/altsyncram_nj24.tdf Line: 35
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[1]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/DIG_OUT.vhd Line: 33
    Warning (13048): Converted tri-state node "TrainSetSimulator:inst1|IO_DATA[0]" into a selector File: C:/Users/gnkea/Documents/School Stuff/ECE2031/LAB6/Train_v5/TrainSimFiles/DIG_OUT.vhd Line: 33
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lights[41]" is stuck at VCC
    Warning (13410): Pin "lights[40]" is stuck at GND
    Warning (13410): Pin "lights[39]" is stuck at GND
    Warning (13410): Pin "lights[38]" is stuck at GND
    Warning (13410): Pin "lights[37]" is stuck at VCC
    Warning (13410): Pin "lights[36]" is stuck at VCC
    Warning (13410): Pin "lights[35]" is stuck at GND
    Warning (13410): Pin "lights[34]" is stuck at GND
    Warning (13410): Pin "lights[33]" is stuck at GND
    Warning (13410): Pin "lights[32]" is stuck at GND
    Warning (13410): Pin "lights[31]" is stuck at VCC
    Warning (13410): Pin "lights[30]" is stuck at GND
    Warning (13410): Pin "lights[29]" is stuck at VCC
    Warning (13410): Pin "lights[28]" is stuck at VCC
    Warning (13410): Pin "lights[27]" is stuck at VCC
    Warning (13410): Pin "lights[26]" is stuck at VCC
    Warning (13410): Pin "lights[25]" is stuck at GND
    Warning (13410): Pin "lights[24]" is stuck at GND
    Warning (13410): Pin "lights[23]" is stuck at GND
    Warning (13410): Pin "lights[22]" is stuck at VCC
    Warning (13410): Pin "lights[21]" is stuck at VCC
    Warning (13410): Pin "lights[20]" is stuck at VCC
    Warning (13410): Pin "lights[19]" is stuck at GND
    Warning (13410): Pin "lights[18]" is stuck at GND
    Warning (13410): Pin "lights[17]" is stuck at GND
    Warning (13410): Pin "lights[16]" is stuck at VCC
    Warning (13410): Pin "lights[15]" is stuck at VCC
    Warning (13410): Pin "lights[14]" is stuck at GND
    Warning (13410): Pin "lights[13]" is stuck at GND
    Warning (13410): Pin "lights[12]" is stuck at GND
    Warning (13410): Pin "lights[11]" is stuck at GND
    Warning (13410): Pin "lights[10]" is stuck at VCC
    Warning (13410): Pin "lights[9]" is stuck at GND
    Warning (13410): Pin "lights[8]" is stuck at VCC
    Warning (13410): Pin "lights[7]" is stuck at VCC
    Warning (13410): Pin "lights[6]" is stuck at VCC
    Warning (13410): Pin "lights[5]" is stuck at VCC
    Warning (13410): Pin "lights[4]" is stuck at GND
    Warning (13410): Pin "lights[3]" is stuck at GND
    Warning (13410): Pin "lights[2]" is stuck at GND
    Warning (13410): Pin "lights[1]" is stuck at VCC
    Warning (13410): Pin "lights[0]" is stuck at VCC
    Warning (13410): Pin "vga_data[28]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
Info (21057): Implemented 878 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 724 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Thu Feb 24 15:03:05 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:26


