###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID lib-33034.eos.ncsu.edu)
#  Generated on:      Mon May  5 19:50:48 2014
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin u_cortexm0ds/u_logic/J4x2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/J4x2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[26]                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.151
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.304
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[26] v |           | 0.120 |       |   0.000 |   -0.135 | 
     | u_cortexm0ds/u_logic/U3117            | B1 v -> ZN ^ | AOI22_X1  | 0.019 | 0.043 |   0.043 |   -0.092 | 
     | u_cortexm0ds/u_logic/FE_PHC4653_n3273 | A ^ -> Z ^   | CLKBUF_X1 | 0.009 | 0.024 |   0.067 |   -0.068 | 
     | u_cortexm0ds/u_logic/U3116            | B ^ -> ZN v  | OAI211_X1 | 0.037 | 0.050 |   0.116 |   -0.018 | 
     | u_cortexm0ds/u_logic/U3072            | B2 v -> ZN ^ | AOI221_X1 | 0.028 | 0.060 |   0.176 |    0.041 | 
     | u_cortexm0ds/u_logic/FE_PHC702_n171   | A ^ -> Z ^   | CLKBUF_X1 | 0.014 | 0.030 |   0.206 |    0.072 | 
     | u_cortexm0ds/u_logic/FE_PHC2916_n171  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.076 |   0.282 |    0.147 | 
     | u_cortexm0ds/u_logic/U133             | C1 ^ -> ZN v | OAI211_X1 | 0.013 | 0.022 |   0.304 |    0.169 | 
     | u_cortexm0ds/u_logic/J4x2z4_reg       | D v          | DFFS_X1   | 0.013 | 0.000 |   0.304 |    0.169 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.135 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.136 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.201 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.230 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.249 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.282 | 
     | u_cortexm0ds/u_logic/J4x2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.003 |   0.151 |    0.285 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_top_data_reg_9_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_top_data_reg_9_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[25]                              (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.152
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.176
  Arrival Time                  0.331
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                 |          |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------+----------+-------+-------+---------+----------| 
     |                                          | s_rd_data[25] ^ |          | 0.120 |       |   0.000 |   -0.154 | 
     | memctl_v4/U_miu/U42                      | A ^ -> Z ^      | MUX2_X2  | 0.010 | 0.042 |   0.042 |   -0.112 | 
     | memctl_v4/FE_PHC4651_miu_data_25_        | A ^ -> Z ^      | BUF_X8   | 0.006 | 0.028 |   0.070 |   -0.084 | 
     | memctl_v4/FE_PHC976_miu_data_25_         | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.071 |   0.141 |   -0.013 | 
     | memctl_v4/U_hiu/U_rbuf_U22               | A1 ^ -> ZN v    | AOI22_X1 | 0.013 | 0.021 |   0.162 |    0.008 | 
     | memctl_v4/U_hiu/U_rbuf_U102              | A v -> ZN ^     | OAI21_X2 | 0.012 | 0.021 |   0.183 |    0.029 | 
     | memctl_v4/U_hiu/FE_PHC3026_U_rbuf_n64    | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.073 |   0.256 |    0.102 | 
     | memctl_v4/U_hiu/FE_PHC1074_U_rbuf_n64    | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.075 |   0.331 |    0.176 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_9_ | D ^             | DFFR_X2  | 0.018 | 0.000 |   0.331 |    0.176 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                          | HCLK ^      |         | 0.120 |       |   0.000 |    0.154 | 
     | HCLK__L1_I0                              | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.156 | 
     | HCLK__L2_I0                              | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.220 | 
     | HCLK__L3_I0                              | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.250 | 
     | HCLK__L4_I1                              | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.268 | 
     | HCLK__L5_I6                              | A v -> ZN ^ | INV_X16 | 0.028 | 0.032 |   0.145 |    0.300 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_9_ | CK ^        | DFFR_X2 | 0.029 | 0.007 |   0.152 |    0.306 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_cortexm0ds/u_logic/G7x2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/G7x2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[11]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.339
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | HRDATA[11] ^ |           | 0.120 |       |   0.000 |   -0.155 | 
     | u_cortexm0ds/u_logic/U2940           | B1 ^ -> ZN v | AOI222_X1 | 0.031 | 0.057 |   0.057 |   -0.099 | 
     | u_cortexm0ds/u_logic/U2939           | A3 v -> ZN ^ | NAND3_X1  | 0.029 | 0.055 |   0.112 |   -0.044 | 
     | u_cortexm0ds/u_logic/FE_PHC728_n2421 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.079 |   0.191 |    0.036 | 
     | u_cortexm0ds/u_logic/U2327           | B1 ^ -> ZN v | AOI221_X1 | 0.016 | 0.030 |   0.221 |    0.066 | 
     | u_cortexm0ds/u_logic/FE_PHC3055_n166 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.027 |   0.248 |    0.092 | 
     | u_cortexm0ds/u_logic/FE_PHC693_n166  | A v -> Z v   | CLKBUF_X1 | 0.030 | 0.051 |   0.299 |    0.144 | 
     | u_cortexm0ds/u_logic/U129            | C1 v -> ZN ^ | OAI211_X1 | 0.023 | 0.040 |   0.339 |    0.184 | 
     | u_cortexm0ds/u_logic/G7x2z4_reg      | D ^          | DFFS_X1   | 0.023 | 0.000 |   0.339 |    0.184 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.251 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.270 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.303 | 
     | u_cortexm0ds/u_logic/G7x2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.003 |   0.150 |    0.306 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_top_data_reg_11_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_top_data_reg_11_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[27]                               (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.153
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.334
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |       Arc       |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |                 |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+-----------------+-----------+-------+-------+---------+----------| 
     |                                           | s_rd_data[27] ^ |           | 0.120 |       |   0.000 |   -0.156 | 
     | memctl_v4/U_miu/U35                       | A ^ -> Z ^      | MUX2_X2   | 0.013 | 0.047 |   0.047 |   -0.109 | 
     | memctl_v4/U_hiu/FE_PHC5191_miu_data_27_   | A ^ -> Z ^      | CLKBUF_X1 | 0.009 | 0.024 |   0.071 |   -0.086 | 
     | memctl_v4/U_hiu/FE_PHC4664_miu_data_27_   | A ^ -> Z ^      | BUF_X32   | 0.018 | 0.072 |   0.143 |   -0.013 | 
     | memctl_v4/U_hiu/U_rbuf_U24                | A1 ^ -> ZN v    | AOI22_X1  | 0.013 | 0.021 |   0.164 |    0.008 | 
     | memctl_v4/U_hiu/U_rbuf_U116               | A v -> ZN ^     | OAI21_X2  | 0.013 | 0.022 |   0.185 |    0.029 | 
     | memctl_v4/U_hiu/FE_PHC2937_U_rbuf_n66     | A ^ -> Z ^      | BUF_X32   | 0.018 | 0.073 |   0.259 |    0.102 | 
     | memctl_v4/U_hiu/FE_PHC872_U_rbuf_n66      | A ^ -> Z ^      | BUF_X32   | 0.018 | 0.075 |   0.334 |    0.177 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_11_ | D ^             | DFFR_X2   | 0.018 | 0.000 |   0.334 |    0.177 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                           | HCLK ^      |         | 0.120 |       |   0.000 |    0.156 | 
     | HCLK__L1_I0                               | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.158 | 
     | HCLK__L2_I0                               | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I0                               | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.252 | 
     | HCLK__L4_I1                               | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.270 | 
     | HCLK__L5_I6                               | A v -> ZN ^ | INV_X16 | 0.028 | 0.032 |   0.145 |    0.302 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_11_ | CK ^        | DFFR_X2 | 0.029 | 0.008 |   0.153 |    0.309 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_cortexm0ds/u_logic/Q4h3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Q4h3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[14]                           (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.174
  Arrival Time                  0.334
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | IRQ[14] ^    |         | 0.120 |       |   0.000 |   -0.160 | 
     | u_cortexm0ds/u_logic/FE_PHC1503_IRQ_14_ | A ^ -> Z ^   | BUF_X32 | 0.022 | 0.109 |   0.109 |   -0.051 | 
     | u_cortexm0ds/u_logic/FE_PHC3018_IRQ_14_ | A ^ -> Z ^   | BUF_X32 | 0.018 | 0.076 |   0.185 |    0.025 | 
     | u_cortexm0ds/u_logic/FE_PHC4641_IRQ_14_ | A ^ -> Z ^   | BUF_X16 | 0.010 | 0.046 |   0.231 |    0.071 | 
     | u_cortexm0ds/u_logic/U1107              | A1 ^ -> ZN ^ | AND3_X1 | 0.012 | 0.030 |   0.261 |    0.101 | 
     | u_cortexm0ds/u_logic/FE_PHC1664_n13747  | A ^ -> Z ^   | BUF_X32 | 0.018 | 0.073 |   0.334 |    0.174 | 
     | u_cortexm0ds/u_logic/Q4h3z4_reg         | D ^          | DFFR_X1 | 0.018 | 0.000 |   0.334 |    0.174 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.160 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.162 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.226 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.251 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.270 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.301 | 
     | u_cortexm0ds/u_logic/Q4h3z4_reg | CK ^        | DFFR_X1 | 0.028 | 0.009 |   0.150 |    0.310 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_cortexm0ds/u_logic/Zqb3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Zqb3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[0]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.142
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.166
  Arrival Time                  0.326
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | IRQ[0] ^    |           | 0.120 |       |   0.000 |   -0.160 | 
     | u_cortexm0ds/u_logic/FE_PHC1355_IRQ_0_ | A ^ -> Z ^  | BUF_X2    | 0.028 | 0.051 |   0.051 |   -0.109 | 
     | u_cortexm0ds/u_logic/FE_PHC2985_IRQ_0_ | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.079 |   0.130 |   -0.030 | 
     | u_cortexm0ds/u_logic/U989              | A ^ -> ZN v | INV_X1    | 0.010 | 0.014 |   0.145 |   -0.015 | 
     | u_cortexm0ds/u_logic/U1070             | A v -> ZN ^ | AOI211_X2 | 0.018 | 0.031 |   0.176 |    0.016 | 
     | u_cortexm0ds/u_logic/FE_PHC3060_n14956 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.251 |    0.091 | 
     | u_cortexm0ds/u_logic/FE_PHC1673_n14956 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.326 |    0.166 | 
     | u_cortexm0ds/u_logic/Zqb3z4_reg        | D ^         | DFFR_X1   | 0.018 | 0.000 |   0.326 |    0.166 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.160 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.162 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.226 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.251 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.270 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.301 | 
     | u_cortexm0ds/u_logic/Zqb3z4_reg | CK ^        | DFFR_X1 | 0.026 | 0.001 |   0.142 |    0.302 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_top_data_reg_1_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_top_data_reg_1_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[17]                              (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.153
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.338
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                 |          |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------+----------+-------+-------+---------+----------| 
     |                                          | s_rd_data[17] ^ |          | 0.120 |       |   0.000 |   -0.161 | 
     | memctl_v4/U_miu/U41                      | A ^ -> Z ^      | MUX2_X2  | 0.009 | 0.041 |   0.041 |   -0.120 | 
     | memctl_v4/FE_PHC684_miu_data_17_         | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.072 |   0.113 |   -0.048 | 
     | memctl_v4/U_hiu/U_rbuf_U95               | A1 ^ -> ZN v    | AOI22_X2 | 0.010 | 0.015 |   0.127 |   -0.033 | 
     | memctl_v4/U_hiu/U_rbuf_U94               | A v -> ZN ^     | OAI21_X2 | 0.013 | 0.020 |   0.147 |   -0.013 | 
     | memctl_v4/U_hiu/FE_PHC4643_U_rbuf_n56    | A ^ -> Z ^      | BUF_X16  | 0.010 | 0.044 |   0.191 |    0.030 | 
     | memctl_v4/U_hiu/FE_PHC3008_U_rbuf_n56    | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.072 |   0.263 |    0.102 | 
     | memctl_v4/U_hiu/FE_PHC1069_U_rbuf_n56    | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.075 |   0.338 |    0.177 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_1_ | D ^             | DFFR_X2  | 0.018 | 0.000 |   0.338 |    0.177 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                          | HCLK ^      |         | 0.120 |       |   0.000 |    0.161 | 
     | HCLK__L1_I0                              | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.163 | 
     | HCLK__L2_I0                              | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.227 | 
     | HCLK__L3_I0                              | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.256 | 
     | HCLK__L4_I1                              | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.274 | 
     | HCLK__L5_I6                              | A v -> ZN ^ | INV_X16 | 0.028 | 0.032 |   0.145 |    0.306 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_1_ | CK ^        | DFFR_X2 | 0.029 | 0.008 |   0.153 |    0.314 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_cortexm0ds/u_logic/Jwf3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Jwf3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[31]                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.145
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.160
  Arrival Time                  0.322
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[31] v |           | 0.120 |       |   0.000 |   -0.162 | 
     | u_cortexm0ds/u_logic/U4089            | A1 v -> ZN ^ | AOI222_X1 | 0.023 | 0.036 |   0.036 |   -0.126 | 
     | u_cortexm0ds/u_logic/FE_PHC734_n3960  | A ^ -> Z ^   | BUF_X8    | 0.006 | 0.032 |   0.068 |   -0.094 | 
     | u_cortexm0ds/u_logic/U4088            | B ^ -> ZN v  | OAI211_X1 | 0.044 | 0.057 |   0.125 |   -0.036 | 
     | u_cortexm0ds/u_logic/U3357            | C2 v -> ZN ^ | AOI221_X1 | 0.095 | 0.122 |   0.247 |    0.085 | 
     | u_cortexm0ds/u_logic/U32              | C1 ^ -> ZN v | OAI211_X1 | 0.011 | 0.025 |   0.271 |    0.110 | 
     | u_cortexm0ds/u_logic/FE_PHC965_n5658  | A v -> Z v   | CLKBUF_X1 | 0.008 | 0.025 |   0.297 |    0.135 | 
     | u_cortexm0ds/u_logic/FE_PHC3084_n5658 | A v -> Z v   | CLKBUF_X1 | 0.008 | 0.025 |   0.322 |    0.160 | 
     | u_cortexm0ds/u_logic/Jwf3z4_reg       | D v          | DFFS_X1   | 0.008 | 0.000 |   0.322 |    0.160 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.162 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.163 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.228 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.257 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.276 | 
     | HCLK__L5_I1                     | A v -> ZN ^ | INV_X16 | 0.022 | 0.030 |   0.144 |    0.306 | 
     | u_cortexm0ds/u_logic/Jwf3z4_reg | CK ^        | DFFS_X1 | 0.022 | 0.001 |   0.145 |    0.307 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_cortexm0ds/u_logic/Lul2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Lul2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[15]                           (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.145
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.331
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                         | IRQ[15] ^    |           | 0.120 |       |   0.000 |   -0.162 | 
     | u_cortexm0ds/u_logic/FE_PHC1350_IRQ_15_ | A ^ -> Z ^   | BUF_X2    | 0.026 | 0.049 |   0.049 |   -0.113 | 
     | u_cortexm0ds/u_logic/FE_PHC2980_IRQ_15_ | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.078 |   0.128 |   -0.035 | 
     | u_cortexm0ds/u_logic/FE_PHC4630_IRQ_15_ | A ^ -> Z ^   | CLKBUF_X1 | 0.008 | 0.023 |   0.151 |   -0.011 | 
     | u_cortexm0ds/u_logic/FE_PHC5178_IRQ_15_ | A ^ -> Z ^   | CLKBUF_X1 | 0.016 | 0.030 |   0.181 |    0.019 | 
     | u_cortexm0ds/u_logic/U4925              | C1 ^ -> ZN v | AOI221_X1 | 0.012 | 0.020 |   0.201 |    0.039 | 
     | u_cortexm0ds/u_logic/U4924              | A v -> ZN ^  | AOI21_X1  | 0.016 | 0.028 |   0.229 |    0.067 | 
     | u_cortexm0ds/u_logic/FE_PHC1367_n4895   | A ^ -> Z ^   | CLKBUF_X1 | 0.013 | 0.029 |   0.257 |    0.095 | 
     | u_cortexm0ds/u_logic/FE_PHC3001_n4895   | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.074 |   0.331 |    0.169 | 
     | u_cortexm0ds/u_logic/Lul2z4_reg         | D ^          | DFFR_X1   | 0.018 | 0.000 |   0.331 |    0.169 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.162 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.164 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.228 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.253 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.272 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.303 | 
     | u_cortexm0ds/u_logic/Lul2z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.004 |   0.145 |    0.307 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_cortexm0ds/u_logic/Rnb3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Rnb3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[4]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.151
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.174
  Arrival Time                  0.336
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | IRQ[4] ^    |           | 0.120 |       |   0.000 |   -0.162 | 
     | u_cortexm0ds/u_logic/FE_PHC1363_IRQ_4_ | A ^ -> Z ^  | CLKBUF_X1 | 0.036 | 0.057 |   0.057 |   -0.105 | 
     | u_cortexm0ds/u_logic/FE_PHC2986_IRQ_4_ | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.082 |   0.139 |   -0.023 | 
     | u_cortexm0ds/u_logic/U1084             | A ^ -> ZN v | INV_X1    | 0.011 | 0.016 |   0.155 |   -0.007 | 
     | u_cortexm0ds/u_logic/U572              | A v -> ZN ^ | AOI211_X2 | 0.018 | 0.032 |   0.187 |    0.025 | 
     | u_cortexm0ds/u_logic/FE_PHC3061_n13894 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.262 |    0.099 | 
     | u_cortexm0ds/u_logic/FE_PHC1669_n13894 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.336 |    0.174 | 
     | u_cortexm0ds/u_logic/Rnb3z4_reg        | D ^         | DFFR_X1   | 0.018 | 0.000 |   0.336 |    0.174 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.162 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.164 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.228 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.253 | 
     | HCLK__L4_I7                     | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.271 | 
     | HCLK__L5_I39                    | A v -> ZN ^ | INV_X16 | 0.026 | 0.040 |   0.149 |    0.311 | 
     | u_cortexm0ds/u_logic/Rnb3z4_reg | CK ^        | DFFR_X1 | 0.026 | 0.002 |   0.151 |    0.313 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_cortexm0ds/u_logic/W5c3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/W5c3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[5]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.174
  Arrival Time                  0.336
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | IRQ[5] ^    |           | 0.120 |       |   0.000 |   -0.162 | 
     | u_cortexm0ds/u_logic/FE_PHC1357_IRQ_5_ | A ^ -> Z ^  | CLKBUF_X1 | 0.038 | 0.059 |   0.059 |   -0.103 | 
     | u_cortexm0ds/u_logic/FE_PHC2984_IRQ_5_ | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.082 |   0.141 |   -0.021 | 
     | u_cortexm0ds/u_logic/U1080             | A ^ -> ZN v | INV_X1    | 0.010 | 0.014 |   0.155 |   -0.007 | 
     | u_cortexm0ds/u_logic/U1078             | A v -> ZN ^ | AOI211_X2 | 0.018 | 0.031 |   0.187 |    0.024 | 
     | u_cortexm0ds/u_logic/FE_PHC3059_n13907 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.262 |    0.099 | 
     | u_cortexm0ds/u_logic/FE_PHC1600_n13907 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.336 |    0.174 | 
     | u_cortexm0ds/u_logic/W5c3z4_reg        | D ^         | DFFR_X1   | 0.018 | 0.000 |   0.336 |    0.174 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.162 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.164 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.228 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.253 | 
     | HCLK__L4_I7                     | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.271 | 
     | HCLK__L5_I39                    | A v -> ZN ^ | INV_X16 | 0.026 | 0.040 |   0.149 |    0.311 | 
     | u_cortexm0ds/u_logic/W5c3z4_reg | CK ^        | DFFR_X1 | 0.026 | 0.002 |   0.150 |    0.313 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_cortexm0ds/u_logic/Nbx2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Nbx2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[30]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.149
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.170
  Arrival Time                  0.334
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[30] ^ |           | 0.120 |       |   0.000 |   -0.164 | 
     | u_cortexm0ds/u_logic/U2745            | A ^ -> ZN v  | INV_X1    | 0.009 | 0.014 |   0.015 |   -0.149 | 
     | u_cortexm0ds/u_logic/FE_PHC756_n1145  | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.024 |   0.038 |   -0.125 | 
     | u_cortexm0ds/u_logic/FE_PHC2928_n1145 | A v -> Z v   | CLKBUF_X1 | 0.040 | 0.064 |   0.102 |   -0.062 | 
     | u_cortexm0ds/u_logic/U2733            | C2 v -> ZN ^ | OAI211_X1 | 0.048 | 0.081 |   0.183 |    0.019 | 
     | u_cortexm0ds/u_logic/U2221            | C2 ^ -> ZN v | AOI221_X1 | 0.043 | 0.062 |   0.245 |    0.081 | 
     | u_cortexm0ds/u_logic/U117             | C1 v -> ZN ^ | OAI211_X1 | 0.021 | 0.042 |   0.287 |    0.124 | 
     | u_cortexm0ds/u_logic/FE_PHC741_n5681  | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.046 |   0.334 |    0.170 | 
     | u_cortexm0ds/u_logic/Nbx2z4_reg       | D ^          | DFFS_X1   | 0.010 | 0.000 |   0.334 |    0.170 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.164 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.165 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.230 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.259 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.278 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.311 | 
     | u_cortexm0ds/u_logic/Nbx2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.002 |   0.149 |    0.313 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_7_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_7_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[7]                               (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.158
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.347
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |                |           |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+-----------+-------+-------+---------+----------| 
     |                                          | s_rd_data[7] ^ |           | 0.120 |       |   0.000 |   -0.165 | 
     | memctl_v4/U_miu/U55                      | A ^ -> Z ^     | MUX2_X2   | 0.009 | 0.043 |   0.043 |   -0.121 | 
     | memctl_v4/FE_PHC871_miu_data_7_          | A ^ -> Z ^     | BUF_X32   | 0.018 | 0.073 |   0.116 |   -0.049 | 
     | memctl_v4/U_hiu/U81                      | A ^ -> ZN v    | INV_X2    | 0.007 | 0.007 |   0.123 |   -0.042 | 
     | memctl_v4/U_hiu/FE_PHC5175_U_rbuf_n188   | A v -> Z v     | CLKBUF_X1 | 0.007 | 0.022 |   0.145 |   -0.020 | 
     | memctl_v4/U_hiu/FE_PHC4635_U_rbuf_n188   | A v -> Z v     | CLKBUF_X1 | 0.016 | 0.035 |   0.180 |    0.015 | 
     | memctl_v4/U_hiu/U_rbuf_U73               | A2 v -> ZN ^   | AOI22_X2  | 0.010 | 0.020 |   0.199 |    0.035 | 
     | memctl_v4/U_hiu/FE_PHC2949_U_rbuf_n78    | A ^ -> Z ^     | BUF_X32   | 0.018 | 0.072 |   0.272 |    0.107 | 
     | memctl_v4/U_hiu/FE_PHC1104_U_rbuf_n78    | A ^ -> Z ^     | BUF_X32   | 0.018 | 0.075 |   0.347 |    0.182 | 
     | memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_7_ | D ^            | DFFR_X2   | 0.018 | 0.000 |   0.347 |    0.182 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                          | HCLK ^      |         | 0.120 |       |   0.000 |    0.165 | 
     | HCLK__L1_I0                              | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.167 | 
     | HCLK__L2_I0                              | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.231 | 
     | HCLK__L3_I0                              | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.260 | 
     | HCLK__L4_I4                              | A ^ -> ZN v | INV_X32 | 0.012 | 0.016 |   0.112 |    0.277 | 
     | HCLK__L5_I13                             | A v -> ZN ^ | INV_X16 | 0.025 | 0.040 |   0.152 |    0.317 | 
     | memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_7_ | CK ^        | DFFR_X2 | 0.025 | 0.006 |   0.158 |    0.323 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_top_data_reg_0_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_top_data_reg_0_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[16]                              (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.159
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.347
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                 |          |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------+----------+-------+-------+---------+----------| 
     |                                          | s_rd_data[16] ^ |          | 0.120 |       |   0.000 |   -0.165 | 
     | memctl_v4/U_miu/U37                      | A ^ -> Z ^      | MUX2_X2  | 0.008 | 0.042 |   0.042 |   -0.123 | 
     | memctl_v4/FE_PHC4648_miu_data_16_        | A ^ -> Z ^      | BUF_X16  | 0.010 | 0.042 |   0.084 |   -0.081 | 
     | memctl_v4/FE_PHC754_miu_data_16_         | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.072 |   0.156 |   -0.009 | 
     | memctl_v4/U_hiu/U_rbuf_U18               | A1 ^ -> ZN v    | AOI22_X1 | 0.014 | 0.021 |   0.177 |    0.012 | 
     | memctl_v4/U_hiu/U_rbuf_U117              | A v -> ZN ^     | OAI21_X2 | 0.013 | 0.022 |   0.199 |    0.034 | 
     | memctl_v4/U_hiu/FE_PHC2940_U_rbuf_n55    | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.073 |   0.272 |    0.107 | 
     | memctl_v4/U_hiu/FE_PHC827_U_rbuf_n55     | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.075 |   0.347 |    0.182 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_0_ | D ^             | DFFR_X2  | 0.018 | 0.000 |   0.347 |    0.182 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                          | HCLK ^      |         | 0.120 |       |   0.000 |    0.165 | 
     | HCLK__L1_I0                              | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.167 | 
     | HCLK__L2_I0                              | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.231 | 
     | HCLK__L3_I0                              | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.261 | 
     | HCLK__L4_I4                              | A ^ -> ZN v | INV_X32 | 0.012 | 0.016 |   0.112 |    0.277 | 
     | HCLK__L5_I13                             | A v -> ZN ^ | INV_X16 | 0.025 | 0.040 |   0.152 |    0.317 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_0_ | CK ^        | DFFR_X2 | 0.025 | 0.007 |   0.159 |    0.324 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_top_data_reg_4_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_top_data_reg_4_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[20]                              (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.153
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.343
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                 |          |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------+----------+-------+-------+---------+----------| 
     |                                          | s_rd_data[20] ^ |          | 0.120 |       |   0.000 |   -0.166 | 
     | memctl_v4/U_miu/U31                      | A ^ -> Z ^      | MUX2_X2  | 0.007 | 0.037 |   0.037 |   -0.129 | 
     | memctl_v4/FE_PHC689_miu_data_20_         | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.072 |   0.109 |   -0.057 | 
     | memctl_v4/U_hiu/U_rbuf_U19               | A1 ^ -> ZN v    | AOI22_X1 | 0.014 | 0.021 |   0.130 |   -0.036 | 
     | memctl_v4/U_hiu/U_rbuf_U99               | A v -> ZN ^     | OAI21_X2 | 0.013 | 0.022 |   0.152 |   -0.014 | 
     | memctl_v4/U_hiu/FE_PHC4649_U_rbuf_n59    | A ^ -> Z ^      | BUF_X16  | 0.010 | 0.044 |   0.196 |    0.030 | 
     | memctl_v4/U_hiu/FE_PHC3022_U_rbuf_n59    | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.072 |   0.268 |    0.102 | 
     | memctl_v4/U_hiu/FE_PHC1073_U_rbuf_n59    | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.075 |   0.343 |    0.177 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_4_ | D ^             | DFFR_X2  | 0.018 | 0.000 |   0.343 |    0.177 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                          | HCLK ^      |         | 0.120 |       |   0.000 |    0.166 | 
     | HCLK__L1_I0                              | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.167 | 
     | HCLK__L2_I0                              | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.232 | 
     | HCLK__L3_I0                              | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.261 | 
     | HCLK__L4_I1                              | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.279 | 
     | HCLK__L5_I6                              | A v -> ZN ^ | INV_X16 | 0.028 | 0.032 |   0.145 |    0.311 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_4_ | CK ^        | DFFR_X2 | 0.029 | 0.007 |   0.153 |    0.318 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_cortexm0ds/u_logic/O2c3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/O2c3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[6]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.151
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.174
  Arrival Time                  0.341
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | IRQ[6] ^    |           | 0.120 |       |   0.000 |   -0.167 | 
     | u_cortexm0ds/u_logic/FE_PHC1353_IRQ_6_ | A ^ -> Z ^  | CLKBUF_X1 | 0.041 | 0.062 |   0.062 |   -0.104 | 
     | u_cortexm0ds/u_logic/FE_PHC2987_IRQ_6_ | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.083 |   0.146 |   -0.021 | 
     | u_cortexm0ds/u_logic/U1076             | A ^ -> ZN v | INV_X1    | 0.010 | 0.015 |   0.161 |   -0.006 | 
     | u_cortexm0ds/u_logic/U237              | A v -> ZN ^ | AOI211_X2 | 0.017 | 0.031 |   0.192 |    0.025 | 
     | u_cortexm0ds/u_logic/FE_PHC3063_n13919 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.266 |    0.099 | 
     | u_cortexm0ds/u_logic/FE_PHC1666_n13919 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.341 |    0.174 | 
     | u_cortexm0ds/u_logic/O2c3z4_reg        | D ^         | DFFR_X1   | 0.018 | 0.000 |   0.341 |    0.174 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.167 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.169 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.233 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.258 | 
     | HCLK__L4_I7                     | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.108 |    0.275 | 
     | HCLK__L5_I39                    | A v -> ZN ^ | INV_X16 | 0.026 | 0.040 |   0.149 |    0.316 | 
     | u_cortexm0ds/u_logic/O2c3z4_reg | CK ^        | DFFR_X1 | 0.026 | 0.002 |   0.151 |    0.317 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_cortexm0ds/u_logic/Gji2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Gji2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: RXEV                              (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.149
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.172
  Arrival Time                  0.340
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | RXEV ^       |           | 0.120 |       |   0.000 |   -0.168 | 
     | u_cortexm0ds/u_logic/U4403               | A3 ^ -> ZN v | NOR4_X1   | 0.026 | 0.049 |   0.049 |   -0.119 | 
     | u_cortexm0ds/u_logic/U4401               | B1 v -> ZN ^ | OAI22_X1  | 0.023 | 0.046 |   0.095 |   -0.073 | 
     | u_cortexm0ds/u_logic/FE_PHC5226_U227_Z_0 | A ^ -> Z ^   | CLKBUF_X1 | 0.008 | 0.024 |   0.119 |   -0.049 | 
     | u_cortexm0ds/u_logic/FE_PHC4711_U227_Z_0 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   0.191 |    0.023 | 
     | u_cortexm0ds/u_logic/FE_PHC3143_U227_Z_0 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.266 |    0.097 | 
     | u_cortexm0ds/u_logic/FE_PHC1426_U227_Z_0 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.340 |    0.172 | 
     | u_cortexm0ds/u_logic/Gji2z4_reg          | D ^          | DFFR_X1   | 0.018 | 0.000 |   0.340 |    0.172 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.168 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.170 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.235 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.264 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.282 | 
     | HCLK__L5_I4                     | A v -> ZN ^ | INV_X16 | 0.024 | 0.030 |   0.143 |    0.312 | 
     | u_cortexm0ds/u_logic/Gji2z4_reg | CK ^        | DFFR_X1 | 0.024 | 0.005 |   0.149 |    0.317 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_cortexm0ds/u_logic/F0y2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/F0y2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[5]                         (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.151
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.355
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | HRDATA[5] v  |          | 0.120 |       |   0.000 |   -0.168 | 
     | u_cortexm0ds/u_logic/U351             | A v -> ZN ^  | INV_X1   | 0.012 | 0.026 |   0.026 |   -0.143 | 
     | u_cortexm0ds/u_logic/FE_PHC5230_n419  | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.073 |   0.099 |   -0.070 | 
     | u_cortexm0ds/u_logic/FE_PHC4723_n419  | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.075 |   0.173 |    0.005 | 
     | u_cortexm0ds/u_logic/FE_PHC3000_n419  | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.075 |   0.248 |    0.080 | 
     | u_cortexm0ds/u_logic/U350             | B1 ^ -> ZN v | OAI22_X1 | 0.009 | 0.019 |   0.267 |    0.099 | 
     | u_cortexm0ds/u_logic/FE_PHC1005_n5764 | A v -> Z v   | BUF_X32  | 0.025 | 0.088 |   0.355 |    0.187 | 
     | u_cortexm0ds/u_logic/F0y2z4_reg       | D v          | DFFS_X1  | 0.025 | 0.000 |   0.355 |    0.187 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.168 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.170 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.234 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.264 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.282 | 
     | HCLK__L5_I5                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.035 |   0.148 |    0.317 | 
     | u_cortexm0ds/u_logic/F0y2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.002 |   0.151 |    0.319 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_cortexm0ds/u_logic/T8f3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/T8f3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[8]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.148
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.172
  Arrival Time                  0.341
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | IRQ[8] ^     |           | 0.120 |       |   0.000 |   -0.169 | 
     | u_cortexm0ds/u_logic/FE_PHC1366_IRQ_8_ | A ^ -> Z ^   | BUF_X32   | 0.022 | 0.109 |   0.109 |   -0.060 | 
     | u_cortexm0ds/u_logic/FE_PHC2995_IRQ_8_ | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.076 |   0.186 |    0.017 | 
     | u_cortexm0ds/u_logic/U4790             | C1 ^ -> ZN v | AOI221_X1 | 0.016 | 0.025 |   0.211 |    0.042 | 
     | u_cortexm0ds/u_logic/U781              | A v -> ZN ^  | AOI21_X1  | 0.020 | 0.034 |   0.245 |    0.076 | 
     | u_cortexm0ds/u_logic/FE_PHC4675_n4902  | A ^ -> Z ^   | CLKBUF_X1 | 0.009 | 0.025 |   0.269 |    0.100 | 
     | u_cortexm0ds/u_logic/FE_PHC1901_n4902  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   0.341 |    0.172 | 
     | u_cortexm0ds/u_logic/T8f3z4_reg        | D ^          | DFFR_X1   | 0.018 | 0.000 |   0.341 |    0.172 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.169 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.171 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.235 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.260 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.279 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.310 | 
     | u_cortexm0ds/u_logic/T8f3z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.007 |   0.148 |    0.317 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_top_data_reg_7_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_top_data_reg_7_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[7]                               (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.159
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.352
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |                |           |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+-----------+-------+-------+---------+----------| 
     |                                          | s_rd_data[7] ^ |           | 0.120 |       |   0.000 |   -0.170 | 
     | memctl_v4/U_miu/U55                      | A ^ -> Z ^     | MUX2_X2   | 0.009 | 0.043 |   0.043 |   -0.126 | 
     | memctl_v4/FE_PHC871_miu_data_7_          | A ^ -> Z ^     | BUF_X32   | 0.018 | 0.073 |   0.116 |   -0.054 | 
     | memctl_v4/U_hiu/U81                      | A ^ -> ZN v    | INV_X2    | 0.007 | 0.007 |   0.123 |   -0.047 | 
     | memctl_v4/U_hiu/FE_PHC5175_U_rbuf_n188   | A v -> Z v     | CLKBUF_X1 | 0.007 | 0.022 |   0.145 |   -0.025 | 
     | memctl_v4/U_hiu/FE_PHC4635_U_rbuf_n188   | A v -> Z v     | CLKBUF_X1 | 0.016 | 0.035 |   0.180 |    0.010 | 
     | memctl_v4/U_hiu/U_rbuf_U113              | B2 v -> ZN ^   | OAI21_X2  | 0.012 | 0.024 |   0.204 |    0.034 | 
     | memctl_v4/U_hiu/FE_PHC2957_U_rbuf_n62    | A ^ -> Z ^     | BUF_X32   | 0.018 | 0.073 |   0.277 |    0.107 | 
     | memctl_v4/U_hiu/FE_PHC947_U_rbuf_n62     | A ^ -> Z ^     | BUF_X32   | 0.018 | 0.075 |   0.352 |    0.182 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_7_ | D ^            | DFFR_X2   | 0.018 | 0.000 |   0.352 |    0.182 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                          | HCLK ^      |         | 0.120 |       |   0.000 |    0.170 | 
     | HCLK__L1_I0                              | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.171 | 
     | HCLK__L2_I0                              | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.236 | 
     | HCLK__L3_I0                              | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.265 | 
     | HCLK__L4_I4                              | A ^ -> ZN v | INV_X32 | 0.012 | 0.016 |   0.112 |    0.281 | 
     | HCLK__L5_I13                             | A v -> ZN ^ | INV_X16 | 0.025 | 0.040 |   0.152 |    0.322 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_7_ | CK ^        | DFFR_X2 | 0.025 | 0.007 |   0.159 |    0.328 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_top_data_reg_12_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_top_data_reg_12_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[28]                               (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.153
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.348
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |       Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                 |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+-----------------+----------+-------+-------+---------+----------| 
     |                                           | s_rd_data[28] ^ |          | 0.120 |       |   0.000 |   -0.170 | 
     | memctl_v4/U_miu/U34                       | A ^ -> Z ^      | MUX2_X2  | 0.008 | 0.040 |   0.040 |   -0.130 | 
     | memctl_v4/FE_PHC974_miu_data_28_          | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.072 |   0.113 |   -0.058 | 
     | memctl_v4/U_hiu/U_rbuf_U90                | A1 ^ -> ZN v    | AOI22_X2 | 0.009 | 0.014 |   0.126 |   -0.044 | 
     | memctl_v4/U_hiu/FE_PHC4647_U_rbuf_n174    | A v -> Z v      | BUF_X16  | 0.013 | 0.051 |   0.178 |    0.007 | 
     | memctl_v4/U_hiu/U_rbuf_U89                | A v -> ZN ^     | OAI21_X2 | 0.013 | 0.022 |   0.200 |    0.029 | 
     | memctl_v4/U_hiu/FE_PHC3007_U_rbuf_n67     | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.073 |   0.273 |    0.102 | 
     | memctl_v4/U_hiu/FE_PHC1071_U_rbuf_n67     | A ^ -> Z ^      | BUF_X32  | 0.018 | 0.075 |   0.348 |    0.177 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_12_ | D ^             | DFFR_X2  | 0.018 | 0.000 |   0.348 |    0.177 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                           | HCLK ^      |         | 0.120 |       |   0.000 |    0.170 | 
     | HCLK__L1_I0                               | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.172 | 
     | HCLK__L2_I0                               | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.236 | 
     | HCLK__L3_I0                               | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.266 | 
     | HCLK__L4_I1                               | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.284 | 
     | HCLK__L5_I6                               | A v -> ZN ^ | INV_X16 | 0.028 | 0.032 |   0.145 |    0.316 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_12_ | CK ^        | DFFR_X2 | 0.029 | 0.008 |   0.153 |    0.324 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_0_/
CK 
Endpoint:   memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_0_/D (v) checked with  
leading edge of 'clock'
Beginpoint: hsel_reg                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.145
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.160
  Arrival Time                  0.330
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |              |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                               | hsel_reg ^   |           | 0.120 |       |   0.000 |   -0.170 | 
     | memctl_v4/U_hiu/FE_PHC695_hsel_reg            | A ^ -> Z ^   | BUF_X2    | 0.025 | 0.048 |   0.048 |   -0.122 | 
     | memctl_v4/U_hiu/FE_PHC2917_hsel_reg           | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.079 |   0.127 |   -0.044 | 
     | memctl_v4/U_hiu/FE_PHC4636_hsel_reg           | A ^ -> Z ^   | BUF_X8    | 0.006 | 0.031 |   0.157 |   -0.013 | 
     | memctl_v4/U_hiu/FE_PHC5181_hsel_reg           | A ^ -> Z ^   | CLKBUF_X1 | 0.011 | 0.023 |   0.181 |    0.010 | 
     | memctl_v4/U_hiu/U_ctl_U186                    | A1 ^ -> ZN v | NAND2_X2  | 0.023 | 0.030 |   0.211 |    0.041 | 
     | memctl_v4/U_hiu/U_afifo_U8                    | A1 v -> ZN ^ | AOI22_X1  | 0.015 | 0.025 |   0.236 |    0.065 | 
     | memctl_v4/U_hiu/FE_PHC1607_U_afifo_n5         | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.074 |   0.310 |    0.139 | 
     | memctl_v4/U_hiu/U_afifo_U9                    | A ^ -> ZN v  | INV_X1    | 0.013 | 0.020 |   0.330 |    0.160 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_0_ | D v          | DFFR_X2   | 0.013 | 0.000 |   0.330 |    0.160 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                               | HCLK ^      |         | 0.120 |       |   0.000 |    0.170 | 
     | HCLK__L1_I0                                   | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.172 | 
     | HCLK__L2_I0                                   | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.237 | 
     | HCLK__L3_I1                                   | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.262 | 
     | HCLK__L4_I7                                   | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.279 | 
     | HCLK__L5_I36                                  | A v -> ZN ^ | INV_X16 | 0.024 | 0.035 |   0.144 |    0.314 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_0_ | CK ^        | DFFR_X2 | 0.024 | 0.001 |   0.145 |    0.315 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_cortexm0ds/u_logic/Mww2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Mww2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[28]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.148
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.173
  Arrival Time                  0.343
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[28] ^ |           | 0.120 |       |   0.000 |   -0.171 | 
     | u_cortexm0ds/u_logic/U2904            | A ^ -> ZN v  | INV_X1    | 0.009 | 0.012 |   0.012 |   -0.158 | 
     | u_cortexm0ds/u_logic/FE_PHC806_n1143  | A v -> Z v   | CLKBUF_X1 | 0.035 | 0.057 |   0.070 |   -0.101 | 
     | u_cortexm0ds/u_logic/U808             | B1 v -> ZN ^ | OAI22_X1  | 0.021 | 0.048 |   0.118 |   -0.053 | 
     | u_cortexm0ds/u_logic/FE_PHC4690_n4918 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.076 |   0.194 |    0.023 | 
     | u_cortexm0ds/u_logic/FE_PHC3093_n4918 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.269 |    0.098 | 
     | u_cortexm0ds/u_logic/FE_PHC849_n4918  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.343 |    0.173 | 
     | u_cortexm0ds/u_logic/Mww2z4_reg       | D ^          | DFFS_X1   | 0.018 | 0.000 |   0.343 |    0.173 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.171 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.172 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.237 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.266 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.284 | 
     | HCLK__L5_I4                     | A v -> ZN ^ | INV_X16 | 0.024 | 0.030 |   0.143 |    0.314 | 
     | u_cortexm0ds/u_logic/Mww2z4_reg | CK ^        | DFFS_X1 | 0.024 | 0.005 |   0.148 |    0.319 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_cortexm0ds/u_logic/Ufx2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Ufx2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[10]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.022
+ Phase Shift                   0.000
= Required Time                 0.171
  Arrival Time                  0.345
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[10] ^ |           | 0.120 |       |   0.000 |   -0.173 | 
     | u_cortexm0ds/u_logic/U3111            | B1 ^ -> ZN v | AOI222_X1 | 0.032 | 0.055 |   0.055 |   -0.118 | 
     | u_cortexm0ds/u_logic/U3104            | A1 v -> ZN ^ | NAND2_X1  | 0.017 | 0.029 |   0.084 |   -0.089 | 
     | u_cortexm0ds/u_logic/FE_PHC679_n2465  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.076 |   0.161 |   -0.012 | 
     | u_cortexm0ds/u_logic/U3010            | C1 ^ -> ZN v | AOI221_X1 | 0.024 | 0.036 |   0.196 |    0.023 | 
     | u_cortexm0ds/u_logic/FE_PHC770_n140   | A v -> Z v   | CLKBUF_X1 | 0.030 | 0.059 |   0.255 |    0.082 | 
     | u_cortexm0ds/u_logic/U110             | C1 v -> ZN ^ | OAI211_X1 | 0.019 | 0.035 |   0.290 |    0.117 | 
     | u_cortexm0ds/u_logic/FE_PHC991_n5679  | A ^ -> Z ^   | BUF_X8    | 0.006 | 0.031 |   0.321 |    0.148 | 
     | u_cortexm0ds/u_logic/FE_PHC3414_n5679 | A ^ -> Z ^   | CLKBUF_X1 | 0.011 | 0.024 |   0.345 |    0.171 | 
     | u_cortexm0ds/u_logic/Ufx2z4_reg       | D ^          | DFFS_X1   | 0.011 | 0.000 |   0.345 |    0.171 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.173 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.175 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.239 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.268 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.288 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.320 | 
     | u_cortexm0ds/u_logic/Ufx2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.003 |   0.150 |    0.323 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_cortexm0ds/u_logic/Qzw2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Qzw2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[30]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.147
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.172
  Arrival Time                  0.346
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[30] ^ |           | 0.120 |       |   0.000 |   -0.174 | 
     | u_cortexm0ds/u_logic/U2745            | A ^ -> ZN v  | INV_X1    | 0.009 | 0.014 |   0.015 |   -0.159 | 
     | u_cortexm0ds/u_logic/FE_PHC756_n1145  | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.024 |   0.038 |   -0.136 | 
     | u_cortexm0ds/u_logic/FE_PHC2928_n1145 | A v -> Z v   | CLKBUF_X1 | 0.040 | 0.064 |   0.102 |   -0.072 | 
     | u_cortexm0ds/u_logic/U810             | B1 v -> ZN ^ | OAI22_X1  | 0.021 | 0.051 |   0.152 |   -0.021 | 
     | u_cortexm0ds/u_logic/FE_PHC4652_n4920 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.046 |   0.199 |    0.025 | 
     | u_cortexm0ds/u_logic/FE_PHC2967_n4920 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   0.271 |    0.097 | 
     | u_cortexm0ds/u_logic/FE_PHC851_n4920  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.346 |    0.172 | 
     | u_cortexm0ds/u_logic/Qzw2z4_reg       | D ^          | DFFS_X1   | 0.018 | 0.000 |   0.346 |    0.172 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.174 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.176 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.240 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.269 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.287 | 
     | HCLK__L5_I4                     | A v -> ZN ^ | INV_X16 | 0.024 | 0.030 |   0.143 |    0.317 | 
     | u_cortexm0ds/u_logic/Qzw2z4_reg | CK ^        | DFFS_X1 | 0.024 | 0.004 |   0.147 |    0.321 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_cortexm0ds/u_logic/Xyk2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Xyk2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[24]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.357
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | HRDATA[24] ^ |           | 0.120 |       |   0.000 |   -0.174 | 
     | u_cortexm0ds/u_logic/U3312           | B2 ^ -> ZN v | AOI221_X1 | 0.023 | 0.054 |   0.054 |   -0.120 | 
     | u_cortexm0ds/u_logic/FE_PHC685_n2516 | A v -> Z v   | BUF_X32   | 0.025 | 0.095 |   0.149 |   -0.025 | 
     | u_cortexm0ds/u_logic/U2183           | B1 v -> ZN ^ | OAI221_X1 | 0.030 | 0.061 |   0.210 |    0.036 | 
     | u_cortexm0ds/u_logic/FE_PHC752_n1337 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.081 |   0.290 |    0.116 | 
     | u_cortexm0ds/u_logic/U2182           | A ^ -> ZN v  | INV_X1    | 0.021 | 0.031 |   0.321 |    0.147 | 
     | u_cortexm0ds/u_logic/U80             | C1 v -> ZN ^ | OAI211_X1 | 0.023 | 0.035 |   0.357 |    0.183 | 
     | u_cortexm0ds/u_logic/Xyk2z4_reg      | D ^          | DFFS_X1   | 0.023 | 0.000 |   0.357 |    0.183 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.174 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.176 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.240 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.269 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.289 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.321 | 
     | u_cortexm0ds/u_logic/Xyk2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.003 |   0.150 |    0.324 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_cortexm0ds/u_logic/M9y2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/M9y2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[10]                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.147
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.359
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[10] v |           | 0.120 |       |   0.000 |   -0.175 | 
     | u_cortexm0ds/u_logic/U330             | A v -> ZN ^  | INV_X1    | 0.013 | 0.024 |   0.024 |   -0.151 | 
     | u_cortexm0ds/u_logic/FE_PHC5252_n389  | A ^ -> Z ^   | CLKBUF_X1 | 0.008 | 0.023 |   0.046 |   -0.129 | 
     | u_cortexm0ds/u_logic/FE_PHC5208_n389  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   0.118 |   -0.057 | 
     | u_cortexm0ds/u_logic/FE_PHC4693_n389  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.193 |    0.018 | 
     | u_cortexm0ds/u_logic/U328             | B1 ^ -> ZN v | OAI221_X1 | 0.012 | 0.023 |   0.216 |    0.041 | 
     | u_cortexm0ds/u_logic/FE_PHC753_n5759  | A v -> Z v   | BUF_X16   | 0.013 | 0.053 |   0.269 |    0.094 | 
     | u_cortexm0ds/u_logic/FE_PHC2972_n5759 | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   0.359 |    0.184 | 
     | u_cortexm0ds/u_logic/M9y2z4_reg       | D v          | DFFS_X1   | 0.025 | 0.000 |   0.359 |    0.184 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.175 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.177 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.241 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.270 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.288 | 
     | HCLK__L5_I4                     | A v -> ZN ^ | INV_X16 | 0.024 | 0.030 |   0.143 |    0.318 | 
     | u_cortexm0ds/u_logic/M9y2z4_reg | CK ^        | DFFS_X1 | 0.024 | 0.004 |   0.148 |    0.322 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_cortexm0ds/u_logic/Ufy2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Ufy2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[15]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.025
+ Phase Shift                   0.000
= Required Time                 0.175
  Arrival Time                  0.350
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | HRDATA[15] ^ |           | 0.120 |       |   0.000 |   -0.175 | 
     | u_cortexm0ds/u_logic/U1019             | A1 ^ -> ZN v | NAND3_X1  | 0.015 | 0.024 |   0.024 |   -0.150 | 
     | u_cortexm0ds/u_logic/U1018             | A v -> ZN ^  | OAI211_X1 | 0.022 | 0.034 |   0.058 |   -0.117 | 
     | u_cortexm0ds/u_logic/FE_PHC928_n14432  | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.048 |   0.106 |   -0.069 | 
     | u_cortexm0ds/u_logic/FE_PHC5247_n14432 | A ^ -> Z ^   | CLKBUF_X1 | 0.009 | 0.022 |   0.128 |   -0.047 | 
     | u_cortexm0ds/u_logic/FE_PHC5209_n14432 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   0.200 |    0.025 | 
     | u_cortexm0ds/u_logic/FE_PHC4694_n14432 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.275 |    0.100 | 
     | u_cortexm0ds/u_logic/FE_PHC3133_n14432 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.350 |    0.175 | 
     | u_cortexm0ds/u_logic/Ufy2z4_reg        | D ^          | DFFS_X1   | 0.018 | 0.000 |   0.350 |    0.175 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.175 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.177 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.241 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.270 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.288 | 
     | HCLK__L5_I5                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.035 |   0.148 |    0.323 | 
     | u_cortexm0ds/u_logic/Ufy2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.002 |   0.150 |    0.325 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_cortexm0ds/u_logic/Gzb3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Gzb3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[7]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.174
  Arrival Time                  0.349
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | IRQ[7] ^    |           | 0.120 |       |   0.000 |   -0.175 | 
     | u_cortexm0ds/u_logic/FE_PHC1361_IRQ_7_ | A ^ -> Z ^  | CLKBUF_X1 | 0.047 | 0.068 |   0.068 |   -0.107 | 
     | u_cortexm0ds/u_logic/FE_PHC2990_IRQ_7_ | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.086 |   0.154 |   -0.021 | 
     | u_cortexm0ds/u_logic/U1072             | A ^ -> ZN v | INV_X1    | 0.010 | 0.015 |   0.170 |   -0.006 | 
     | u_cortexm0ds/u_logic/U240              | A v -> ZN ^ | AOI211_X2 | 0.016 | 0.030 |   0.200 |    0.025 | 
     | u_cortexm0ds/u_logic/FE_PHC3065_n13932 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.074 |   0.274 |    0.099 | 
     | u_cortexm0ds/u_logic/FE_PHC1670_n13932 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.349 |    0.174 | 
     | u_cortexm0ds/u_logic/Gzb3z4_reg        | D ^         | DFFR_X1   | 0.018 | 0.000 |   0.349 |    0.174 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.175 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.177 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.241 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.266 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.285 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.316 | 
     | u_cortexm0ds/u_logic/Gzb3z4_reg | CK ^        | DFFR_X1 | 0.028 | 0.009 |   0.150 |    0.325 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_cortexm0ds/u_logic/Y9l2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Y9l2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[9]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.198
  Arrival Time                  0.373
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | IRQ[9] ^     |           | 0.120 |       |   0.000 |   -0.176 | 
     | u_cortexm0ds/u_logic/FE_PHC1346_IRQ_9_ | A ^ -> Z ^   | CLKBUF_X1 | 0.041 | 0.062 |   0.062 |   -0.114 | 
     | u_cortexm0ds/u_logic/FE_PHC2988_IRQ_9_ | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.083 |   0.145 |   -0.030 | 
     | u_cortexm0ds/u_logic/FE_PHC4637_IRQ_9_ | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.220 |    0.045 | 
     | u_cortexm0ds/u_logic/U4671             | C2 ^ -> ZN v | AOI221_X1 | 0.012 | 0.022 |   0.242 |    0.066 | 
     | u_cortexm0ds/u_logic/FE_PHC1598_n4328  | A v -> Z v   | BUF_X32   | 0.025 | 0.089 |   0.331 |    0.156 | 
     | u_cortexm0ds/u_logic/U4669             | A1 v -> ZN ^ | NOR2_X1   | 0.030 | 0.042 |   0.373 |    0.198 | 
     | u_cortexm0ds/u_logic/Y9l2z4_reg        | D ^          | DFFR_X1   | 0.030 | 0.000 |   0.373 |    0.198 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.176 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.177 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.242 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.267 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.286 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.316 | 
     | u_cortexm0ds/u_logic/Y9l2z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.009 |   0.150 |    0.325 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_cortexm0ds/u_logic/Jex2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Jex2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[24]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.171
  Arrival Time                  0.347
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | HRDATA[24] ^ |           | 0.120 |       |   0.000 |   -0.176 | 
     | u_cortexm0ds/u_logic/U3312           | B2 ^ -> ZN v | AOI221_X1 | 0.023 | 0.054 |   0.054 |   -0.122 | 
     | u_cortexm0ds/u_logic/FE_PHC685_n2516 | A v -> Z v   | BUF_X32   | 0.025 | 0.095 |   0.149 |   -0.027 | 
     | u_cortexm0ds/u_logic/U3311           | A v -> ZN ^  | INV_X1    | 0.019 | 0.030 |   0.179 |    0.003 | 
     | u_cortexm0ds/u_logic/U3270           | B1 ^ -> ZN v | AOI221_X1 | 0.064 | 0.094 |   0.272 |    0.097 | 
     | u_cortexm0ds/u_logic/U114            | C1 v -> ZN ^ | OAI211_X1 | 0.020 | 0.049 |   0.321 |    0.145 | 
     | u_cortexm0ds/u_logic/FE_PHC939_n5680 | A ^ -> Z ^   | CLKBUF_X1 | 0.010 | 0.026 |   0.347 |    0.171 | 
     | u_cortexm0ds/u_logic/Jex2z4_reg      | D ^          | DFFS_X1   | 0.010 | 0.000 |   0.347 |    0.171 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.176 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.177 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.242 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.271 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.290 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.323 | 
     | u_cortexm0ds/u_logic/Jex2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.003 |   0.150 |    0.326 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_top_data_reg_8_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_top_data_reg_8_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[24]                              (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.153
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.353
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc       |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |                 |           |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------+-----------+-------+-------+---------+----------| 
     |                                          | s_rd_data[24] ^ |           | 0.120 |       |   0.000 |   -0.176 | 
     | memctl_v4/U_miu/U33                      | A ^ -> Z ^      | MUX2_X2   | 0.008 | 0.041 |   0.041 |   -0.135 | 
     | memctl_v4/FE_PHC680_miu_data_24_         | A ^ -> Z ^      | BUF_X32   | 0.018 | 0.072 |   0.113 |   -0.063 | 
     | memctl_v4/U_hiu/U_rbuf_U21               | A1 ^ -> ZN v    | AOI22_X1  | 0.014 | 0.021 |   0.135 |   -0.041 | 
     | memctl_v4/U_hiu/U_rbuf_U104              | A v -> ZN ^     | OAI21_X2  | 0.012 | 0.021 |   0.155 |   -0.021 | 
     | memctl_v4/U_hiu/FE_PHC4650_U_rbuf_n63    | A ^ -> Z ^      | BUF_X8    | 0.006 | 0.029 |   0.184 |    0.008 | 
     | memctl_v4/U_hiu/FE_PHC5180_U_rbuf_n63    | A ^ -> Z ^      | CLKBUF_X1 | 0.009 | 0.022 |   0.206 |    0.030 | 
     | memctl_v4/U_hiu/FE_PHC3027_U_rbuf_n63    | A ^ -> Z ^      | BUF_X32   | 0.018 | 0.072 |   0.278 |    0.102 | 
     | memctl_v4/U_hiu/FE_PHC1075_U_rbuf_n63    | A ^ -> Z ^      | BUF_X32   | 0.018 | 0.075 |   0.353 |    0.177 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_8_ | D ^             | DFFR_X2   | 0.018 | 0.000 |   0.353 |    0.177 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                          | HCLK ^      |         | 0.120 |       |   0.000 |    0.176 | 
     | HCLK__L1_I0                              | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.177 | 
     | HCLK__L2_I0                              | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.242 | 
     | HCLK__L3_I0                              | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.271 | 
     | HCLK__L4_I1                              | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.289 | 
     | HCLK__L5_I6                              | A v -> ZN ^ | INV_X16 | 0.028 | 0.032 |   0.145 |    0.321 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_8_ | CK ^        | DFFR_X2 | 0.029 | 0.007 |   0.153 |    0.329 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_access_cs_reg_0_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_access_cs_reg_0_/D (v) checked with  leading 
edge of 'clock'
Beginpoint: s_rd_ready                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.148
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.163
  Arrival Time                  0.339
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                         | s_rd_ready ^ |           | 0.120 |       |   0.000 |   -0.176 | 
     | memctl_v4/U_miu/U_dsdc_U841             | A ^ -> ZN v  | INV_X2    | 0.032 | 0.017 |   0.017 |   -0.159 | 
     | memctl_v4/U_miu/U_dsdc_U1973            | A2 v -> ZN ^ | NAND2_X2  | 0.012 | 0.024 |   0.041 |   -0.136 | 
     | memctl_v4/U_miu/FE_PHC2910_U_dsdc_n1637 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.073 |   0.114 |   -0.063 | 
     | memctl_v4/U_miu/FE_PHC4625_U_dsdc_n1637 | A ^ -> Z ^   | BUF_X8    | 0.006 | 0.031 |   0.144 |   -0.032 | 
     | memctl_v4/U_miu/FE_PHC5176_U_dsdc_n1637 | A ^ -> Z ^   | BUF_X1    | 0.009 | 0.021 |   0.165 |   -0.011 | 
     | memctl_v4/U_miu/FE_PHC671_U_dsdc_n1637  | A ^ -> Z ^   | CLKBUF_X1 | 0.040 | 0.056 |   0.221 |    0.045 | 
     | memctl_v4/U_miu/U_dsdc_U1450            | A1 ^ -> ZN v | NAND2_X2  | 0.025 | 0.036 |   0.257 |    0.081 | 
     | memctl_v4/U_miu/U_dsdc_U1368            | A1 v -> ZN ^ | NAND2_X2  | 0.014 | 0.025 |   0.282 |    0.106 | 
     | memctl_v4/U_miu/U_dsdc_U1367            | A4 ^ -> ZN v | NAND4_X2  | 0.011 | 0.020 |   0.303 |    0.127 | 
     | memctl_v4/U_miu/U_dsdc_U1366            | A v -> ZN ^  | AOI21_X2  | 0.011 | 0.021 |   0.324 |    0.148 | 
     | memctl_v4/U_miu/U_dsdc_U1364            | A1 ^ -> ZN v | NAND3_X2  | 0.010 | 0.015 |   0.339 |    0.163 | 
     | memctl_v4/U_miu/U_dsdc_access_cs_reg_0_ | D v          | DFFR_X1   | 0.010 | 0.000 |   0.339 |    0.163 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                         | HCLK ^      |         | 0.120 |       |   0.000 |    0.176 | 
     | HCLK__L1_I0                             | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.178 | 
     | HCLK__L2_I0                             | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.242 | 
     | HCLK__L3_I0                             | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.272 | 
     | HCLK__L4_I3                             | A ^ -> ZN v | INV_X32 | 0.009 | 0.017 |   0.113 |    0.289 | 
     | HCLK__L5_I12                            | A v -> ZN ^ | INV_X16 | 0.024 | 0.032 |   0.145 |    0.321 | 
     | memctl_v4/U_miu/U_dsdc_access_cs_reg_0_ | CK ^        | DFFR_X1 | 0.024 | 0.003 |   0.148 |    0.325 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_cortexm0ds/u_logic/Cax2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Cax2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[5]                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.148
+ Hold                          0.022
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.346
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[5] ^  |           | 0.120 |       |   0.000 |   -0.177 | 
     | u_cortexm0ds/u_logic/U2820            | B1 ^ -> ZN v | AOI222_X1 | 0.026 | 0.053 |   0.053 |   -0.124 | 
     | u_cortexm0ds/u_logic/U2817            | A1 v -> ZN ^ | NAND2_X1  | 0.016 | 0.026 |   0.079 |   -0.098 | 
     | u_cortexm0ds/u_logic/FE_PHC748_n2415  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.154 |   -0.022 | 
     | u_cortexm0ds/u_logic/U2255            | C1 ^ -> ZN v | AOI221_X1 | 0.017 | 0.026 |   0.181 |    0.004 | 
     | u_cortexm0ds/u_logic/FE_PHC783_n152   | A v -> Z v   | CLKBUF_X1 | 0.047 | 0.075 |   0.256 |    0.079 | 
     | u_cortexm0ds/u_logic/U120             | C1 v -> ZN ^ | OAI211_X1 | 0.020 | 0.043 |   0.299 |    0.122 | 
     | u_cortexm0ds/u_logic/FE_PHC1559_n5682 | A ^ -> Z ^   | BUF_X4    | 0.005 | 0.024 |   0.323 |    0.146 | 
     | u_cortexm0ds/u_logic/FE_PHC3377_n5682 | A ^ -> Z ^   | CLKBUF_X1 | 0.011 | 0.023 |   0.346 |    0.169 | 
     | u_cortexm0ds/u_logic/Cax2z4_reg       | D ^          | DFFS_X1   | 0.011 | 0.000 |   0.346 |    0.169 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.177 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.179 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.243 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.272 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.292 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.324 | 
     | u_cortexm0ds/u_logic/Cax2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.001 |   0.148 |    0.325 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_top_data_reg_14_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_top_data_reg_14_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[30]                               (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.153
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.354
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |       Arc       |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |                 |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+-----------------+-----------+-------+-------+---------+----------| 
     |                                           | s_rd_data[30] ^ |           | 0.120 |       |   0.000 |   -0.177 | 
     | memctl_v4/U_miu/U30                       | A ^ -> Z ^      | MUX2_X2   | 0.014 | 0.050 |   0.050 |   -0.127 | 
     | memctl_v4/U_hiu/U_rbuf_U25                | A1 ^ -> ZN v    | AOI22_X1  | 0.012 | 0.019 |   0.068 |   -0.109 | 
     | memctl_v4/U_hiu/U_rbuf_U107               | A v -> ZN ^     | OAI21_X2  | 0.013 | 0.021 |   0.089 |   -0.088 | 
     | memctl_v4/U_hiu/FE_PHC5190_U_rbuf_n69     | A ^ -> Z ^      | CLKBUF_X1 | 0.009 | 0.023 |   0.112 |   -0.065 | 
     | memctl_v4/U_hiu/FE_PHC5240_U_rbuf_n69     | A ^ -> Z ^      | CLKBUF_X1 | 0.008 | 0.021 |   0.133 |   -0.044 | 
     | memctl_v4/U_hiu/FE_PHC4665_U_rbuf_n69     | A ^ -> Z ^      | BUF_X32   | 0.018 | 0.072 |   0.205 |    0.028 | 
     | memctl_v4/U_hiu/FE_PHC2938_U_rbuf_n69     | A ^ -> Z ^      | BUF_X32   | 0.018 | 0.075 |   0.279 |    0.102 | 
     | memctl_v4/U_hiu/FE_PHC828_U_rbuf_n69      | A ^ -> Z ^      | BUF_X32   | 0.018 | 0.075 |   0.354 |    0.177 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_14_ | D ^             | DFFR_X2   | 0.018 | 0.000 |   0.354 |    0.177 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                           | HCLK ^      |         | 0.120 |       |   0.000 |    0.177 | 
     | HCLK__L1_I0                               | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.179 | 
     | HCLK__L2_I0                               | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.243 | 
     | HCLK__L3_I0                               | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.272 | 
     | HCLK__L4_I1                               | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.290 | 
     | HCLK__L5_I6                               | A v -> ZN ^ | INV_X16 | 0.028 | 0.032 |   0.145 |    0.322 | 
     | memctl_v4/U_hiu/U_rbuf_f_top_data_reg_14_ | CK ^        | DFFR_X2 | 0.029 | 0.008 |   0.153 |    0.330 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_1_/CK 
Endpoint:   memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_1_/D (^) checked with  
leading edge of 'clock'
Beginpoint: s_rd_data[1]                               (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.153
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.354
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |                |           |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+-----------+-------+-------+---------+----------| 
     |                                          | s_rd_data[1] ^ |           | 0.120 |       |   0.000 |   -0.177 | 
     | memctl_v4/U_miu/U51                      | A ^ -> Z ^     | MUX2_X2   | 0.011 | 0.045 |   0.045 |   -0.132 | 
     | memctl_v4/FE_PHC878_miu_data_1_          | A ^ -> Z ^     | BUF_X32   | 0.018 | 0.074 |   0.119 |   -0.058 | 
     | memctl_v4/U_hiu/U77                      | A ^ -> ZN v    | INV_X2    | 0.007 | 0.007 |   0.126 |   -0.051 | 
     | memctl_v4/U_hiu/FE_PHC4644_U_rbuf_n182   | A v -> Z v     | CLKBUF_X1 | 0.017 | 0.035 |   0.162 |   -0.016 | 
     | memctl_v4/U_hiu/U_rbuf_U74               | A2 v -> ZN ^   | AOI22_X2  | 0.013 | 0.023 |   0.184 |    0.007 | 
     | memctl_v4/U_hiu/FE_PHC5179_U_rbuf_n72    | A ^ -> Z ^     | CLKBUF_X1 | 0.009 | 0.023 |   0.207 |    0.030 | 
     | memctl_v4/U_hiu/FE_PHC3023_U_rbuf_n72    | A ^ -> Z ^     | BUF_X32   | 0.018 | 0.072 |   0.279 |    0.102 | 
     | memctl_v4/U_hiu/FE_PHC1109_U_rbuf_n72    | A ^ -> Z ^     | BUF_X32   | 0.018 | 0.075 |   0.354 |    0.177 | 
     | memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_1_ | D ^            | DFFR_X2   | 0.018 | 0.000 |   0.354 |    0.177 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                          | HCLK ^      |         | 0.120 |       |   0.000 |    0.177 | 
     | HCLK__L1_I0                              | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.179 | 
     | HCLK__L2_I0                              | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.243 | 
     | HCLK__L3_I0                              | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.272 | 
     | HCLK__L4_I1                              | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.290 | 
     | HCLK__L5_I6                              | A v -> ZN ^ | INV_X16 | 0.028 | 0.032 |   0.145 |    0.322 | 
     | memctl_v4/U_hiu/U_rbuf_f_btm_data_reg_1_ | CK ^        | DFFR_X2 | 0.029 | 0.007 |   0.153 |    0.330 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin memctl_v4/U_miu/U_cr_sctlr_reg_1_/CK 
Endpoint:   memctl_v4/U_miu/U_cr_sctlr_reg_1_/D (^) checked with  leading edge 
of 'clock'
Beginpoint: clear_sr_dp                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.148
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.172
  Arrival Time                  0.350
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |               |           |       |       |  Time   |   Time   | 
     |--------------------------------------+---------------+-----------+-------+-------+---------+----------| 
     |                                      | clear_sr_dp v |           | 0.120 |       |   0.000 |   -0.178 | 
     | memctl_v4/U_miu/U_cr_U513            | A v -> ZN ^   | AOI221_X2 | 0.018 | 0.056 |   0.056 |   -0.122 | 
     | memctl_v4/U_miu/FE_PHC1504_U_cr_N551 | A ^ -> Z ^    | BUF_X16   | 0.010 | 0.046 |   0.101 |   -0.077 | 
     | memctl_v4/U_miu/FE_PHC5253_U_cr_N551 | A ^ -> Z ^    | BUF_X8    | 0.006 | 0.028 |   0.129 |   -0.049 | 
     | memctl_v4/U_miu/FE_PHC5234_U_cr_N551 | A ^ -> Z ^    | BUF_X32   | 0.018 | 0.071 |   0.200 |    0.022 | 
     | memctl_v4/U_miu/FE_PHC4728_U_cr_N551 | A ^ -> Z ^    | BUF_X32   | 0.018 | 0.075 |   0.275 |    0.097 | 
     | memctl_v4/U_miu/FE_PHC3515_U_cr_N551 | A ^ -> Z ^    | BUF_X32   | 0.018 | 0.075 |   0.350 |    0.172 | 
     | memctl_v4/U_miu/U_cr_sctlr_reg_1_    | D ^           | DFFR_X1   | 0.018 | 0.000 |   0.350 |    0.172 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | HCLK ^      |         | 0.120 |       |   0.000 |    0.178 | 
     | HCLK__L1_I0                       | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.180 | 
     | HCLK__L2_I0                       | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.244 | 
     | HCLK__L3_I0                       | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.274 | 
     | HCLK__L4_I3                       | A ^ -> ZN v | INV_X32 | 0.009 | 0.017 |   0.113 |    0.291 | 
     | HCLK__L5_I11                      | A v -> ZN ^ | INV_X16 | 0.024 | 0.029 |   0.141 |    0.320 | 
     | memctl_v4/U_miu/U_cr_sctlr_reg_1_ | CK ^        | DFFR_X1 | 0.024 | 0.007 |   0.148 |    0.327 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_cortexm0ds/u_logic/Vac3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Vac3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[1]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.039
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.367
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | IRQ[1] ^     |           | 0.120 |       |   0.000 |   -0.178 | 
     | u_cortexm0ds/u_logic/FE_PHC1360_IRQ_1_ | A ^ -> Z ^   | CLKBUF_X1 | 0.035 | 0.055 |   0.055 |   -0.123 | 
     | u_cortexm0ds/u_logic/FE_PHC2983_IRQ_1_ | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.081 |   0.136 |   -0.042 | 
     | u_cortexm0ds/u_logic/FE_PHC4634_IRQ_1_ | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.211 |    0.033 | 
     | u_cortexm0ds/u_logic/U4663             | B2 ^ -> ZN v | AOI21_X1  | 0.014 | 0.024 |   0.235 |    0.056 | 
     | u_cortexm0ds/u_logic/FE_PHC1899_n4326  | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   0.325 |    0.147 | 
     | u_cortexm0ds/u_logic/U4662             | A v -> ZN ^  | AOI21_X1  | 0.025 | 0.042 |   0.367 |    0.189 | 
     | u_cortexm0ds/u_logic/Vac3z4_reg        | D ^          | DFFR_X1   | 0.025 | 0.000 |   0.367 |    0.189 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.178 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.180 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.244 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.269 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.288 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.319 | 
     | u_cortexm0ds/u_logic/Vac3z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.009 |   0.150 |    0.328 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_cortexm0ds/u_logic/Zoy2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Zoy2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[22]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.151
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.175
  Arrival Time                  0.354
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[22] ^ |           | 0.120 |       |   0.000 |   -0.179 | 
     | u_cortexm0ds/u_logic/U287             | B2 ^ -> ZN v | AOI222_X1 | 0.021 | 0.045 |   0.045 |   -0.134 | 
     | u_cortexm0ds/u_logic/U286             | A v -> ZN ^  | OAI221_X1 | 0.026 | 0.039 |   0.084 |   -0.095 | 
     | u_cortexm0ds/u_logic/FE_PHC5225_n5746 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.048 |   0.132 |   -0.047 | 
     | u_cortexm0ds/u_logic/FE_PHC4708_n5746 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   0.204 |    0.025 | 
     | u_cortexm0ds/u_logic/FE_PHC2936_n5746 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.279 |    0.100 | 
     | u_cortexm0ds/u_logic/FE_PHC729_n5746  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.354 |    0.175 | 
     | u_cortexm0ds/u_logic/Zoy2z4_reg       | D ^          | DFFS_X2   | 0.018 | 0.000 |   0.354 |    0.175 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.179 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.180 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.245 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.274 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.292 | 
     | HCLK__L5_I5                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.035 |   0.148 |    0.327 | 
     | u_cortexm0ds/u_logic/Zoy2z4_reg | CK ^        | DFFS_X2 | 0.025 | 0.002 |   0.151 |    0.329 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_cortexm0ds/u_logic/Qnn2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Qnn2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[10]                           (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.147
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.171
  Arrival Time                  0.350
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | IRQ[10] ^   |           | 0.120 |       |   0.000 |   -0.179 | 
     | u_cortexm0ds/u_logic/FE_PHC1365_IRQ_10_ | A ^ -> Z ^  | CLKBUF_X1 | 0.048 | 0.070 |   0.070 |   -0.109 | 
     | u_cortexm0ds/u_logic/FE_PHC2989_IRQ_10_ | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.086 |   0.156 |   -0.022 | 
     | u_cortexm0ds/u_logic/U1092              | A ^ -> ZN v | INV_X1    | 0.011 | 0.016 |   0.172 |   -0.006 | 
     | u_cortexm0ds/u_logic/U234               | B v -> ZN ^ | AOI211_X2 | 0.017 | 0.028 |   0.200 |    0.021 | 
     | u_cortexm0ds/u_logic/FE_PHC3064_n13835  | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.275 |    0.096 | 
     | u_cortexm0ds/u_logic/FE_PHC1602_n13835  | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.350 |    0.171 | 
     | u_cortexm0ds/u_logic/Qnn2z4_reg         | D ^         | DFFR_X1   | 0.018 | 0.000 |   0.350 |    0.171 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.179 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.180 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.245 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.270 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.289 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.319 | 
     | u_cortexm0ds/u_logic/Qnn2z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.006 |   0.147 |    0.326 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_cortexm0ds/u_logic/Rxl2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Rxl2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[17]                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.148
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.173
  Arrival Time                  0.352
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[17] ^ |           | 0.120 |       |   0.000 |   -0.180 | 
     | u_cortexm0ds/u_logic/U302             | B2 ^ -> ZN v | AOI222_X1 | 0.022 | 0.047 |   0.047 |   -0.133 | 
     | u_cortexm0ds/u_logic/U301             | A v -> ZN ^  | OAI221_X1 | 0.022 | 0.037 |   0.083 |   -0.096 | 
     | u_cortexm0ds/u_logic/FE_PHC739_n5751  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.076 |   0.160 |   -0.020 | 
     | u_cortexm0ds/u_logic/FE_PHC5224_n5751 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.045 |   0.205 |    0.025 | 
     | u_cortexm0ds/u_logic/FE_PHC4710_n5751 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   0.277 |    0.098 | 
     | u_cortexm0ds/u_logic/FE_PHC3090_n5751 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.352 |    0.173 | 
     | u_cortexm0ds/u_logic/Rxl2z4_reg       | D ^          | DFFS_X1   | 0.018 | 0.000 |   0.352 |    0.173 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.180 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.181 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.246 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.275 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.293 | 
     | HCLK__L5_I3                     | A v -> ZN ^ | INV_X16 | 0.024 | 0.032 |   0.146 |    0.325 | 
     | u_cortexm0ds/u_logic/Rxl2z4_reg | CK ^        | DFFS_X1 | 0.024 | 0.003 |   0.148 |    0.328 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_cortexm0ds/u_logic/Npk2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Npk2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: HREADY                            (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.145
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.159
  Arrival Time                  0.339
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | HREADY v     |          | 0.120 |       |   0.000 |   -0.180 | 
     | u_cortexm0ds/u_logic/U4448             | A v -> ZN ^  | INV_X4   | 0.019 | 0.044 |   0.044 |   -0.136 | 
     | u_cortexm0ds/u_logic/FE_PHC2912_n17127 | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.075 |   0.120 |   -0.060 | 
     | u_cortexm0ds/u_logic/FE_PHC4629_n17127 | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.075 |   0.195 |    0.015 | 
     | u_cortexm0ds/u_logic/FE_PHC674_n17127  | A ^ -> Z ^   | BUF_X2   | 0.095 | 0.115 |   0.310 |    0.130 | 
     | u_cortexm0ds/u_logic/U881              | B2 ^ -> ZN v | AOI21_X1 | 0.016 | 0.029 |   0.339 |    0.159 | 
     | u_cortexm0ds/u_logic/Npk2z4_reg        | D v          | DFFR_X1  | 0.016 | 0.000 |   0.339 |    0.159 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.180 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.182 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.246 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.275 | 
     | HCLK__L4_I2                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.114 |    0.294 | 
     | HCLK__L5_I9                     | A v -> ZN ^ | INV_X16 | 0.021 | 0.027 |   0.141 |    0.321 | 
     | u_cortexm0ds/u_logic/Npk2z4_reg | CK ^        | DFFR_X1 | 0.021 | 0.004 |   0.145 |    0.325 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_cortexm0ds/u_logic/Wuq2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wuq2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[13]                           (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.149
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.192
  Arrival Time                  0.373
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                         | IRQ[13] ^    |           | 0.120 |       |   0.000 |   -0.180 | 
     | u_cortexm0ds/u_logic/FE_PHC1359_IRQ_13_ | A ^ -> Z ^   | CLKBUF_X1 | 0.053 | 0.076 |   0.076 |   -0.104 | 
     | u_cortexm0ds/u_logic/FE_PHC2993_IRQ_13_ | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.088 |   0.164 |   -0.016 | 
     | u_cortexm0ds/u_logic/U4811              | C1 ^ -> ZN v | AOI221_X1 | 0.013 | 0.022 |   0.186 |    0.005 | 
     | u_cortexm0ds/u_logic/FE_PHC4674_n4394   | A v -> Z v   | BUF_X16   | 0.013 | 0.053 |   0.238 |    0.058 | 
     | u_cortexm0ds/u_logic/FE_PHC1358_n4394   | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   0.328 |    0.148 | 
     | u_cortexm0ds/u_logic/U4810              | A v -> ZN ^  | AOI21_X1  | 0.027 | 0.045 |   0.373 |    0.192 | 
     | u_cortexm0ds/u_logic/Wuq2z4_reg         | D ^          | DFFR_X1   | 0.027 | 0.000 |   0.373 |    0.192 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.180 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.182 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.246 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.271 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.290 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.321 | 
     | u_cortexm0ds/u_logic/Wuq2z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.009 |   0.149 |    0.329 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_cortexm0ds/u_logic/W4y2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/W4y2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[7]                         (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.147
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.364
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HRDATA[7] v  |           | 0.120 |       |   0.000 |   -0.180 | 
     | u_cortexm0ds/u_logic/U337             | A v -> ZN ^  | INV_X1    | 0.014 | 0.029 |   0.029 |   -0.151 | 
     | u_cortexm0ds/u_logic/FE_PHC5248_n395  | A ^ -> Z ^   | CLKBUF_X1 | 0.008 | 0.022 |   0.051 |   -0.129 | 
     | u_cortexm0ds/u_logic/FE_PHC5210_n395  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   0.123 |   -0.057 | 
     | u_cortexm0ds/u_logic/FE_PHC4695_n395  | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.198 |    0.018 | 
     | u_cortexm0ds/u_logic/U335             | B1 ^ -> ZN v | OAI221_X1 | 0.012 | 0.024 |   0.221 |    0.041 | 
     | u_cortexm0ds/u_logic/FE_PHC802_n5762  | A v -> Z v   | BUF_X16   | 0.013 | 0.053 |   0.274 |    0.094 | 
     | u_cortexm0ds/u_logic/FE_PHC3134_n5762 | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   0.364 |    0.184 | 
     | u_cortexm0ds/u_logic/W4y2z4_reg       | D v          | DFFS_X1   | 0.025 | 0.000 |   0.364 |    0.184 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.180 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.182 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.246 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.275 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.293 | 
     | HCLK__L5_I4                     | A v -> ZN ^ | INV_X16 | 0.024 | 0.030 |   0.143 |    0.323 | 
     | u_cortexm0ds/u_logic/W4y2z4_reg | CK ^        | DFFS_X1 | 0.024 | 0.004 |   0.147 |    0.327 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_cortexm0ds/u_logic/Qsb3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Qsb3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[3]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.148
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.172
  Arrival Time                  0.353
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | IRQ[3] ^    |           | 0.120 |       |   0.000 |   -0.180 | 
     | u_cortexm0ds/u_logic/FE_PHC1345_IRQ_3_ | A ^ -> Z ^  | CLKBUF_X1 | 0.047 | 0.069 |   0.069 |   -0.111 | 
     | u_cortexm0ds/u_logic/FE_PHC2991_IRQ_3_ | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.086 |   0.155 |   -0.026 | 
     | u_cortexm0ds/u_logic/U1064             | A ^ -> ZN v | INV_X1    | 0.011 | 0.016 |   0.170 |   -0.010 | 
     | u_cortexm0ds/u_logic/U578              | A v -> ZN ^ | AOI211_X2 | 0.018 | 0.032 |   0.203 |    0.022 | 
     | u_cortexm0ds/u_logic/FE_PHC3066_n13963 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.278 |    0.097 | 
     | u_cortexm0ds/u_logic/FE_PHC1672_n13963 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.075 |   0.353 |    0.172 | 
     | u_cortexm0ds/u_logic/Qsb3z4_reg        | D ^         | DFFR_X1   | 0.018 | 0.000 |   0.353 |    0.172 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.180 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.182 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.246 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.271 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.291 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.321 | 
     | u_cortexm0ds/u_logic/Qsb3z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.007 |   0.148 |    0.329 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_cortexm0ds/u_logic/Psh3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Psh3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[31]                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.152
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.350
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | HRDATA[31] v |           | 0.120 |       |   0.000 |   -0.181 | 
     | u_cortexm0ds/u_logic/U4089           | A1 v -> ZN ^ | AOI222_X1 | 0.023 | 0.036 |   0.036 |   -0.146 | 
     | u_cortexm0ds/u_logic/FE_PHC734_n3960 | A ^ -> Z ^   | BUF_X8    | 0.006 | 0.032 |   0.068 |   -0.113 | 
     | u_cortexm0ds/u_logic/U4088           | B ^ -> ZN v  | OAI211_X1 | 0.044 | 0.057 |   0.125 |   -0.056 | 
     | u_cortexm0ds/u_logic/U3357           | C2 v -> ZN ^ | AOI221_X1 | 0.095 | 0.122 |   0.247 |    0.066 | 
     | u_cortexm0ds/u_logic/U4783           | A1 ^ -> ZN ^ | AND3_X4   | 0.036 | 0.079 |   0.326 |    0.144 | 
     | u_cortexm0ds/u_logic/U3322           | B1 ^ -> ZN v | OAI22_X1  | 0.011 | 0.025 |   0.350 |    0.169 | 
     | u_cortexm0ds/u_logic/Psh3z4_reg      | D v          | DFFS_X1   | 0.011 | 0.000 |   0.350 |    0.169 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.181 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.183 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.247 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.272 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.011 | 0.022 |   0.113 |    0.295 | 
     | HCLK__L5_I26                    | A v -> ZN ^ | INV_X16 | 0.026 | 0.031 |   0.144 |    0.326 | 
     | u_cortexm0ds/u_logic/Psh3z4_reg | CK ^        | DFFS_X1 | 0.028 | 0.007 |   0.152 |    0.333 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_cortexm0ds/u_logic/Euh3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Euh3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: HRDATA[31]                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.152
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.351
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | HRDATA[31] v |           | 0.120 |       |   0.000 |   -0.181 | 
     | u_cortexm0ds/u_logic/U4089           | A1 v -> ZN ^ | AOI222_X1 | 0.023 | 0.036 |   0.036 |   -0.146 | 
     | u_cortexm0ds/u_logic/FE_PHC734_n3960 | A ^ -> Z ^   | BUF_X8    | 0.006 | 0.032 |   0.068 |   -0.113 | 
     | u_cortexm0ds/u_logic/U4088           | B ^ -> ZN v  | OAI211_X1 | 0.044 | 0.057 |   0.125 |   -0.056 | 
     | u_cortexm0ds/u_logic/U3357           | C2 v -> ZN ^ | AOI221_X1 | 0.095 | 0.122 |   0.247 |    0.065 | 
     | u_cortexm0ds/u_logic/U4783           | A1 ^ -> ZN ^ | AND3_X4   | 0.036 | 0.079 |   0.326 |    0.144 | 
     | u_cortexm0ds/u_logic/U3321           | B1 ^ -> ZN v | OAI22_X1  | 0.011 | 0.025 |   0.351 |    0.169 | 
     | u_cortexm0ds/u_logic/Euh3z4_reg      | D v          | DFFS_X1   | 0.011 | 0.000 |   0.351 |    0.169 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.181 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.183 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.247 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.272 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.011 | 0.022 |   0.113 |    0.295 | 
     | HCLK__L5_I26                    | A v -> ZN ^ | INV_X16 | 0.026 | 0.031 |   0.144 |    0.326 | 
     | u_cortexm0ds/u_logic/Euh3z4_reg | CK ^        | DFFS_X1 | 0.028 | 0.007 |   0.152 |    0.333 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_cortexm0ds/u_logic/Ywi2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Ywi2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: NMI                               (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.153
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.176
  Arrival Time                  0.358
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | NMI ^        |           | 0.120 |       |   0.000 |   -0.182 | 
     | u_cortexm0ds/u_logic/FE_PHC1347_NMI    | A ^ -> Z ^   | BUF_X2    | 0.028 | 0.052 |   0.052 |   -0.130 | 
     | u_cortexm0ds/u_logic/FE_PHC2982_NMI    | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.079 |   0.131 |   -0.051 | 
     | u_cortexm0ds/u_logic/FE_PHC4631_NMI    | A ^ -> Z ^   | CLKBUF_X1 | 0.014 | 0.030 |   0.161 |   -0.021 | 
     | u_cortexm0ds/u_logic/U4429             | B2 ^ -> ZN v | AOI21_X1  | 0.010 | 0.018 |   0.179 |   -0.003 | 
     | u_cortexm0ds/u_logic/U4426             | B2 v -> ZN ^ | AOI21_X1  | 0.018 | 0.029 |   0.208 |    0.026 | 
     | u_cortexm0ds/u_logic/FE_PHC1502_n11928 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.283 |    0.101 | 
     | u_cortexm0ds/u_logic/FE_PHC3048_n11928 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.075 |   0.358 |    0.176 | 
     | u_cortexm0ds/u_logic/Ywi2z4_reg        | D ^          | DFFR_X1   | 0.018 | 0.000 |   0.358 |    0.176 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.182 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.184 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.248 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.277 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.297 | 
     | HCLK__L5_I2                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.034 |   0.148 |    0.330 | 
     | u_cortexm0ds/u_logic/Ywi2z4_reg | CK ^        | DFFR_X1 | 0.025 | 0.004 |   0.153 |    0.335 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_cortexm0ds/u_logic/Rym2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Rym2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: IRQ[14]                           (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.150
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.174
  Arrival Time                  0.356
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                         | IRQ[14] ^    |           | 0.120 |       |   0.000 |   -0.182 | 
     | u_cortexm0ds/u_logic/FE_PHC1503_IRQ_14_ | A ^ -> Z ^   | BUF_X32   | 0.022 | 0.109 |   0.109 |   -0.074 | 
     | u_cortexm0ds/u_logic/FE_PHC3018_IRQ_14_ | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.076 |   0.185 |    0.003 | 
     | u_cortexm0ds/u_logic/FE_PHC4641_IRQ_14_ | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.046 |   0.231 |    0.048 | 
     | u_cortexm0ds/u_logic/U4828              | C1 ^ -> ZN v | AOI221_X1 | 0.012 | 0.018 |   0.249 |    0.066 | 
     | u_cortexm0ds/u_logic/U4827              | A v -> ZN ^  | AOI21_X1  | 0.020 | 0.032 |   0.280 |    0.098 | 
     | u_cortexm0ds/u_logic/FE_PHC1364_n4896   | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.076 |   0.356 |    0.174 | 
     | u_cortexm0ds/u_logic/Rym2z4_reg         | D ^          | DFFR_X1   | 0.018 | 0.000 |   0.356 |    0.174 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.182 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.184 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.248 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.273 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.292 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.323 | 
     | u_cortexm0ds/u_logic/Rym2z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.009 |   0.150 |    0.332 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin memctl_v4/U_miu/miu_rd_data_reg_reg_31_/CK 
Endpoint:   memctl_v4/U_miu/miu_rd_data_reg_reg_31_/D (^) checked with  leading 
edge of 'clock'
Beginpoint: big_endian                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.152
+ Hold                          0.054
+ Phase Shift                   0.000
= Required Time                 0.205
  Arrival Time                  0.388
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                         | big_endian ^ |           | 0.120 |       |   0.000 |   -0.182 | 
     | memctl_v4/FE_PHC669_big_endian          | A ^ -> Z ^   | CLKBUF_X3 | 0.010 | 0.031 |   0.031 |   -0.152 | 
     | memctl_v4/FE_PHC2907_big_endian         | A ^ -> Z ^   | CLKBUF_X3 | 0.005 | 0.020 |   0.050 |   -0.132 | 
     | memctl_v4/FE_PHC4622_big_endian         | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.071 |   0.121 |   -0.061 | 
     | memctl_v4/FE_PHC5173_big_endian         | A ^ -> Z ^   | CLKBUF_X3 | 0.075 | 0.097 |   0.218 |    0.035 | 
     | memctl_v4/U_miu/U_cr_U359               | A1 ^ -> ZN v | AOI22_X2  | 0.010 | 0.014 |   0.232 |    0.050 | 
     | memctl_v4/U_miu/FE_PHC5237_U_cr_n455    | A v -> Z v   | CLKBUF_X1 | 0.006 | 0.023 |   0.255 |    0.072 | 
     | memctl_v4/U_miu/FE_PHC1103_U_cr_n455    | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   0.342 |    0.160 | 
     | memctl_v4/U_miu/U_cr_U92                | A1 v -> ZN ^ | NOR2_X1   | 0.033 | 0.045 |   0.388 |    0.205 | 
     | memctl_v4/U_miu/miu_rd_data_reg_reg_31_ | D ^          | DFFR_X1   | 0.033 | 0.000 |   0.388 |    0.205 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                         | HCLK ^      |         | 0.120 |       |   0.000 |    0.182 | 
     | HCLK__L1_I0                             | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.184 | 
     | HCLK__L2_I0                             | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.249 | 
     | HCLK__L3_I0                             | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.278 | 
     | HCLK__L4_I4                             | A ^ -> ZN v | INV_X32 | 0.012 | 0.016 |   0.112 |    0.294 | 
     | HCLK__L5_I17                            | A v -> ZN ^ | INV_X16 | 0.024 | 0.037 |   0.149 |    0.331 | 
     | memctl_v4/U_miu/miu_rd_data_reg_reg_31_ | CK ^        | DFFR_X1 | 0.024 | 0.003 |   0.152 |    0.334 | 
     +------------------------------------------------------------------------------------------------------+ 

