Analysis & Synthesis report for lab9
Fri Jul 26 14:05:04 2019
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lab9|pong_game12:inst|pong_controller2:u2|currentstate
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: pong_game12:inst|pong_controller2:u2
 13. Port Connectivity Checks: "pong_game12:inst|pong_controller2:u2"
 14. Port Connectivity Checks: "pong_game12:inst|pong12:u1"
 15. Port Connectivity Checks: "pong_game12:inst|var_clock:u0|counter27:u1"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 26 14:05:03 2019       ;
; Quartus Prime Version              ; 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Revision Name                      ; lab9                                        ;
; Top-level Entity Name              ; lab9                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 38                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lab9               ; lab9               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+---------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                  ; Library ;
+---------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong12.v           ; yes             ; User Verilog HDL File              ; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong12.v           ;         ;
; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v ; yes             ; User Verilog HDL File              ; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v ;         ;
; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf           ; yes             ; User Block Diagram/Schematic File  ; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/lab9.bdf           ;         ;
; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/var_clock.v        ; yes             ; User Verilog HDL File              ; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/var_clock.v        ;         ;
; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v      ; yes             ; User Verilog HDL File              ; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v      ;         ;
; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/seg7.v             ; yes             ; User Verilog HDL File              ; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/seg7.v             ;         ;
; counter27.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; //samba1/sbuddhar/dcengr/Desktop/elen/lab9/counter27.v        ;         ;
+---------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
;                                             ;                ;
; Total combinational functions               ; 0              ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 0              ;
;     -- 3 input functions                    ; 0              ;
;     -- <=2 input functions                  ; 0              ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 0              ;
;     -- arithmetic mode                      ; 0              ;
;                                             ;                ;
; Total registers                             ; 0              ;
;     -- Dedicated logic registers            ; 0              ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 38             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; HEX0[6]~output ;
; Maximum fan-out                             ; 1              ;
; Total fan-out                               ; 38             ;
; Average fan-out                             ; 0.50           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |lab9                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 38   ; 0            ; |lab9               ; lab9        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab9|pong_game12:inst|pong_controller2:u2|currentstate                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; currentstate.0000 ; currentstate.1000 ; currentstate.0100 ; currentstate.0010 ; currentstate.0001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; currentstate.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; currentstate.0001 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentstate.0010 ; 1                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; currentstate.0100 ; 1                 ; 0                 ; 1                 ; 0                 ; 0                 ;
; currentstate.1000 ; 1                 ; 1                 ; 0                 ; 0                 ; 0                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal                     ;
+--------------------------------------------------------+----------------------------------------+
; var_clock:inst3|counter27:u1|Q[0..26]                  ; Stuck at GND due to stuck port clock   ;
; pong_game12:inst|var_clock:u0|counter27:u1|Q[0..26]    ; Stuck at GND due to stuck port clock   ;
; pong_game12:inst|pong12:u1|q[0..10]                    ; Stuck at GND due to stuck port data_in ;
; var_clock:inst3|vclk                                   ; Stuck at GND due to stuck port data_in ;
; pong_game12:inst|var_clock:u0|vclk                     ; Stuck at GND due to stuck port clock   ;
; pong_game12:inst|pong12:u1|q[11]                       ; Stuck at GND due to stuck port clock   ;
; pong_game12:inst|pong_controller2:u2|currentstate.0001 ; Stuck at GND due to stuck port clock   ;
; pong_game12:inst|pong_controller2:u2|currentstate.0010 ; Stuck at GND due to stuck port clock   ;
; pong_game12:inst|pong_controller2:u2|currentstate.0100 ; Stuck at GND due to stuck port clock   ;
; pong_game12:inst|pong_controller2:u2|currentstate.1000 ; Stuck at GND due to stuck port clock   ;
; pong_game12:inst|pong_controller2:u2|currentstate.0000 ; Stuck at GND due to stuck port clock   ;
; Total Number of Removed Registers = 73                 ;                                        ;
+--------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+--------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                               ;
+--------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; pong_game12:inst|pong12:u1|q[10]                       ; Stuck at GND              ; pong_game12:inst|pong12:u1|q[9], pong_game12:inst|pong12:u1|q[8],    ;
;                                                        ; due to stuck port data_in ; pong_game12:inst|pong12:u1|q[7], pong_game12:inst|pong12:u1|q[6],    ;
;                                                        ;                           ; pong_game12:inst|pong12:u1|q[5], pong_game12:inst|pong12:u1|q[4],    ;
;                                                        ;                           ; pong_game12:inst|pong12:u1|q[3], pong_game12:inst|pong12:u1|q[2],    ;
;                                                        ;                           ; pong_game12:inst|pong12:u1|q[1], pong_game12:inst|pong12:u1|q[0]     ;
; pong_game12:inst|var_clock:u0|counter27:u1|Q[19]       ; Stuck at GND              ; pong_game12:inst|var_clock:u0|vclk, pong_game12:inst|pong12:u1|q[11] ;
;                                                        ; due to stuck port clock   ;                                                                      ;
; pong_game12:inst|pong_controller2:u2|currentstate.0010 ; Stuck at GND              ; pong_game12:inst|pong_controller2:u2|currentstate.1000,              ;
;                                                        ; due to stuck port clock   ; pong_game12:inst|pong_controller2:u2|currentstate.0000               ;
; var_clock:inst3|counter27:u1|Q[19]                     ; Stuck at GND              ; var_clock:inst3|vclk                                                 ;
;                                                        ; due to stuck port clock   ;                                                                      ;
+--------------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pong_game12:inst|pong_controller2:u2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; sidle          ; 0001  ; Unsigned Binary                                          ;
; slsrv          ; 0010  ; Unsigned Binary                                          ;
; srsrv          ; 0100  ; Unsigned Binary                                          ;
; smovl          ; 1000  ; Unsigned Binary                                          ;
; smovr          ; 0000  ; Unsigned Binary                                          ;
; sendl          ; 0000  ; Unsigned Binary                                          ;
; sendr          ; 0000  ; Unsigned Binary                                          ;
; smisl          ; 0000  ; Unsigned Binary                                          ;
; smisr          ; 0000  ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pong_game12:inst|pong_controller2:u2"                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; s    ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "s[1..1]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pong_game12:inst|pong12:u1"                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; s    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "s[1..1]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pong_game12:inst|var_clock:u0|counter27:u1"                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; reset      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Q[18..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_lcell_comb ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Fri Jul 26 14:04:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pong12.v
    Info (12023): Found entity 1: pong12 File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong12.v Line: 1
Warning (10229): Verilog HDL Expression warning at pong_controller2.v(66): truncated literal to match 4 bits File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 66
Warning (10229): Verilog HDL Expression warning at pong_controller2.v(83): truncated literal to match 4 bits File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 83
Warning (10229): Verilog HDL Expression warning at pong_controller2.v(92): truncated literal to match 4 bits File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 92
Warning (10229): Verilog HDL Expression warning at pong_controller2.v(101): truncated literal to match 4 bits File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 101
Warning (10229): Verilog HDL Expression warning at pong_controller2.v(110): truncated literal to match 4 bits File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file pong_controller2.v
    Info (12023): Found entity 1: pong_controller2 File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab9.bdf
    Info (12023): Found entity 1: lab9
Info (12021): Found 1 design units, including 1 entities, in source file var_clock.v
    Info (12023): Found entity 1: var_clock File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/var_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pong_game12.v
    Info (12023): Found entity 1: pong_game12 File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: seg7 File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/seg7.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at var_clock.v(8): created implicit net for "mclock50" File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/var_clock.v Line: 8
Info (12127): Elaborating entity "lab9" for the top level hierarchy
Warning (275011): Block or symbol "seg7" of instance "inst1" overlaps another block or symbol
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:inst1"
Info (12128): Elaborating entity "pong_game12" for hierarchy "pong_game12:inst"
Warning (10230): Verilog HDL assignment warning at pong_game12.v(16): truncated value with size 32 to match size of target (4) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 16
Warning (10230): Verilog HDL assignment warning at pong_game12.v(18): truncated value with size 32 to match size of target (4) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at pong_game12.v(15): inferring latch(es) for variable "lscore", which holds its previous value in one or more paths through the always construct File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at pong_game12.v(15): inferring latch(es) for variable "rscore", which holds its previous value in one or more paths through the always construct File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 15
Info (10041): Inferred latch for "rscore[0]" at pong_game12.v(17) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Info (10041): Inferred latch for "rscore[1]" at pong_game12.v(17) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Info (10041): Inferred latch for "rscore[2]" at pong_game12.v(17) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Info (10041): Inferred latch for "rscore[3]" at pong_game12.v(17) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Info (10041): Inferred latch for "lscore[0]" at pong_game12.v(17) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Info (10041): Inferred latch for "lscore[1]" at pong_game12.v(17) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Info (10041): Inferred latch for "lscore[2]" at pong_game12.v(17) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Info (10041): Inferred latch for "lscore[3]" at pong_game12.v(17) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Info (12128): Elaborating entity "var_clock" for hierarchy "pong_game12:inst|var_clock:u0" File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 11
Warning (12125): Using design file counter27.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: counter27 File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/counter27.v Line: 1
Info (12128): Elaborating entity "counter27" for hierarchy "pong_game12:inst|var_clock:u0|counter27:u1" File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/var_clock.v Line: 8
Warning (10230): Verilog HDL assignment warning at counter27.v(15): truncated value with size 32 to match size of target (27) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/counter27.v Line: 15
Info (12128): Elaborating entity "pong12" for hierarchy "pong_game12:inst|pong12:u1" File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 12
Info (12128): Elaborating entity "pong_controller2" for hierarchy "pong_game12:inst|pong_controller2:u2" File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 13
Warning (10230): Verilog HDL assignment warning at pong_controller2.v(9): truncated value with size 9 to match size of target (4) File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 9
Warning (10272): Verilog HDL Case Statement warning at pong_controller2.v(83): case item expression covers a value already covered by a previous case item File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 83
Warning (10272): Verilog HDL Case Statement warning at pong_controller2.v(92): case item expression covers a value already covered by a previous case item File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 92
Warning (10272): Verilog HDL Case Statement warning at pong_controller2.v(101): case item expression covers a value already covered by a previous case item File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 101
Warning (10272): Verilog HDL Case Statement warning at pong_controller2.v(110): case item expression covers a value already covered by a previous case item File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_controller2.v Line: 110
Warning (12020): Port "ordered port 1" on the entity instantiation of "u1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/var_clock.v Line: 8
Warning (12020): Port "ordered port 2" on the entity instantiation of "u1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/var_clock.v Line: 8
Warning (14025): LATCH primitive "pong_game12:inst|lscore[0]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|lscore[1]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|lscore[2]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|lscore[3]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|lscore[0]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|lscore[1]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|lscore[2]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|lscore[3]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|rscore[0]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|rscore[1]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|rscore[2]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (14025): LATCH primitive "pong_game12:inst|rscore[3]" is permanently disabled File: //samba1/sbuddhar/dcengr/Desktop/elen/lab9/pong_game12.v Line: 17
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[0]"
Info (21057): Implemented 38 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 26 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 4740 megabytes
    Info: Processing ended: Fri Jul 26 14:05:04 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:25


