// Seed: 1888238236
macromodule module_0;
  assign id_1[1] = id_1;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    inout wor id_2,
    output wand id_3,
    output supply1 id_4,
    input supply1 id_5
    , id_13,
    input wire id_6,
    output tri id_7,
    input wand id_8,
    output logic id_9,
    output tri id_10,
    output tri0 id_11
);
  always @* begin
    id_2 = id_6 - 1'd0;
    id_9 <= id_13 ^ "";
  end
  module_0();
endmodule
