{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659041888761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659041888762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 17:58:08 2022 " "Processing started: Thu Jul 28 17:58:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659041888762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041888762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cafeteira -c Cafeteira " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cafeteira -c Cafeteira" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041888762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659041889346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659041889346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/cronometro/cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/cronometro/cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cronometro-Behavioral " "Found design unit 1: Cronometro-Behavioral" {  } { { "../Cronometro/CRONOMETRO.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cronometro/CRONOMETRO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cronometro " "Found entity 1: Cronometro" {  } { { "../Cronometro/CRONOMETRO.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cronometro/CRONOMETRO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/pll/pll_intel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/pll/pll_intel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_intel-SYN " "Found design unit 1: pll_intel-SYN" {  } { { "../PLL/PLL_INTEL.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/PLL/PLL_INTEL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906456 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_INTEL " "Found entity 1: PLL_INTEL" {  } { { "../PLL/PLL_INTEL.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/PLL/PLL_INTEL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/processador/processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/processador/processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-Behavioral " "Found design unit 1: Processador-Behavioral" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906460 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/conversord7/tb_conversord7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/conversord7/tb_conversord7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_ConversorD7-Test_Bench " "Found design unit 1: TB_ConversorD7-Test_Bench" {  } { { "../ConversorD7/TB_ConversorD7.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/ConversorD7/TB_ConversorD7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906463 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_ConversorD7 " "Found entity 1: TB_ConversorD7" {  } { { "../ConversorD7/TB_ConversorD7.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/ConversorD7/TB_ConversorD7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/conversord7/conversord7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/conversord7/conversord7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorD7-Behavioral " "Found design unit 1: ConversorD7-Behavioral" {  } { { "../ConversorD7/ConversorD7.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/ConversorD7/ConversorD7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906469 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorD7 " "Found entity 1: ConversorD7" {  } { { "../ConversorD7/ConversorD7.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/ConversorD7/ConversorD7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafeteira.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cafeteira.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cafeteira-Behavioral " "Found design unit 1: Cafeteira-Behavioral" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cafeteira " "Found entity 1: Cafeteira" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659041906475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906475 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../WaterControl/waterControl.vhd " "Can't analyze file -- file ../WaterControl/waterControl.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1659041906480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cafeteira " "Elaborating entity \"Cafeteira\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659041906542 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_rst Cafeteira.vhd(95) " "VHDL Signal Declaration warning at Cafeteira.vhd(95): used implicit default value for signal \"w_rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_clk Cafeteira.vhd(97) " "VHDL Signal Declaration warning at Cafeteira.vhd(97): used implicit default value for signal \"w_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_f_repo Cafeteira.vhd(203) " "VHDL Process Statement warning at Cafeteira.vhd(203): signal \"w_f_repo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_l_cafe Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"o_l_cafe\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_l_cafe_leite Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"o_l_cafe_leite\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_l_mocaccino Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"o_l_mocaccino\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_l_tamanho Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"o_l_tamanho\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_l_acucar Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"o_l_acucar\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_letra_0 Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"w_letra_0\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_letra_1 Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"w_letra_1\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_letra_2 Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"w_letra_2\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_letra_3 Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"w_letra_3\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906545 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_state Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"w_state\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_opt Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"w_opt\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_l_reposicao Cafeteira.vhd(186) " "VHDL Process Statement warning at Cafeteira.vhd(186): inferring latch(es) for signal or variable \"o_l_reposicao\", which holds its previous value in one or more paths through the process" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_acucar Cafeteira.vhd(98) " "Using initial value X (don't care) for net \"w_acucar\" at Cafeteira.vhd(98)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 98 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_tamanho Cafeteira.vhd(99) " "Using initial value X (don't care) for net \"w_tamanho\" at Cafeteira.vhd(99)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_l_reposicao Cafeteira.vhd(186) " "Inferred latch for \"o_l_reposicao\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_opt\[0\] Cafeteira.vhd(186) " "Inferred latch for \"w_opt\[0\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_opt\[1\] Cafeteira.vhd(186) " "Inferred latch for \"w_opt\[1\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_state\[0\] Cafeteira.vhd(186) " "Inferred latch for \"w_state\[0\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_state\[1\] Cafeteira.vhd(186) " "Inferred latch for \"w_state\[1\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_3\[0\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_3\[0\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_3\[1\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_3\[1\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_3\[2\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_3\[2\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_2\[0\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_2\[0\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_2\[1\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_2\[1\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_2\[2\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_2\[2\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_1\[0\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_1\[0\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_1\[1\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_1\[1\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906546 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_1\[2\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_1\[2\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906547 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_0\[0\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_0\[0\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906547 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_0\[1\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_0\[1\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906547 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_letra_0\[2\] Cafeteira.vhd(186) " "Inferred latch for \"w_letra_0\[2\]\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906547 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_l_acucar Cafeteira.vhd(186) " "Inferred latch for \"o_l_acucar\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906547 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_l_tamanho Cafeteira.vhd(186) " "Inferred latch for \"o_l_tamanho\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906547 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_l_mocaccino Cafeteira.vhd(186) " "Inferred latch for \"o_l_mocaccino\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906547 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_l_cafe_leite Cafeteira.vhd(186) " "Inferred latch for \"o_l_cafe_leite\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906547 "|Cafeteira"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_l_cafe Cafeteira.vhd(186) " "Inferred latch for \"o_l_cafe\" at Cafeteira.vhd(186)" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906547 "|Cafeteira"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorD7 ConversorD7:U02 " "Elaborating entity \"ConversorD7\" for hierarchy \"ConversorD7:U02\"" {  } { { "Cafeteira.vhd" "U02" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659041906549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:U06 " "Elaborating entity \"Processador\" for hierarchy \"Processador:U06\"" {  } { { "Cafeteira.vhd" "U06" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659041906555 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_f_pronto Processador.vhd(15) " "VHDL Signal Declaration warning at Processador.vhd(15): used explicit default value for signal \"o_f_pronto\" because signal was never assigned a value" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659041906558 "|Cafeteira|Processador:U06"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_f_preparo Processador.vhd(16) " "VHDL Signal Declaration warning at Processador.vhd(16): used explicit default value for signal \"o_f_preparo\" because signal was never assigned a value" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659041906558 "|Cafeteira|Processador:U06"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_leite Processador.vhd(17) " "VHDL Signal Declaration warning at Processador.vhd(17): used explicit default value for signal \"o_valv_leite\" because signal was never assigned a value" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659041906558 "|Cafeteira|Processador:U06"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_cafe Processador.vhd(18) " "VHDL Signal Declaration warning at Processador.vhd(18): used explicit default value for signal \"o_valv_cafe\" because signal was never assigned a value" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659041906558 "|Cafeteira|Processador:U06"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_chocolate Processador.vhd(19) " "VHDL Signal Declaration warning at Processador.vhd(19): used explicit default value for signal \"o_valv_chocolate\" because signal was never assigned a value" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659041906559 "|Cafeteira|Processador:U06"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_acucar Processador.vhd(20) " "VHDL Signal Declaration warning at Processador.vhd(20): used explicit default value for signal \"o_valv_acucar\" because signal was never assigned a value" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659041906559 "|Cafeteira|Processador:U06"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_agua Processador.vhd(21) " "VHDL Signal Declaration warning at Processador.vhd(21): used explicit default value for signal \"o_valv_agua\" because signal was never assigned a value" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659041906559 "|Cafeteira|Processador:U06"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_f_repo Processador.vhd(22) " "VHDL Signal Declaration warning at Processador.vhd(22): used implicit default value for signal \"o_f_repo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659041906559 "|Cafeteira|Processador:U06"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_start Processador.vhd(30) " "VHDL Signal Declaration warning at Processador.vhd(30): used explicit default value for signal \"w_start\" because signal was never assigned a value" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659041906560 "|Cafeteira|Processador:U06"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_clear Processador.vhd(31) " "VHDL Signal Declaration warning at Processador.vhd(31): used explicit default value for signal \"w_clear\" because signal was never assigned a value" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659041906560 "|Cafeteira|Processador:U06"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cronometro Cronometro:U07 " "Elaborating entity \"Cronometro\" for hierarchy \"Cronometro:U07\"" {  } { { "Cafeteira.vhd" "U07" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659041906576 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "i_valor Processador:U06 28 24 " "Actual width (28) of port \"i_valor\" on instance \"Processador:U06\" is not compatible with the formal port width (24) declared by the instantiated entity" {  } { { "Cafeteira.vhd" "U06" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 156 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1659041906633 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659041906652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659041906826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 28 17:58:26 2022 " "Processing ended: Thu Jul 28 17:58:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659041906826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659041906826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659041906826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659041906826 ""}
