TBIO BEGIN
reg [19:0] is_fpga_input = {4'b1111, 4'b0111, 4'b1111, 4'b1111, 4'b1111};
TBIO END
#10 fpga_input[14] <= 0;
#10 fpga_input[14] <= 1;
#10 fpga_input[14] <= 0;