{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572187596854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572187596854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 21:46:36 2019 " "Processing started: Sun Oct 27 21:46:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572187596854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572187596854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572187596854 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572187597312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572187597801 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572187597801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572187597801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572187597840 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_out ALU.vhd(13) " "VHDL Signal Declaration warning at ALU.vhd(13): used implicit default value for signal \"C_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572187597842 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_out ALU.vhd(14) " "VHDL Signal Declaration warning at ALU.vhd(14): used implicit default value for signal \"ALU_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572187597842 "|ALU"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C_out GND " "Pin \"C_out\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572187598237 "|alu|C_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[0\] GND " "Pin \"ALU_out\[0\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572187598237 "|alu|ALU_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[1\] GND " "Pin \"ALU_out\[1\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572187598237 "|alu|ALU_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[2\] GND " "Pin \"ALU_out\[2\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572187598237 "|alu|ALU_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[3\] GND " "Pin \"ALU_out\[3\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572187598237 "|alu|ALU_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572187598237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572187598492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[0\] " "No output dependent on input pin \"Control\[0\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|Control[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[1\] " "No output dependent on input pin \"Control\[1\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|Control[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[2\] " "No output dependent on input pin \"Control\[2\]\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|Control[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_in " "No output dependent on input pin \"C_in\"" {  } { { "ALU.vhd" "" { Text "D:/Tai lieu dien tu/Projects/Altera-projects/ALU/ALU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572187598553 "|alu|C_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1572187598553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572187598554 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572187598554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572187598554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572187598604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 27 21:46:38 2019 " "Processing ended: Sun Oct 27 21:46:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572187598604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572187598604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572187598604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572187598604 ""}
