#ifdef SIMULATION
#ifndef _KF32A13K_REG_SIMULATION_QEI_H_
#define _KF32A13K_REG_SIMULATION_QEI_H_
#ifdef __cplusplus
extern "C" {
#endif



//--------

#define HWIO_QEI0_CLKC_ADDR  0xF0023100  
#define HWIO_QEI0_CLKC_QEI0_CLKC_DISR_SHFT 0
#define HWIO_QEI0_CLKC_QEI0_CLKC_DISR_MASK 0x00000001
#define HWIO_QEI0_CLKC_QEI0_CLKC_DISS_SHFT 1
#define HWIO_QEI0_CLKC_QEI0_CLKC_DISS_MASK 0x00000002
#define HWIO_QEI0_CLKC_QEI0_CLKC_EDIS_SHFT 2
#define HWIO_QEI0_CLKC_QEI0_CLKC_EDIS_MASK 0x00000004


//--------

#define HWIO_QEI0_INFO_ADDR  0xF0023104  
#define HWIO_QEI0_INFO_QEI0_INFO_MODREV_SHFT 0
#define HWIO_QEI0_INFO_QEI0_INFO_MODREV_MASK 0x000000ff
#define HWIO_QEI0_INFO_QEI0_INFO_MODTYPE_SHFT 8
#define HWIO_QEI0_INFO_QEI0_INFO_MODTYPE_MASK 0x0000ff00
#define HWIO_QEI0_INFO_QEI0_INFO_MODNUM_SHFT 16
#define HWIO_QEI0_INFO_QEI0_INFO_MODNUM_MASK 0xffff0000


//--------

#define HWIO_QEI0_DBG_ADDR  0xF0023108  
#define HWIO_QEI0_DBG_QEI0_DBG_SUS_SHFT 24
#define HWIO_QEI0_DBG_QEI0_DBG_SUS_MASK 0x0f000000
#define HWIO_QEI0_DBG_QEI0_DBG_SUSP_SHFT 28
#define HWIO_QEI0_DBG_QEI0_DBG_SUSP_MASK 0x10000000
#define HWIO_QEI0_DBG_QEI0_DBG_SUSSTA_SHFT 29
#define HWIO_QEI0_DBG_QEI0_DBG_SUSSTA_MASK 0x20000000


//--------

#define HWIO_QEI0_RST0_ADDR  0xF002310C  
#define HWIO_QEI0_RST0_QEI0_RST0_RST_SHFT 0
#define HWIO_QEI0_RST0_QEI0_RST0_RST_MASK 0x00000001
#define HWIO_QEI0_RST0_QEI0_RST0_RSTSTA_SHFT 1
#define HWIO_QEI0_RST0_QEI0_RST0_RSTSTA_MASK 0x00000002


//--------

#define HWIO_QEI0_RST1_ADDR  0xF0023110  
#define HWIO_QEI0_RST1_QEI0_RST1_RST_SHFT 0
#define HWIO_QEI0_RST1_QEI0_RST1_RST_MASK 0x00000001


//--------

#define HWIO_QEI0_RSTCLR_ADDR  0xF0023114  
#define HWIO_QEI0_RSTCLR_QEI0_RSTCLR_CLR_SHFT 0
#define HWIO_QEI0_RSTCLR_QEI0_RSTCLR_CLR_MASK 0x00000001


//--------

#define HWIO_QEI0_ACES0_ADDR  0xF0023118  
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN0_SHFT 0
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN0_MASK 0x00000001
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN1_SHFT 1
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN1_MASK 0x00000002
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN2_SHFT 2
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN2_MASK 0x00000004
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN3_SHFT 3
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN3_MASK 0x00000008
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN4_SHFT 4
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN4_MASK 0x00000010
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN5_SHFT 5
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN5_MASK 0x00000020
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN6_SHFT 6
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN6_MASK 0x00000040
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN7_SHFT 7
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN7_MASK 0x00000080
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN8_SHFT 8
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN8_MASK 0x00000100
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN9_SHFT 9
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN9_MASK 0x00000200
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN10_SHFT 10
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN10_MASK 0x00000400
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN11_SHFT 11
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN11_MASK 0x00000800
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN12_SHFT 12
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN12_MASK 0x00001000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN13_SHFT 13
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN13_MASK 0x00002000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN14_SHFT 14
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN14_MASK 0x00004000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN15_SHFT 15
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN15_MASK 0x00008000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN16_SHFT 16
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN16_MASK 0x00010000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN17_SHFT 17
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN17_MASK 0x00020000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN18_SHFT 18
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN18_MASK 0x00040000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN19_SHFT 19
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN19_MASK 0x00080000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN20_SHFT 20
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN20_MASK 0x00100000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN21_SHFT 21
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN21_MASK 0x00200000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN22_SHFT 22
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN22_MASK 0x00400000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN23_SHFT 23
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN23_MASK 0x00800000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN24_SHFT 24
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN24_MASK 0x01000000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN25_SHFT 25
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN25_MASK 0x02000000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN26_SHFT 26
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN26_MASK 0x04000000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN27_SHFT 27
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN27_MASK 0x08000000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN28_SHFT 28
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN28_MASK 0x10000000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN29_SHFT 29
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN29_MASK 0x20000000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN30_SHFT 30
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN30_MASK 0x40000000
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN31_SHFT 31
#define HWIO_QEI0_ACES0_QEI0_ACES0_EN31_MASK 0x80000000


//--------

#define HWIO_QEI0_ACES1_ADDR  0xF002311C  


//--------

#define HWIO_QEI0_CTL_ADDR  0xF0023120  
#define HWIO_QEI0_CTL_QEI0_CTL_EN_SHFT 0
#define HWIO_QEI0_CTL_QEI0_CTL_EN_MASK 0x00000001
#define HWIO_QEI0_CTL_QEI0_CTL_DIROUT_SHFT 1
#define HWIO_QEI0_CTL_QEI0_CTL_DIROUT_MASK 0x00000002
#define HWIO_QEI0_CTL_QEI0_CTL_INDRES_SHFT 2
#define HWIO_QEI0_CTL_QEI0_CTL_INDRES_MASK 0x00000004
#define HWIO_QEI0_CTL_QEI0_CTL_QEIMOD_SHFT 4
#define HWIO_QEI0_CTL_QEI0_CTL_QEIMOD_MASK 0x00000070
#define HWIO_QEI0_CTL_QEI0_CTL_QEICLK_SHFT 7
#define HWIO_QEI0_CTL_QEI0_CTL_QEICLK_MASK 0x00000180
#define HWIO_QEI0_CTL_QEI0_CTL_LPCLK_SHFT 9
#define HWIO_QEI0_CTL_QEI0_CTL_LPCLK_MASK 0x00000200


//--------

#define HWIO_QEI0_FLTCTL_ADDR  0xF0023124  
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_SWPAB_SHFT 0
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_SWPAB_MASK 0x00000001
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_FLTEN_SHFT 1
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_FLTEN_MASK 0x00000002
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_FLTCK_SHFT 4
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_FLTCK_MASK 0x00000070
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_PHDFEN_SHFT 7
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_PHDFEN_MASK 0x00000080
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_PHFSEL_SHFT 8
#define HWIO_QEI0_FLTCTL_QEI0_FLTCTL_PHFSEL_MASK 0x0003ff00


//--------

#define HWIO_QEI0_CNT_ADDR  0xF0023128  
#define HWIO_QEI0_CNT_QEI0_CNT_CNT_SHFT 0
#define HWIO_QEI0_CNT_QEI0_CNT_CNT_MASK 0x0000ffff


//--------

#define HWIO_QEI0_PPX_ADDR  0xF002312C  
#define HWIO_QEI0_PPX_QEI0_PPX_PPX_SHFT 0
#define HWIO_QEI0_PPX_QEI0_PPX_PPX_MASK 0x0000ffff


//--------

#define HWIO_QEI0_PRSC_ADDR  0xF0023130  
#define HWIO_QEI0_PRSC_QEI0_PRSC_PRSC_SHFT 0
#define HWIO_QEI0_PRSC_QEI0_PRSC_PRSC_MASK 0x0000ffff


//--------

#define HWIO_QEI0_STA_ADDR  0xF0023134  
#define HWIO_QEI0_STA_QEI0_STA_DIROUT_SHFT 0
#define HWIO_QEI0_STA_QEI0_STA_DIROUT_MASK 0x00000001
#define HWIO_QEI0_STA_QEI0_STA_INDEX_SHFT 1
#define HWIO_QEI0_STA_QEI0_STA_INDEX_MASK 0x00000002


//--------

#define HWIO_QEI0_IF_ADDR  0xF0023138  
#define HWIO_QEI0_IF_QEI0_IF_TOIF_SHFT 0
#define HWIO_QEI0_IF_QEI0_IF_TOIF_MASK 0x00000001
#define HWIO_QEI0_IF_QEI0_IF_PHEIF_SHFT 1
#define HWIO_QEI0_IF_QEI0_IF_PHEIF_MASK 0x00000002
#define HWIO_QEI0_IF_QEI0_IF_CNTERRIF_SHFT 2
#define HWIO_QEI0_IF_QEI0_IF_CNTERRIF_MASK 0x00000004


//--------

#define HWIO_QEI0_IE_ADDR  0xF002313C  
#define HWIO_QEI0_IE_QEI0_IE_TOIE_SHFT 0
#define HWIO_QEI0_IE_QEI0_IE_TOIE_MASK 0x00000001
#define HWIO_QEI0_IE_QEI0_IE_PHEIE_SHFT 1
#define HWIO_QEI0_IE_QEI0_IE_PHEIE_MASK 0x00000002
#define HWIO_QEI0_IE_QEI0_IE_CNTERRIE_SHFT 2
#define HWIO_QEI0_IE_QEI0_IE_CNTERRIE_MASK 0x00000004


//--------

#define HWIO_QEI0_IC_ADDR  0xF0023140  
#define HWIO_QEI0_IC_QEI0_IC_TOIC_SHFT 0
#define HWIO_QEI0_IC_QEI0_IC_TOIC_MASK 0x00000001
#define HWIO_QEI0_IC_QEI0_IC_PHEIC_SHFT 1
#define HWIO_QEI0_IC_QEI0_IC_PHEIC_MASK 0x00000002
#define HWIO_QEI0_IC_QEI0_IC_CNTERRIC_SHFT 2
#define HWIO_QEI0_IC_QEI0_IC_CNTERRIC_MASK 0x00000004


//--------

#define HWIO_QEI0_IS_ADDR  0xF0023144  
#define HWIO_QEI0_IS_QEI0_IS_TOIS_SHFT 0
#define HWIO_QEI0_IS_QEI0_IS_TOIS_MASK 0x00000001
#define HWIO_QEI0_IS_QEI0_IS_PHEIS_SHFT 1
#define HWIO_QEI0_IS_QEI0_IS_PHEIS_MASK 0x00000002
#define HWIO_QEI0_IS_QEI0_IS_CNTERRIS_SHFT 2
#define HWIO_QEI0_IS_QEI0_IS_CNTERRIS_MASK 0x00000004


//--------

#define HWIO_QEI1_CLKC_ADDR  0xF0023200  
#define HWIO_QEI1_CLKC_QEI1_CLKC_DISR_SHFT 0
#define HWIO_QEI1_CLKC_QEI1_CLKC_DISR_MASK 0x00000001
#define HWIO_QEI1_CLKC_QEI1_CLKC_DISS_SHFT 1
#define HWIO_QEI1_CLKC_QEI1_CLKC_DISS_MASK 0x00000002
#define HWIO_QEI1_CLKC_QEI1_CLKC_EDIS_SHFT 2
#define HWIO_QEI1_CLKC_QEI1_CLKC_EDIS_MASK 0x00000004


//--------

#define HWIO_QEI1_INFO_ADDR  0xF0023204  
#define HWIO_QEI1_INFO_QEI1_INFO_MODREV_SHFT 0
#define HWIO_QEI1_INFO_QEI1_INFO_MODREV_MASK 0x000000ff
#define HWIO_QEI1_INFO_QEI1_INFO_MODTYPE_SHFT 8
#define HWIO_QEI1_INFO_QEI1_INFO_MODTYPE_MASK 0x0000ff00
#define HWIO_QEI1_INFO_QEI1_INFO_MODNUM_SHFT 16
#define HWIO_QEI1_INFO_QEI1_INFO_MODNUM_MASK 0xffff0000


//--------

#define HWIO_QEI1_DBG_ADDR  0xF0023208  
#define HWIO_QEI1_DBG_QEI1_DBG_SUS_SHFT 24
#define HWIO_QEI1_DBG_QEI1_DBG_SUS_MASK 0x0f000000
#define HWIO_QEI1_DBG_QEI1_DBG_SUSP_SHFT 28
#define HWIO_QEI1_DBG_QEI1_DBG_SUSP_MASK 0x10000000
#define HWIO_QEI1_DBG_QEI1_DBG_SUSSTA_SHFT 29
#define HWIO_QEI1_DBG_QEI1_DBG_SUSSTA_MASK 0x20000000


//--------

#define HWIO_QEI1_RST0_ADDR  0xF002320C  
#define HWIO_QEI1_RST0_QEI1_RST0_RST_SHFT 0
#define HWIO_QEI1_RST0_QEI1_RST0_RST_MASK 0x00000001
#define HWIO_QEI1_RST0_QEI1_RST0_RSTSTA_SHFT 1
#define HWIO_QEI1_RST0_QEI1_RST0_RSTSTA_MASK 0x00000002


//--------

#define HWIO_QEI1_RST1_ADDR  0xF0023210  
#define HWIO_QEI1_RST1_QEI1_RST1_RST_SHFT 0
#define HWIO_QEI1_RST1_QEI1_RST1_RST_MASK 0x00000001


//--------

#define HWIO_QEI1_RSTCLR_ADDR  0xF0023214  
#define HWIO_QEI1_RSTCLR_QEI1_RSTCLR_CLR_SHFT 0
#define HWIO_QEI1_RSTCLR_QEI1_RSTCLR_CLR_MASK 0x00000001


//--------

#define HWIO_QEI1_ACES0_ADDR  0xF0023218  
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN0_SHFT 0
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN0_MASK 0x00000001
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN1_SHFT 1
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN1_MASK 0x00000002
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN2_SHFT 2
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN2_MASK 0x00000004
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN3_SHFT 3
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN3_MASK 0x00000008
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN4_SHFT 4
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN4_MASK 0x00000010
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN5_SHFT 5
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN5_MASK 0x00000020
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN6_SHFT 6
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN6_MASK 0x00000040
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN7_SHFT 7
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN7_MASK 0x00000080
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN8_SHFT 8
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN8_MASK 0x00000100
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN9_SHFT 9
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN9_MASK 0x00000200
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN10_SHFT 10
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN10_MASK 0x00000400
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN11_SHFT 11
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN11_MASK 0x00000800
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN12_SHFT 12
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN12_MASK 0x00001000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN13_SHFT 13
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN13_MASK 0x00002000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN14_SHFT 14
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN14_MASK 0x00004000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN15_SHFT 15
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN15_MASK 0x00008000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN16_SHFT 16
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN16_MASK 0x00010000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN17_SHFT 17
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN17_MASK 0x00020000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN18_SHFT 18
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN18_MASK 0x00040000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN19_SHFT 19
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN19_MASK 0x00080000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN20_SHFT 20
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN20_MASK 0x00100000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN21_SHFT 21
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN21_MASK 0x00200000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN22_SHFT 22
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN22_MASK 0x00400000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN23_SHFT 23
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN23_MASK 0x00800000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN24_SHFT 24
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN24_MASK 0x01000000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN25_SHFT 25
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN25_MASK 0x02000000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN26_SHFT 26
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN26_MASK 0x04000000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN27_SHFT 27
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN27_MASK 0x08000000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN28_SHFT 28
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN28_MASK 0x10000000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN29_SHFT 29
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN29_MASK 0x20000000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN30_SHFT 30
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN30_MASK 0x40000000
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN31_SHFT 31
#define HWIO_QEI1_ACES0_QEI1_ACES0_EN31_MASK 0x80000000


//--------

#define HWIO_QEI1_ACES1_ADDR  0xF002321C  


//--------

#define HWIO_QEI1_CTL_ADDR  0xF0023220  
#define HWIO_QEI1_CTL_QEI1_CTL_EN_SHFT 0
#define HWIO_QEI1_CTL_QEI1_CTL_EN_MASK 0x00000001
#define HWIO_QEI1_CTL_QEI1_CTL_DIROUT_SHFT 1
#define HWIO_QEI1_CTL_QEI1_CTL_DIROUT_MASK 0x00000002
#define HWIO_QEI1_CTL_QEI1_CTL_INDRES_SHFT 2
#define HWIO_QEI1_CTL_QEI1_CTL_INDRES_MASK 0x00000004
#define HWIO_QEI1_CTL_QEI1_CTL_QEIMOD_SHFT 4
#define HWIO_QEI1_CTL_QEI1_CTL_QEIMOD_MASK 0x00000070
#define HWIO_QEI1_CTL_QEI1_CTL_QEICLK_SHFT 7
#define HWIO_QEI1_CTL_QEI1_CTL_QEICLK_MASK 0x00000180
#define HWIO_QEI1_CTL_QEI1_CTL_LPCLK_SHFT 9
#define HWIO_QEI1_CTL_QEI1_CTL_LPCLK_MASK 0x00000200


//--------

#define HWIO_QEI1_FLTCTL_ADDR  0xF0023224  
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_SWPAB_SHFT 0
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_SWPAB_MASK 0x00000001
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_FLTEN_SHFT 1
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_FLTEN_MASK 0x00000002
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_FLTCK_SHFT 4
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_FLTCK_MASK 0x00000070
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_PHDFEN_SHFT 7
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_PHDFEN_MASK 0x00000080
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_PHFSEL_SHFT 8
#define HWIO_QEI1_FLTCTL_QEI1_FLTCTL_PHFSEL_MASK 0x0003ff00


//--------

#define HWIO_QEI1_CNT_ADDR  0xF0023228  
#define HWIO_QEI1_CNT_QEI1_CNT_CNT_SHFT 0
#define HWIO_QEI1_CNT_QEI1_CNT_CNT_MASK 0x0000ffff


//--------

#define HWIO_QEI1_PPX_ADDR  0xF002322C  
#define HWIO_QEI1_PPX_QEI1_PPX_PPX_SHFT 0
#define HWIO_QEI1_PPX_QEI1_PPX_PPX_MASK 0x0000ffff


//--------

#define HWIO_QEI1_PRSC_ADDR  0xF0023230  
#define HWIO_QEI1_PRSC_QEI1_PRSC_PRSC_SHFT 0
#define HWIO_QEI1_PRSC_QEI1_PRSC_PRSC_MASK 0x0000ffff


//--------

#define HWIO_QEI1_STA_ADDR  0xF0023234  
#define HWIO_QEI1_STA_QEI1_STA_DIROUT_SHFT 0
#define HWIO_QEI1_STA_QEI1_STA_DIROUT_MASK 0x00000001
#define HWIO_QEI1_STA_QEI1_STA_INDEX_SHFT 1
#define HWIO_QEI1_STA_QEI1_STA_INDEX_MASK 0x00000002


//--------

#define HWIO_QEI1_IF_ADDR  0xF0023238  
#define HWIO_QEI1_IF_QEI1_IF_TOIF_SHFT 0
#define HWIO_QEI1_IF_QEI1_IF_TOIF_MASK 0x00000001
#define HWIO_QEI1_IF_QEI1_IF_PHEIF_SHFT 1
#define HWIO_QEI1_IF_QEI1_IF_PHEIF_MASK 0x00000002
#define HWIO_QEI1_IF_QEI1_IF_CNTERRIF_SHFT 2
#define HWIO_QEI1_IF_QEI1_IF_CNTERRIF_MASK 0x00000004


//--------

#define HWIO_QEI1_IE_ADDR  0xF002323C  
#define HWIO_QEI1_IE_QEI1_IE_TOIE_SHFT 0
#define HWIO_QEI1_IE_QEI1_IE_TOIE_MASK 0x00000001
#define HWIO_QEI1_IE_QEI1_IE_PHEIE_SHFT 1
#define HWIO_QEI1_IE_QEI1_IE_PHEIE_MASK 0x00000002
#define HWIO_QEI1_IE_QEI1_IE_CNTERRIE_SHFT 2
#define HWIO_QEI1_IE_QEI1_IE_CNTERRIE_MASK 0x00000004


//--------

#define HWIO_QEI1_IC_ADDR  0xF0023240  
#define HWIO_QEI1_IC_QEI1_IC_TOIC_SHFT 0
#define HWIO_QEI1_IC_QEI1_IC_TOIC_MASK 0x00000001
#define HWIO_QEI1_IC_QEI1_IC_PHEIC_SHFT 1
#define HWIO_QEI1_IC_QEI1_IC_PHEIC_MASK 0x00000002
#define HWIO_QEI1_IC_QEI1_IC_CNTERRIC_SHFT 2
#define HWIO_QEI1_IC_QEI1_IC_CNTERRIC_MASK 0x00000004


//--------

#define HWIO_QEI1_IS_ADDR  0xF0023244  
#define HWIO_QEI1_IS_QEI1_IS_TOIS_SHFT 0
#define HWIO_QEI1_IS_QEI1_IS_TOIS_MASK 0x00000001
#define HWIO_QEI1_IS_QEI1_IS_PHEIS_SHFT 1
#define HWIO_QEI1_IS_QEI1_IS_PHEIS_MASK 0x00000002
#define HWIO_QEI1_IS_QEI1_IS_CNTERRIS_SHFT 2
#define HWIO_QEI1_IS_QEI1_IS_CNTERRIS_MASK 0x00000004


//--------

#define HWIO_QEI2_CLKC_ADDR  0xF0023300  
#define HWIO_QEI2_CLKC_QEI2_CLKC_DISR_SHFT 0
#define HWIO_QEI2_CLKC_QEI2_CLKC_DISR_MASK 0x00000001
#define HWIO_QEI2_CLKC_QEI2_CLKC_DISS_SHFT 1
#define HWIO_QEI2_CLKC_QEI2_CLKC_DISS_MASK 0x00000002
#define HWIO_QEI2_CLKC_QEI2_CLKC_EDIS_SHFT 2
#define HWIO_QEI2_CLKC_QEI2_CLKC_EDIS_MASK 0x00000004


//--------

#define HWIO_QEI2_INFO_ADDR  0xF0023304  
#define HWIO_QEI2_INFO_QEI2_INFO_MODREV_SHFT 0
#define HWIO_QEI2_INFO_QEI2_INFO_MODREV_MASK 0x000000ff
#define HWIO_QEI2_INFO_QEI2_INFO_MODTYPE_SHFT 8
#define HWIO_QEI2_INFO_QEI2_INFO_MODTYPE_MASK 0x0000ff00
#define HWIO_QEI2_INFO_QEI2_INFO_MODNUM_SHFT 16
#define HWIO_QEI2_INFO_QEI2_INFO_MODNUM_MASK 0xffff0000


//--------

#define HWIO_QEI2_DBG_ADDR  0xF0023308  
#define HWIO_QEI2_DBG_QEI2_DBG_SUS_SHFT 24
#define HWIO_QEI2_DBG_QEI2_DBG_SUS_MASK 0x0f000000
#define HWIO_QEI2_DBG_QEI2_DBG_SUSP_SHFT 28
#define HWIO_QEI2_DBG_QEI2_DBG_SUSP_MASK 0x10000000
#define HWIO_QEI2_DBG_QEI2_DBG_SUSSTA_SHFT 29
#define HWIO_QEI2_DBG_QEI2_DBG_SUSSTA_MASK 0x20000000


//--------

#define HWIO_QEI2_RST0_ADDR  0xF002330C  
#define HWIO_QEI2_RST0_QEI2_RST0_RST_SHFT 0
#define HWIO_QEI2_RST0_QEI2_RST0_RST_MASK 0x00000001
#define HWIO_QEI2_RST0_QEI2_RST0_RSTSTA_SHFT 1
#define HWIO_QEI2_RST0_QEI2_RST0_RSTSTA_MASK 0x00000002


//--------

#define HWIO_QEI2_RST1_ADDR  0xF0023310  
#define HWIO_QEI2_RST1_QEI2_RST1_RST_SHFT 0
#define HWIO_QEI2_RST1_QEI2_RST1_RST_MASK 0x00000001


//--------

#define HWIO_QEI2_RSTCLR_ADDR  0xF0023314  
#define HWIO_QEI2_RSTCLR_QEI2_RSTCLR_CLR_SHFT 0
#define HWIO_QEI2_RSTCLR_QEI2_RSTCLR_CLR_MASK 0x00000001


//--------

#define HWIO_QEI2_ACES0_ADDR  0xF0023318  
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN0_SHFT 0
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN0_MASK 0x00000001
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN1_SHFT 1
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN1_MASK 0x00000002
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN2_SHFT 2
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN2_MASK 0x00000004
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN3_SHFT 3
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN3_MASK 0x00000008
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN4_SHFT 4
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN4_MASK 0x00000010
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN5_SHFT 5
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN5_MASK 0x00000020
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN6_SHFT 6
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN6_MASK 0x00000040
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN7_SHFT 7
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN7_MASK 0x00000080
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN8_SHFT 8
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN8_MASK 0x00000100
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN9_SHFT 9
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN9_MASK 0x00000200
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN10_SHFT 10
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN10_MASK 0x00000400
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN11_SHFT 11
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN11_MASK 0x00000800
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN12_SHFT 12
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN12_MASK 0x00001000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN13_SHFT 13
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN13_MASK 0x00002000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN14_SHFT 14
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN14_MASK 0x00004000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN15_SHFT 15
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN15_MASK 0x00008000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN16_SHFT 16
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN16_MASK 0x00010000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN17_SHFT 17
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN17_MASK 0x00020000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN18_SHFT 18
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN18_MASK 0x00040000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN19_SHFT 19
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN19_MASK 0x00080000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN20_SHFT 20
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN20_MASK 0x00100000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN21_SHFT 21
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN21_MASK 0x00200000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN22_SHFT 22
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN22_MASK 0x00400000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN23_SHFT 23
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN23_MASK 0x00800000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN24_SHFT 24
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN24_MASK 0x01000000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN25_SHFT 25
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN25_MASK 0x02000000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN26_SHFT 26
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN26_MASK 0x04000000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN27_SHFT 27
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN27_MASK 0x08000000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN28_SHFT 28
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN28_MASK 0x10000000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN29_SHFT 29
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN29_MASK 0x20000000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN30_SHFT 30
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN30_MASK 0x40000000
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN31_SHFT 31
#define HWIO_QEI2_ACES0_QEI2_ACES0_EN31_MASK 0x80000000


//--------

#define HWIO_QEI2_ACES1_ADDR  0xF002331C  


//--------

#define HWIO_QEI2_CTL_ADDR  0xF0023320  
#define HWIO_QEI2_CTL_QEI2_CTL_EN_SHFT 0
#define HWIO_QEI2_CTL_QEI2_CTL_EN_MASK 0x00000001
#define HWIO_QEI2_CTL_QEI2_CTL_DIROUT_SHFT 1
#define HWIO_QEI2_CTL_QEI2_CTL_DIROUT_MASK 0x00000002
#define HWIO_QEI2_CTL_QEI2_CTL_INDRES_SHFT 2
#define HWIO_QEI2_CTL_QEI2_CTL_INDRES_MASK 0x00000004
#define HWIO_QEI2_CTL_QEI2_CTL_QEIMOD_SHFT 4
#define HWIO_QEI2_CTL_QEI2_CTL_QEIMOD_MASK 0x00000070
#define HWIO_QEI2_CTL_QEI2_CTL_QEICLK_SHFT 7
#define HWIO_QEI2_CTL_QEI2_CTL_QEICLK_MASK 0x00000180
#define HWIO_QEI2_CTL_QEI2_CTL_LPCLK_SHFT 9
#define HWIO_QEI2_CTL_QEI2_CTL_LPCLK_MASK 0x00000200


//--------

#define HWIO_QEI2_FLTCTL_ADDR  0xF0023324  
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_SWPAB_SHFT 0
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_SWPAB_MASK 0x00000001
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_FLTEN_SHFT 1
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_FLTEN_MASK 0x00000002
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_FLTCK_SHFT 4
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_FLTCK_MASK 0x00000070
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_PHDFEN_SHFT 7
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_PHDFEN_MASK 0x00000080
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_PHFSEL_SHFT 8
#define HWIO_QEI2_FLTCTL_QEI2_FLTCTL_PHFSEL_MASK 0x0003ff00


//--------

#define HWIO_QEI2_CNT_ADDR  0xF0023328  
#define HWIO_QEI2_CNT_QEI2_CNT_CNT_SHFT 0
#define HWIO_QEI2_CNT_QEI2_CNT_CNT_MASK 0x0000ffff


//--------

#define HWIO_QEI2_PPX_ADDR  0xF002332C  
#define HWIO_QEI2_PPX_QEI2_PPX_PPX_SHFT 0
#define HWIO_QEI2_PPX_QEI2_PPX_PPX_MASK 0x0000ffff


//--------

#define HWIO_QEI2_PRSC_ADDR  0xF0023330  
#define HWIO_QEI2_PRSC_QEI2_PRSC_PRSC_SHFT 0
#define HWIO_QEI2_PRSC_QEI2_PRSC_PRSC_MASK 0x0000ffff


//--------

#define HWIO_QEI2_STA_ADDR  0xF0023334  
#define HWIO_QEI2_STA_QEI2_STA_DIROUT_SHFT 0
#define HWIO_QEI2_STA_QEI2_STA_DIROUT_MASK 0x00000001
#define HWIO_QEI2_STA_QEI2_STA_INDEX_SHFT 1
#define HWIO_QEI2_STA_QEI2_STA_INDEX_MASK 0x00000002


//--------

#define HWIO_QEI2_IF_ADDR  0xF0023338  
#define HWIO_QEI2_IF_QEI2_IF_TOIF_SHFT 0
#define HWIO_QEI2_IF_QEI2_IF_TOIF_MASK 0x00000001
#define HWIO_QEI2_IF_QEI2_IF_PHEIF_SHFT 1
#define HWIO_QEI2_IF_QEI2_IF_PHEIF_MASK 0x00000002
#define HWIO_QEI2_IF_QEI2_IF_CNTERRIF_SHFT 2
#define HWIO_QEI2_IF_QEI2_IF_CNTERRIF_MASK 0x00000004


//--------

#define HWIO_QEI2_IE_ADDR  0xF002333C  
#define HWIO_QEI2_IE_QEI2_IE_TOIE_SHFT 0
#define HWIO_QEI2_IE_QEI2_IE_TOIE_MASK 0x00000001
#define HWIO_QEI2_IE_QEI2_IE_PHEIE_SHFT 1
#define HWIO_QEI2_IE_QEI2_IE_PHEIE_MASK 0x00000002
#define HWIO_QEI2_IE_QEI2_IE_CNTERRIE_SHFT 2
#define HWIO_QEI2_IE_QEI2_IE_CNTERRIE_MASK 0x00000004


//--------

#define HWIO_QEI2_IC_ADDR  0xF0023340  
#define HWIO_QEI2_IC_QEI2_IC_TOIC_SHFT 0
#define HWIO_QEI2_IC_QEI2_IC_TOIC_MASK 0x00000001
#define HWIO_QEI2_IC_QEI2_IC_PHEIC_SHFT 1
#define HWIO_QEI2_IC_QEI2_IC_PHEIC_MASK 0x00000002
#define HWIO_QEI2_IC_QEI2_IC_CNTERRIC_SHFT 2
#define HWIO_QEI2_IC_QEI2_IC_CNTERRIC_MASK 0x00000004
#define HWIO_QEI2_IS_ADDR  0xF0023344  
#define HWIO_QEI2_IS_QEI2_IS_TOIS_SHFT 0
#define HWIO_QEI2_IS_QEI2_IS_TOIS_MASK 0x00000001
#define HWIO_QEI2_IS_QEI2_IS_PHEIS_SHFT 1
#define HWIO_QEI2_IS_QEI2_IS_PHEIS_MASK 0x00000002
#define HWIO_QEI2_IS_QEI2_IS_CNTERRIS_SHFT 2
#define HWIO_QEI2_IS_QEI2_IS_CNTERRIS_MASK 0x00000004


#ifdef __cplusplus
}
#endif
#endif
#endif
