<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p924" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_924{left:542px;bottom:68px;letter-spacing:0.1px;}
#t2_924{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_924{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_924{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_924{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_924{left:359px;bottom:585px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_924{left:69px;bottom:450px;letter-spacing:0.13px;}
#t8_924{left:69px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#t9_924{left:69px;bottom:412px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_924{left:69px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_924{left:69px;bottom:373px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tc_924{left:69px;bottom:356px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#td_924{left:69px;bottom:339px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_924{left:69px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tf_924{left:69px;bottom:299px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tg_924{left:69px;bottom:283px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#th_924{left:69px;bottom:260px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_924{left:69px;bottom:243px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#tj_924{left:69px;bottom:226px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tk_924{left:69px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tl_924{left:69px;bottom:186px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_924{left:69px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_924{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#to_924{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tp_924{left:331px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.08px;}
#tq_924{left:331px;bottom:1050px;letter-spacing:-0.18px;}
#tr_924{left:377px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.07px;}
#ts_924{left:377px;bottom:1050px;letter-spacing:-0.14px;}
#tt_924{left:377px;bottom:1034px;letter-spacing:-0.14px;}
#tu_924{left:451px;bottom:1065px;letter-spacing:-0.12px;}
#tv_924{left:451px;bottom:1050px;letter-spacing:-0.11px;}
#tw_924{left:451px;bottom:1034px;letter-spacing:-0.12px;}
#tx_924{left:535px;bottom:1065px;letter-spacing:-0.13px;}
#ty_924{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_924{left:74px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t10_924{left:331px;bottom:1011px;}
#t11_924{left:377px;bottom:1011px;letter-spacing:-0.18px;}
#t12_924{left:451px;bottom:1011px;letter-spacing:-0.14px;}
#t13_924{left:535px;bottom:1011px;letter-spacing:-0.11px;}
#t14_924{left:535px;bottom:995px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t15_924{left:535px;bottom:978px;letter-spacing:-0.13px;}
#t16_924{left:74px;bottom:955px;letter-spacing:-0.12px;}
#t17_924{left:74px;bottom:938px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_924{left:331px;bottom:955px;}
#t19_924{left:377px;bottom:955px;letter-spacing:-0.18px;}
#t1a_924{left:451px;bottom:955px;letter-spacing:-0.16px;}
#t1b_924{left:535px;bottom:955px;letter-spacing:-0.11px;}
#t1c_924{left:535px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1d_924{left:535px;bottom:921px;letter-spacing:-0.13px;}
#t1e_924{left:74px;bottom:898px;letter-spacing:-0.12px;}
#t1f_924{left:74px;bottom:881px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1g_924{left:331px;bottom:898px;}
#t1h_924{left:377px;bottom:898px;letter-spacing:-0.18px;}
#t1i_924{left:451px;bottom:898px;letter-spacing:-0.16px;}
#t1j_924{left:535px;bottom:898px;letter-spacing:-0.11px;}
#t1k_924{left:535px;bottom:881px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1l_924{left:535px;bottom:865px;letter-spacing:-0.14px;}
#t1m_924{left:74px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_924{left:74px;bottom:825px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_924{left:74px;bottom:808px;letter-spacing:-0.15px;}
#t1p_924{left:331px;bottom:842px;}
#t1q_924{left:377px;bottom:842px;letter-spacing:-0.15px;}
#t1r_924{left:451px;bottom:842px;letter-spacing:-0.16px;}
#t1s_924{left:451px;bottom:825px;letter-spacing:-0.15px;}
#t1t_924{left:535px;bottom:842px;letter-spacing:-0.11px;}
#t1u_924{left:535px;bottom:825px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1v_924{left:535px;bottom:808px;letter-spacing:-0.12px;}
#t1w_924{left:535px;bottom:791px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_924{left:74px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_924{left:74px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_924{left:74px;bottom:735px;letter-spacing:-0.15px;}
#t20_924{left:331px;bottom:768px;}
#t21_924{left:377px;bottom:768px;letter-spacing:-0.15px;}
#t22_924{left:451px;bottom:768px;letter-spacing:-0.16px;}
#t23_924{left:451px;bottom:752px;letter-spacing:-0.15px;}
#t24_924{left:535px;bottom:768px;letter-spacing:-0.11px;}
#t25_924{left:535px;bottom:752px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t26_924{left:535px;bottom:735px;letter-spacing:-0.13px;}
#t27_924{left:535px;bottom:718px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_924{left:74px;bottom:695px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_924{left:74px;bottom:678px;letter-spacing:-0.12px;}
#t2a_924{left:74px;bottom:661px;letter-spacing:-0.14px;}
#t2b_924{left:331px;bottom:695px;}
#t2c_924{left:377px;bottom:695px;letter-spacing:-0.18px;}
#t2d_924{left:451px;bottom:695px;letter-spacing:-0.16px;}
#t2e_924{left:535px;bottom:695px;letter-spacing:-0.11px;}
#t2f_924{left:535px;bottom:678px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#t2g_924{left:535px;bottom:661px;letter-spacing:-0.12px;}
#t2h_924{left:535px;bottom:645px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_924{left:88px;bottom:564px;letter-spacing:-0.14px;}
#t2j_924{left:153px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2k_924{left:275px;bottom:564px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2l_924{left:431px;bottom:564px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2m_924{left:587px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2n_924{left:741px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2o_924{left:102px;bottom:539px;}
#t2p_924{left:176px;bottom:539px;letter-spacing:-0.15px;}
#t2q_924{left:258px;bottom:539px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_924{left:422px;bottom:539px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_924{left:608px;bottom:539px;letter-spacing:-0.11px;}
#t2t_924{left:762px;bottom:539px;letter-spacing:-0.12px;}
#t2u_924{left:102px;bottom:515px;}
#t2v_924{left:176px;bottom:515px;letter-spacing:-0.17px;}
#t2w_924{left:264px;bottom:515px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_924{left:427px;bottom:515px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2y_924{left:578px;bottom:515px;letter-spacing:-0.12px;}
#t2z_924{left:762px;bottom:515px;letter-spacing:-0.12px;}
#t30_924{left:103px;bottom:490px;}
#t31_924{left:177px;bottom:490px;letter-spacing:-0.1px;}
#t32_924{left:264px;bottom:490px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t33_924{left:423px;bottom:490px;letter-spacing:-0.12px;}
#t34_924{left:578px;bottom:490px;letter-spacing:-0.12px;}
#t35_924{left:762px;bottom:490px;letter-spacing:-0.12px;}

.s1_924{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_924{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_924{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_924{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_924{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_924{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_924{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts924" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg924Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg924" style="-webkit-user-select: none;"><object width="935" height="1210" data="924/924.svg" type="image/svg+xml" id="pdf924" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_924" class="t s1_924">DIVPS—Divide Packed Single Precision Floating-Point Values </span>
<span id="t2_924" class="t s2_924">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_924" class="t s1_924">3-328 </span><span id="t4_924" class="t s1_924">Vol. 2A </span>
<span id="t5_924" class="t s3_924">DIVPS—Divide Packed Single Precision Floating-Point Values </span>
<span id="t6_924" class="t s4_924">Instruction Operand Encoding </span>
<span id="t7_924" class="t s4_924">Description </span>
<span id="t8_924" class="t s5_924">Performs a SIMD divide of the four, eight or sixteen packed single precision floating-point values in the first source </span>
<span id="t9_924" class="t s5_924">operand (the second operand) by the four, eight or sixteen packed single precision floating-point values in the </span>
<span id="ta_924" class="t s5_924">second source operand (the third operand). Results are written to the destination operand (the first operand). </span>
<span id="tb_924" class="t s5_924">EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second </span>
<span id="tc_924" class="t s5_924">source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector </span>
<span id="td_924" class="t s5_924">broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally </span>
<span id="te_924" class="t s5_924">updated with writemask k1. </span>
<span id="tf_924" class="t s5_924">VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM </span>
<span id="tg_924" class="t s5_924">register or a 256-bit memory location. The destination operand is a YMM register. </span>
<span id="th_924" class="t s5_924">VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM </span>
<span id="ti_924" class="t s5_924">register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAXVL-1:128) of </span>
<span id="tj_924" class="t s5_924">the corresponding ZMM register destination are zeroed. </span>
<span id="tk_924" class="t s5_924">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tl_924" class="t s5_924">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="tm_924" class="t s5_924">ZMM register destination are unmodified. </span>
<span id="tn_924" class="t s6_924">Opcode/ </span>
<span id="to_924" class="t s6_924">Instruction </span>
<span id="tp_924" class="t s6_924">Op / </span>
<span id="tq_924" class="t s6_924">En </span>
<span id="tr_924" class="t s6_924">64/32 bit </span>
<span id="ts_924" class="t s6_924">Mode </span>
<span id="tt_924" class="t s6_924">Support </span>
<span id="tu_924" class="t s6_924">CPUID </span>
<span id="tv_924" class="t s6_924">Feature </span>
<span id="tw_924" class="t s6_924">Flag </span>
<span id="tx_924" class="t s6_924">Description </span>
<span id="ty_924" class="t s7_924">NP 0F 5E /r </span>
<span id="tz_924" class="t s7_924">DIVPS xmm1, xmm2/m128 </span>
<span id="t10_924" class="t s7_924">A </span><span id="t11_924" class="t s7_924">V/V </span><span id="t12_924" class="t s7_924">SSE </span><span id="t13_924" class="t s7_924">Divide packed single precision floating-point values in </span>
<span id="t14_924" class="t s7_924">xmm1 by packed single precision floating-point values </span>
<span id="t15_924" class="t s7_924">in xmm2/mem. </span>
<span id="t16_924" class="t s7_924">VEX.128.0F.WIG 5E /r </span>
<span id="t17_924" class="t s7_924">VDIVPS xmm1, xmm2, xmm3/m128 </span>
<span id="t18_924" class="t s7_924">B </span><span id="t19_924" class="t s7_924">V/V </span><span id="t1a_924" class="t s7_924">AVX </span><span id="t1b_924" class="t s7_924">Divide packed single precision floating-point values in </span>
<span id="t1c_924" class="t s7_924">xmm2 by packed single precision floating-point values </span>
<span id="t1d_924" class="t s7_924">in xmm3/mem. </span>
<span id="t1e_924" class="t s7_924">VEX.256.0F.WIG 5E /r </span>
<span id="t1f_924" class="t s7_924">VDIVPS ymm1, ymm2, ymm3/m256 </span>
<span id="t1g_924" class="t s7_924">B </span><span id="t1h_924" class="t s7_924">V/V </span><span id="t1i_924" class="t s7_924">AVX </span><span id="t1j_924" class="t s7_924">Divide packed single precision floating-point values in </span>
<span id="t1k_924" class="t s7_924">ymm2 by packed single precision floating-point values </span>
<span id="t1l_924" class="t s7_924">in ymm3/mem. </span>
<span id="t1m_924" class="t s7_924">EVEX.128.0F.W0 5E /r </span>
<span id="t1n_924" class="t s7_924">VDIVPS xmm1 {k1}{z}, xmm2, </span>
<span id="t1o_924" class="t s7_924">xmm3/m128/m32bcst </span>
<span id="t1p_924" class="t s7_924">C </span><span id="t1q_924" class="t s7_924">V/V </span><span id="t1r_924" class="t s7_924">AVX512VL </span>
<span id="t1s_924" class="t s7_924">AVX512F </span>
<span id="t1t_924" class="t s7_924">Divide packed single precision floating-point values in </span>
<span id="t1u_924" class="t s7_924">xmm2 by packed single precision floating-point values </span>
<span id="t1v_924" class="t s7_924">in xmm3/m128/m32bcst and write results to xmm1 </span>
<span id="t1w_924" class="t s7_924">subject to writemask k1. </span>
<span id="t1x_924" class="t s7_924">EVEX.256.0F.W0 5E /r </span>
<span id="t1y_924" class="t s7_924">VDIVPS ymm1 {k1}{z}, ymm2, </span>
<span id="t1z_924" class="t s7_924">ymm3/m256/m32bcst </span>
<span id="t20_924" class="t s7_924">C </span><span id="t21_924" class="t s7_924">V/V </span><span id="t22_924" class="t s7_924">AVX512VL </span>
<span id="t23_924" class="t s7_924">AVX512F </span>
<span id="t24_924" class="t s7_924">Divide packed single precision floating-point values in </span>
<span id="t25_924" class="t s7_924">ymm2 by packed single precision floating-point values </span>
<span id="t26_924" class="t s7_924">in ymm3/m256/m32bcst and write results to ymm1 </span>
<span id="t27_924" class="t s7_924">subject to writemask k1. </span>
<span id="t28_924" class="t s7_924">EVEX.512.0F.W0 5E /r </span>
<span id="t29_924" class="t s7_924">VDIVPS zmm1 {k1}{z}, zmm2, </span>
<span id="t2a_924" class="t s7_924">zmm3/m512/m32bcst{er} </span>
<span id="t2b_924" class="t s7_924">C </span><span id="t2c_924" class="t s7_924">V/V </span><span id="t2d_924" class="t s7_924">AVX512F </span><span id="t2e_924" class="t s7_924">Divide packed single precision floating-point values in </span>
<span id="t2f_924" class="t s7_924">zmm2 by packed single precision floating-point values </span>
<span id="t2g_924" class="t s7_924">in zmm3/m512/m32bcst and write results to zmm1 </span>
<span id="t2h_924" class="t s7_924">subject to writemask k1. </span>
<span id="t2i_924" class="t s6_924">Op/En </span><span id="t2j_924" class="t s6_924">Tuple Type </span><span id="t2k_924" class="t s6_924">Operand 1 </span><span id="t2l_924" class="t s6_924">Operand 2 </span><span id="t2m_924" class="t s6_924">Operand 3 </span><span id="t2n_924" class="t s6_924">Operand 4 </span>
<span id="t2o_924" class="t s7_924">A </span><span id="t2p_924" class="t s7_924">N/A </span><span id="t2q_924" class="t s7_924">ModRM:reg (r, w) </span><span id="t2r_924" class="t s7_924">ModRM:r/m (r) </span><span id="t2s_924" class="t s7_924">N/A </span><span id="t2t_924" class="t s7_924">N/A </span>
<span id="t2u_924" class="t s7_924">B </span><span id="t2v_924" class="t s7_924">N/A </span><span id="t2w_924" class="t s7_924">ModRM:reg (w) </span><span id="t2x_924" class="t s7_924">VEX.vvvv (r) </span><span id="t2y_924" class="t s7_924">ModRM:r/m (r) </span><span id="t2z_924" class="t s7_924">N/A </span>
<span id="t30_924" class="t s7_924">C </span><span id="t31_924" class="t s7_924">Full </span><span id="t32_924" class="t s7_924">ModRM:reg (w) </span><span id="t33_924" class="t s7_924">EVEX.vvvv (r) </span><span id="t34_924" class="t s7_924">ModRM:r/m (r) </span><span id="t35_924" class="t s7_924">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
