
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cp_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004027d8 <.init>:
  4027d8:	stp	x29, x30, [sp, #-16]!
  4027dc:	mov	x29, sp
  4027e0:	bl	403050 <__fxstatat@plt+0x60>
  4027e4:	ldp	x29, x30, [sp], #16
  4027e8:	ret

Disassembly of section .plt:

00000000004027f0 <mbrtowc@plt-0x20>:
  4027f0:	stp	x16, x30, [sp, #-16]!
  4027f4:	adrp	x16, 430000 <__fxstatat@plt+0x2d010>
  4027f8:	ldr	x17, [x16, #4088]
  4027fc:	add	x16, x16, #0xff8
  402800:	br	x17
  402804:	nop
  402808:	nop
  40280c:	nop

0000000000402810 <mbrtowc@plt>:
  402810:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402814:	ldr	x17, [x16]
  402818:	add	x16, x16, #0x0
  40281c:	br	x17

0000000000402820 <memcpy@plt>:
  402820:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402824:	ldr	x17, [x16, #8]
  402828:	add	x16, x16, #0x8
  40282c:	br	x17

0000000000402830 <_exit@plt>:
  402830:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402834:	ldr	x17, [x16, #16]
  402838:	add	x16, x16, #0x10
  40283c:	br	x17

0000000000402840 <strlen@plt>:
  402840:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402844:	ldr	x17, [x16, #24]
  402848:	add	x16, x16, #0x18
  40284c:	br	x17

0000000000402850 <acl_set_fd@plt>:
  402850:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402854:	ldr	x17, [x16, #32]
  402858:	add	x16, x16, #0x20
  40285c:	br	x17

0000000000402860 <exit@plt>:
  402860:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402864:	ldr	x17, [x16, #40]
  402868:	add	x16, x16, #0x28
  40286c:	br	x17

0000000000402870 <error@plt>:
  402870:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402874:	ldr	x17, [x16, #48]
  402878:	add	x16, x16, #0x30
  40287c:	br	x17

0000000000402880 <rpmatch@plt>:
  402880:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402884:	ldr	x17, [x16, #56]
  402888:	add	x16, x16, #0x38
  40288c:	br	x17

0000000000402890 <acl_entries@plt>:
  402890:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402894:	ldr	x17, [x16, #64]
  402898:	add	x16, x16, #0x40
  40289c:	br	x17

00000000004028a0 <geteuid@plt>:
  4028a0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4028a4:	ldr	x17, [x16, #72]
  4028a8:	add	x16, x16, #0x48
  4028ac:	br	x17

00000000004028b0 <__xmknod@plt>:
  4028b0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4028b4:	ldr	x17, [x16, #80]
  4028b8:	add	x16, x16, #0x50
  4028bc:	br	x17

00000000004028c0 <linkat@plt>:
  4028c0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4028c4:	ldr	x17, [x16, #88]
  4028c8:	add	x16, x16, #0x58
  4028cc:	br	x17

00000000004028d0 <readlink@plt>:
  4028d0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4028d4:	ldr	x17, [x16, #96]
  4028d8:	add	x16, x16, #0x60
  4028dc:	br	x17

00000000004028e0 <ferror_unlocked@plt>:
  4028e0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4028e4:	ldr	x17, [x16, #104]
  4028e8:	add	x16, x16, #0x68
  4028ec:	br	x17

00000000004028f0 <getuid@plt>:
  4028f0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4028f4:	ldr	x17, [x16, #112]
  4028f8:	add	x16, x16, #0x70
  4028fc:	br	x17

0000000000402900 <opendir@plt>:
  402900:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402904:	ldr	x17, [x16, #120]
  402908:	add	x16, x16, #0x78
  40290c:	br	x17

0000000000402910 <__cxa_atexit@plt>:
  402910:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402914:	ldr	x17, [x16, #128]
  402918:	add	x16, x16, #0x80
  40291c:	br	x17

0000000000402920 <unlinkat@plt>:
  402920:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402924:	ldr	x17, [x16, #136]
  402928:	add	x16, x16, #0x88
  40292c:	br	x17

0000000000402930 <clock_gettime@plt>:
  402930:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402934:	ldr	x17, [x16, #144]
  402938:	add	x16, x16, #0x90
  40293c:	br	x17

0000000000402940 <qsort@plt>:
  402940:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402944:	ldr	x17, [x16, #152]
  402948:	add	x16, x16, #0x98
  40294c:	br	x17

0000000000402950 <setvbuf@plt>:
  402950:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402954:	ldr	x17, [x16, #160]
  402958:	add	x16, x16, #0xa0
  40295c:	br	x17

0000000000402960 <pathconf@plt>:
  402960:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402964:	ldr	x17, [x16, #168]
  402968:	add	x16, x16, #0xa8
  40296c:	br	x17

0000000000402970 <euidaccess@plt>:
  402970:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402974:	ldr	x17, [x16, #176]
  402978:	add	x16, x16, #0xb0
  40297c:	br	x17

0000000000402980 <lseek@plt>:
  402980:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402984:	ldr	x17, [x16, #184]
  402988:	add	x16, x16, #0xb8
  40298c:	br	x17

0000000000402990 <mkfifo@plt>:
  402990:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402994:	ldr	x17, [x16, #192]
  402998:	add	x16, x16, #0xc0
  40299c:	br	x17

00000000004029a0 <__fpending@plt>:
  4029a0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4029a4:	ldr	x17, [x16, #200]
  4029a8:	add	x16, x16, #0xc8
  4029ac:	br	x17

00000000004029b0 <stpcpy@plt>:
  4029b0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4029b4:	ldr	x17, [x16, #208]
  4029b8:	add	x16, x16, #0xd0
  4029bc:	br	x17

00000000004029c0 <fileno@plt>:
  4029c0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4029c4:	ldr	x17, [x16, #216]
  4029c8:	add	x16, x16, #0xd8
  4029cc:	br	x17

00000000004029d0 <putc_unlocked@plt>:
  4029d0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4029d4:	ldr	x17, [x16, #224]
  4029d8:	add	x16, x16, #0xe0
  4029dc:	br	x17

00000000004029e0 <acl_delete_def_file@plt>:
  4029e0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4029e4:	ldr	x17, [x16, #232]
  4029e8:	add	x16, x16, #0xe8
  4029ec:	br	x17

00000000004029f0 <fclose@plt>:
  4029f0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  4029f4:	ldr	x17, [x16, #240]
  4029f8:	add	x16, x16, #0xf0
  4029fc:	br	x17

0000000000402a00 <getpid@plt>:
  402a00:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a04:	ldr	x17, [x16, #248]
  402a08:	add	x16, x16, #0xf8
  402a0c:	br	x17

0000000000402a10 <nl_langinfo@plt>:
  402a10:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a14:	ldr	x17, [x16, #256]
  402a18:	add	x16, x16, #0x100
  402a1c:	br	x17

0000000000402a20 <fopen@plt>:
  402a20:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a24:	ldr	x17, [x16, #264]
  402a28:	add	x16, x16, #0x108
  402a2c:	br	x17

0000000000402a30 <malloc@plt>:
  402a30:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a34:	ldr	x17, [x16, #272]
  402a38:	add	x16, x16, #0x110
  402a3c:	br	x17

0000000000402a40 <futimesat@plt>:
  402a40:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a44:	ldr	x17, [x16, #280]
  402a48:	add	x16, x16, #0x118
  402a4c:	br	x17

0000000000402a50 <chmod@plt>:
  402a50:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a54:	ldr	x17, [x16, #288]
  402a58:	add	x16, x16, #0x120
  402a5c:	br	x17

0000000000402a60 <open@plt>:
  402a60:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a64:	ldr	x17, [x16, #296]
  402a68:	add	x16, x16, #0x128
  402a6c:	br	x17

0000000000402a70 <getppid@plt>:
  402a70:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a74:	ldr	x17, [x16, #304]
  402a78:	add	x16, x16, #0x130
  402a7c:	br	x17

0000000000402a80 <futimens@plt>:
  402a80:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a84:	ldr	x17, [x16, #312]
  402a88:	add	x16, x16, #0x138
  402a8c:	br	x17

0000000000402a90 <strncmp@plt>:
  402a90:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402a94:	ldr	x17, [x16, #320]
  402a98:	add	x16, x16, #0x140
  402a9c:	br	x17

0000000000402aa0 <bindtextdomain@plt>:
  402aa0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402aa4:	ldr	x17, [x16, #328]
  402aa8:	add	x16, x16, #0x148
  402aac:	br	x17

0000000000402ab0 <__libc_start_main@plt>:
  402ab0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ab4:	ldr	x17, [x16, #336]
  402ab8:	add	x16, x16, #0x150
  402abc:	br	x17

0000000000402ac0 <acl_get_tag_type@plt>:
  402ac0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ac4:	ldr	x17, [x16, #344]
  402ac8:	add	x16, x16, #0x158
  402acc:	br	x17

0000000000402ad0 <memset@plt>:
  402ad0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ad4:	ldr	x17, [x16, #352]
  402ad8:	add	x16, x16, #0x160
  402adc:	br	x17

0000000000402ae0 <fdopen@plt>:
  402ae0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ae4:	ldr	x17, [x16, #360]
  402ae8:	add	x16, x16, #0x168
  402aec:	br	x17

0000000000402af0 <gettimeofday@plt>:
  402af0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402af4:	ldr	x17, [x16, #368]
  402af8:	add	x16, x16, #0x170
  402afc:	br	x17

0000000000402b00 <fchmod@plt>:
  402b00:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b04:	ldr	x17, [x16, #376]
  402b08:	add	x16, x16, #0x178
  402b0c:	br	x17

0000000000402b10 <putchar_unlocked@plt>:
  402b10:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b14:	ldr	x17, [x16, #384]
  402b18:	add	x16, x16, #0x180
  402b1c:	br	x17

0000000000402b20 <calloc@plt>:
  402b20:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b24:	ldr	x17, [x16, #392]
  402b28:	add	x16, x16, #0x188
  402b2c:	br	x17

0000000000402b30 <readdir@plt>:
  402b30:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b34:	ldr	x17, [x16, #400]
  402b38:	add	x16, x16, #0x190
  402b3c:	br	x17

0000000000402b40 <realloc@plt>:
  402b40:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b44:	ldr	x17, [x16, #408]
  402b48:	add	x16, x16, #0x198
  402b4c:	br	x17

0000000000402b50 <acl_set_file@plt>:
  402b50:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b54:	ldr	x17, [x16, #416]
  402b58:	add	x16, x16, #0x1a0
  402b5c:	br	x17

0000000000402b60 <getpagesize@plt>:
  402b60:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b64:	ldr	x17, [x16, #424]
  402b68:	add	x16, x16, #0x1a8
  402b6c:	br	x17

0000000000402b70 <acl_from_mode@plt>:
  402b70:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b74:	ldr	x17, [x16, #432]
  402b78:	add	x16, x16, #0x1b0
  402b7c:	br	x17

0000000000402b80 <acl_get_fd@plt>:
  402b80:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b84:	ldr	x17, [x16, #440]
  402b88:	add	x16, x16, #0x1b8
  402b8c:	br	x17

0000000000402b90 <closedir@plt>:
  402b90:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402b94:	ldr	x17, [x16, #448]
  402b98:	add	x16, x16, #0x1c0
  402b9c:	br	x17

0000000000402ba0 <close@plt>:
  402ba0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ba4:	ldr	x17, [x16, #456]
  402ba8:	add	x16, x16, #0x1c8
  402bac:	br	x17

0000000000402bb0 <strrchr@plt>:
  402bb0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402bb4:	ldr	x17, [x16, #464]
  402bb8:	add	x16, x16, #0x1d0
  402bbc:	br	x17

0000000000402bc0 <__gmon_start__@plt>:
  402bc0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402bc4:	ldr	x17, [x16, #472]
  402bc8:	add	x16, x16, #0x1d8
  402bcc:	br	x17

0000000000402bd0 <fdopendir@plt>:
  402bd0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402bd4:	ldr	x17, [x16, #480]
  402bd8:	add	x16, x16, #0x1e0
  402bdc:	br	x17

0000000000402be0 <write@plt>:
  402be0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402be4:	ldr	x17, [x16, #488]
  402be8:	add	x16, x16, #0x1e8
  402bec:	br	x17

0000000000402bf0 <abort@plt>:
  402bf0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402bf4:	ldr	x17, [x16, #496]
  402bf8:	add	x16, x16, #0x1f0
  402bfc:	br	x17

0000000000402c00 <posix_fadvise@plt>:
  402c00:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c04:	ldr	x17, [x16, #504]
  402c08:	add	x16, x16, #0x1f8
  402c0c:	br	x17

0000000000402c10 <mbsinit@plt>:
  402c10:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c14:	ldr	x17, [x16, #512]
  402c18:	add	x16, x16, #0x200
  402c1c:	br	x17

0000000000402c20 <fpathconf@plt>:
  402c20:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c24:	ldr	x17, [x16, #520]
  402c28:	add	x16, x16, #0x208
  402c2c:	br	x17

0000000000402c30 <fread_unlocked@plt>:
  402c30:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c34:	ldr	x17, [x16, #528]
  402c38:	add	x16, x16, #0x210
  402c3c:	br	x17

0000000000402c40 <canonicalize_file_name@plt>:
  402c40:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c44:	ldr	x17, [x16, #536]
  402c48:	add	x16, x16, #0x218
  402c4c:	br	x17

0000000000402c50 <memcmp@plt>:
  402c50:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c54:	ldr	x17, [x16, #544]
  402c58:	add	x16, x16, #0x220
  402c5c:	br	x17

0000000000402c60 <textdomain@plt>:
  402c60:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c64:	ldr	x17, [x16, #552]
  402c68:	add	x16, x16, #0x228
  402c6c:	br	x17

0000000000402c70 <getopt_long@plt>:
  402c70:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c74:	ldr	x17, [x16, #560]
  402c78:	add	x16, x16, #0x230
  402c7c:	br	x17

0000000000402c80 <strcmp@plt>:
  402c80:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c84:	ldr	x17, [x16, #568]
  402c88:	add	x16, x16, #0x238
  402c8c:	br	x17

0000000000402c90 <__ctype_b_loc@plt>:
  402c90:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402c94:	ldr	x17, [x16, #576]
  402c98:	add	x16, x16, #0x240
  402c9c:	br	x17

0000000000402ca0 <rewinddir@plt>:
  402ca0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ca4:	ldr	x17, [x16, #584]
  402ca8:	add	x16, x16, #0x248
  402cac:	br	x17

0000000000402cb0 <rmdir@plt>:
  402cb0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402cb4:	ldr	x17, [x16, #592]
  402cb8:	add	x16, x16, #0x250
  402cbc:	br	x17

0000000000402cc0 <lchown@plt>:
  402cc0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402cc4:	ldr	x17, [x16, #600]
  402cc8:	add	x16, x16, #0x258
  402ccc:	br	x17

0000000000402cd0 <acl_get_file@plt>:
  402cd0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402cd4:	ldr	x17, [x16, #608]
  402cd8:	add	x16, x16, #0x260
  402cdc:	br	x17

0000000000402ce0 <fseeko@plt>:
  402ce0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ce4:	ldr	x17, [x16, #616]
  402ce8:	add	x16, x16, #0x268
  402cec:	br	x17

0000000000402cf0 <getline@plt>:
  402cf0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402cf4:	ldr	x17, [x16, #624]
  402cf8:	add	x16, x16, #0x270
  402cfc:	br	x17

0000000000402d00 <free@plt>:
  402d00:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d04:	ldr	x17, [x16, #632]
  402d08:	add	x16, x16, #0x278
  402d0c:	br	x17

0000000000402d10 <renameat2@plt>:
  402d10:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d14:	ldr	x17, [x16, #640]
  402d18:	add	x16, x16, #0x280
  402d1c:	br	x17

0000000000402d20 <__ctype_get_mb_cur_max@plt>:
  402d20:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d24:	ldr	x17, [x16, #648]
  402d28:	add	x16, x16, #0x288
  402d2c:	br	x17

0000000000402d30 <getgid@plt>:
  402d30:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d34:	ldr	x17, [x16, #656]
  402d38:	add	x16, x16, #0x290
  402d3c:	br	x17

0000000000402d40 <attr_copy_fd@plt>:
  402d40:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d44:	ldr	x17, [x16, #664]
  402d48:	add	x16, x16, #0x298
  402d4c:	br	x17

0000000000402d50 <renameat@plt>:
  402d50:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d54:	ldr	x17, [x16, #672]
  402d58:	add	x16, x16, #0x2a0
  402d5c:	br	x17

0000000000402d60 <mempcpy@plt>:
  402d60:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d64:	ldr	x17, [x16, #680]
  402d68:	add	x16, x16, #0x2a8
  402d6c:	br	x17

0000000000402d70 <acl_get_entry@plt>:
  402d70:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d74:	ldr	x17, [x16, #688]
  402d78:	add	x16, x16, #0x2b0
  402d7c:	br	x17

0000000000402d80 <vasprintf@plt>:
  402d80:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d84:	ldr	x17, [x16, #696]
  402d88:	add	x16, x16, #0x2b8
  402d8c:	br	x17

0000000000402d90 <strspn@plt>:
  402d90:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402d94:	ldr	x17, [x16, #704]
  402d98:	add	x16, x16, #0x2c0
  402d9c:	br	x17

0000000000402da0 <strchr@plt>:
  402da0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402da4:	ldr	x17, [x16, #712]
  402da8:	add	x16, x16, #0x2c8
  402dac:	br	x17

0000000000402db0 <utimensat@plt>:
  402db0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402db4:	ldr	x17, [x16, #720]
  402db8:	add	x16, x16, #0x2d0
  402dbc:	br	x17

0000000000402dc0 <rename@plt>:
  402dc0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402dc4:	ldr	x17, [x16, #728]
  402dc8:	add	x16, x16, #0x2d8
  402dcc:	br	x17

0000000000402dd0 <fwrite@plt>:
  402dd0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402dd4:	ldr	x17, [x16, #736]
  402dd8:	add	x16, x16, #0x2e0
  402ddc:	br	x17

0000000000402de0 <fcntl@plt>:
  402de0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402de4:	ldr	x17, [x16, #744]
  402de8:	add	x16, x16, #0x2e8
  402dec:	br	x17

0000000000402df0 <attr_copy_file@plt>:
  402df0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402df4:	ldr	x17, [x16, #752]
  402df8:	add	x16, x16, #0x2f0
  402dfc:	br	x17

0000000000402e00 <fflush@plt>:
  402e00:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e04:	ldr	x17, [x16, #760]
  402e08:	add	x16, x16, #0x2f8
  402e0c:	br	x17

0000000000402e10 <attr_copy_check_permissions@plt>:
  402e10:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e14:	ldr	x17, [x16, #768]
  402e18:	add	x16, x16, #0x300
  402e1c:	br	x17

0000000000402e20 <strcpy@plt>:
  402e20:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e24:	ldr	x17, [x16, #776]
  402e28:	add	x16, x16, #0x308
  402e2c:	br	x17

0000000000402e30 <dirfd@plt>:
  402e30:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e34:	ldr	x17, [x16, #784]
  402e38:	add	x16, x16, #0x310
  402e3c:	br	x17

0000000000402e40 <__lxstat@plt>:
  402e40:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e44:	ldr	x17, [x16, #792]
  402e48:	add	x16, x16, #0x318
  402e4c:	br	x17

0000000000402e50 <read@plt>:
  402e50:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e54:	ldr	x17, [x16, #800]
  402e58:	add	x16, x16, #0x320
  402e5c:	br	x17

0000000000402e60 <utimes@plt>:
  402e60:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e64:	ldr	x17, [x16, #808]
  402e68:	add	x16, x16, #0x328
  402e6c:	br	x17

0000000000402e70 <__fxstat@plt>:
  402e70:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e74:	ldr	x17, [x16, #816]
  402e78:	add	x16, x16, #0x330
  402e7c:	br	x17

0000000000402e80 <explicit_bzero@plt>:
  402e80:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e84:	ldr	x17, [x16, #824]
  402e88:	add	x16, x16, #0x338
  402e8c:	br	x17

0000000000402e90 <fputs_unlocked@plt>:
  402e90:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402e94:	ldr	x17, [x16, #832]
  402e98:	add	x16, x16, #0x340
  402e9c:	br	x17

0000000000402ea0 <__freading@plt>:
  402ea0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ea4:	ldr	x17, [x16, #840]
  402ea8:	add	x16, x16, #0x348
  402eac:	br	x17

0000000000402eb0 <ftruncate@plt>:
  402eb0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402eb4:	ldr	x17, [x16, #848]
  402eb8:	add	x16, x16, #0x350
  402ebc:	br	x17

0000000000402ec0 <symlinkat@plt>:
  402ec0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ec4:	ldr	x17, [x16, #856]
  402ec8:	add	x16, x16, #0x358
  402ecc:	br	x17

0000000000402ed0 <fallocate@plt>:
  402ed0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ed4:	ldr	x17, [x16, #864]
  402ed8:	add	x16, x16, #0x360
  402edc:	br	x17

0000000000402ee0 <iswprint@plt>:
  402ee0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ee4:	ldr	x17, [x16, #872]
  402ee8:	add	x16, x16, #0x368
  402eec:	br	x17

0000000000402ef0 <umask@plt>:
  402ef0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ef4:	ldr	x17, [x16, #880]
  402ef8:	add	x16, x16, #0x370
  402efc:	br	x17

0000000000402f00 <openat@plt>:
  402f00:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f04:	ldr	x17, [x16, #888]
  402f08:	add	x16, x16, #0x378
  402f0c:	br	x17

0000000000402f10 <printf@plt>:
  402f10:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f14:	ldr	x17, [x16, #896]
  402f18:	add	x16, x16, #0x380
  402f1c:	br	x17

0000000000402f20 <__assert_fail@plt>:
  402f20:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f24:	ldr	x17, [x16, #904]
  402f28:	add	x16, x16, #0x388
  402f2c:	br	x17

0000000000402f30 <__errno_location@plt>:
  402f30:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f34:	ldr	x17, [x16, #912]
  402f38:	add	x16, x16, #0x390
  402f3c:	br	x17

0000000000402f40 <getenv@plt>:
  402f40:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f44:	ldr	x17, [x16, #920]
  402f48:	add	x16, x16, #0x398
  402f4c:	br	x17

0000000000402f50 <__xstat@plt>:
  402f50:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f54:	ldr	x17, [x16, #928]
  402f58:	add	x16, x16, #0x3a0
  402f5c:	br	x17

0000000000402f60 <unlink@plt>:
  402f60:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f64:	ldr	x17, [x16, #936]
  402f68:	add	x16, x16, #0x3a8
  402f6c:	br	x17

0000000000402f70 <gettext@plt>:
  402f70:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f74:	ldr	x17, [x16, #944]
  402f78:	add	x16, x16, #0x3b0
  402f7c:	br	x17

0000000000402f80 <fchown@plt>:
  402f80:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f84:	ldr	x17, [x16, #952]
  402f88:	add	x16, x16, #0x3b8
  402f8c:	br	x17

0000000000402f90 <mkdir@plt>:
  402f90:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402f94:	ldr	x17, [x16, #960]
  402f98:	add	x16, x16, #0x3c0
  402f9c:	br	x17

0000000000402fa0 <error_at_line@plt>:
  402fa0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402fa4:	ldr	x17, [x16, #968]
  402fa8:	add	x16, x16, #0x3c8
  402fac:	br	x17

0000000000402fb0 <fprintf@plt>:
  402fb0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402fb4:	ldr	x17, [x16, #976]
  402fb8:	add	x16, x16, #0x3d0
  402fbc:	br	x17

0000000000402fc0 <ioctl@plt>:
  402fc0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402fc4:	ldr	x17, [x16, #984]
  402fc8:	add	x16, x16, #0x3d8
  402fcc:	br	x17

0000000000402fd0 <setlocale@plt>:
  402fd0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402fd4:	ldr	x17, [x16, #992]
  402fd8:	add	x16, x16, #0x3e0
  402fdc:	br	x17

0000000000402fe0 <acl_free@plt>:
  402fe0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402fe4:	ldr	x17, [x16, #1000]
  402fe8:	add	x16, x16, #0x3e8
  402fec:	br	x17

0000000000402ff0 <__fxstatat@plt>:
  402ff0:	adrp	x16, 431000 <__fxstatat@plt+0x2e010>
  402ff4:	ldr	x17, [x16, #1008]
  402ff8:	add	x16, x16, #0x3f0
  402ffc:	br	x17

Disassembly of section .text:

0000000000403000 <.text>:
  403000:	mov	x29, #0x0                   	// #0
  403004:	mov	x30, #0x0                   	// #0
  403008:	mov	x5, x0
  40300c:	ldr	x1, [sp]
  403010:	add	x2, sp, #0x8
  403014:	mov	x6, sp
  403018:	movz	x0, #0x0, lsl #48
  40301c:	movk	x0, #0x0, lsl #32
  403020:	movk	x0, #0x40, lsl #16
  403024:	movk	x0, #0x4ce0
  403028:	movz	x3, #0x0, lsl #48
  40302c:	movk	x3, #0x0, lsl #32
  403030:	movk	x3, #0x41, lsl #16
  403034:	movk	x3, #0x9380
  403038:	movz	x4, #0x0, lsl #48
  40303c:	movk	x4, #0x0, lsl #32
  403040:	movk	x4, #0x41, lsl #16
  403044:	movk	x4, #0x9400
  403048:	bl	402ab0 <__libc_start_main@plt>
  40304c:	bl	402bf0 <abort@plt>
  403050:	adrp	x0, 430000 <__fxstatat@plt+0x2d010>
  403054:	ldr	x0, [x0, #4064]
  403058:	cbz	x0, 403060 <__fxstatat@plt+0x70>
  40305c:	b	402bc0 <__gmon_start__@plt>
  403060:	ret
  403064:	stp	x29, x30, [sp, #-32]!
  403068:	mov	x29, sp
  40306c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403070:	add	x0, x0, #0x488
  403074:	str	x0, [sp, #24]
  403078:	ldr	x0, [sp, #24]
  40307c:	str	x0, [sp, #24]
  403080:	ldr	x1, [sp, #24]
  403084:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403088:	add	x0, x0, #0x488
  40308c:	cmp	x1, x0
  403090:	b.eq	4030cc <__fxstatat@plt+0xdc>  // b.none
  403094:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  403098:	add	x0, x0, #0x4b0
  40309c:	ldr	x0, [x0]
  4030a0:	str	x0, [sp, #16]
  4030a4:	ldr	x0, [sp, #16]
  4030a8:	str	x0, [sp, #16]
  4030ac:	ldr	x0, [sp, #16]
  4030b0:	cmp	x0, #0x0
  4030b4:	b.eq	4030d0 <__fxstatat@plt+0xe0>  // b.none
  4030b8:	ldr	x1, [sp, #16]
  4030bc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4030c0:	add	x0, x0, #0x488
  4030c4:	blr	x1
  4030c8:	b	4030d0 <__fxstatat@plt+0xe0>
  4030cc:	nop
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	ret
  4030d8:	stp	x29, x30, [sp, #-48]!
  4030dc:	mov	x29, sp
  4030e0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4030e4:	add	x0, x0, #0x488
  4030e8:	str	x0, [sp, #40]
  4030ec:	ldr	x0, [sp, #40]
  4030f0:	str	x0, [sp, #40]
  4030f4:	ldr	x1, [sp, #40]
  4030f8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4030fc:	add	x0, x0, #0x488
  403100:	sub	x0, x1, x0
  403104:	asr	x0, x0, #3
  403108:	lsr	x1, x0, #63
  40310c:	add	x0, x1, x0
  403110:	asr	x0, x0, #1
  403114:	str	x0, [sp, #32]
  403118:	ldr	x0, [sp, #32]
  40311c:	cmp	x0, #0x0
  403120:	b.eq	403160 <__fxstatat@plt+0x170>  // b.none
  403124:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  403128:	add	x0, x0, #0x4b8
  40312c:	ldr	x0, [x0]
  403130:	str	x0, [sp, #24]
  403134:	ldr	x0, [sp, #24]
  403138:	str	x0, [sp, #24]
  40313c:	ldr	x0, [sp, #24]
  403140:	cmp	x0, #0x0
  403144:	b.eq	403164 <__fxstatat@plt+0x174>  // b.none
  403148:	ldr	x2, [sp, #24]
  40314c:	ldr	x1, [sp, #32]
  403150:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403154:	add	x0, x0, #0x488
  403158:	blr	x2
  40315c:	b	403164 <__fxstatat@plt+0x174>
  403160:	nop
  403164:	ldp	x29, x30, [sp], #48
  403168:	ret
  40316c:	stp	x29, x30, [sp, #-16]!
  403170:	mov	x29, sp
  403174:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403178:	add	x0, x0, #0x4c0
  40317c:	ldrb	w0, [x0]
  403180:	and	x0, x0, #0xff
  403184:	cmp	x0, #0x0
  403188:	b.ne	4031a4 <__fxstatat@plt+0x1b4>  // b.any
  40318c:	bl	403064 <__fxstatat@plt+0x74>
  403190:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403194:	add	x0, x0, #0x4c0
  403198:	mov	w1, #0x1                   	// #1
  40319c:	strb	w1, [x0]
  4031a0:	b	4031a8 <__fxstatat@plt+0x1b8>
  4031a4:	nop
  4031a8:	ldp	x29, x30, [sp], #16
  4031ac:	ret
  4031b0:	stp	x29, x30, [sp, #-16]!
  4031b4:	mov	x29, sp
  4031b8:	bl	4030d8 <__fxstatat@plt+0xe8>
  4031bc:	nop
  4031c0:	ldp	x29, x30, [sp], #16
  4031c4:	ret
  4031c8:	stp	x29, x30, [sp, #-16]!
  4031cc:	mov	x29, sp
  4031d0:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  4031d4:	add	x0, x0, #0x550
  4031d8:	bl	402f70 <gettext@plt>
  4031dc:	mov	x2, x0
  4031e0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4031e4:	add	x0, x0, #0x4a8
  4031e8:	ldr	x0, [x0]
  4031ec:	mov	x1, x0
  4031f0:	mov	x0, x2
  4031f4:	bl	402e90 <fputs_unlocked@plt>
  4031f8:	nop
  4031fc:	ldp	x29, x30, [sp], #16
  403200:	ret
  403204:	stp	x29, x30, [sp, #-16]!
  403208:	mov	x29, sp
  40320c:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  403210:	add	x0, x0, #0x5a0
  403214:	bl	402f70 <gettext@plt>
  403218:	mov	x2, x0
  40321c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403220:	add	x0, x0, #0x4a8
  403224:	ldr	x0, [x0]
  403228:	mov	x1, x0
  40322c:	mov	x0, x2
  403230:	bl	402e90 <fputs_unlocked@plt>
  403234:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  403238:	add	x0, x0, #0x680
  40323c:	bl	402f70 <gettext@plt>
  403240:	mov	x2, x0
  403244:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403248:	add	x0, x0, #0x4a8
  40324c:	ldr	x0, [x0]
  403250:	mov	x1, x0
  403254:	mov	x0, x2
  403258:	bl	402e90 <fputs_unlocked@plt>
  40325c:	nop
  403260:	ldp	x29, x30, [sp], #16
  403264:	ret
  403268:	stp	x29, x30, [sp, #-176]!
  40326c:	mov	x29, sp
  403270:	str	x0, [sp, #24]
  403274:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  403278:	add	x1, x0, #0x870
  40327c:	add	x0, sp, #0x28
  403280:	ldp	x2, x3, [x1]
  403284:	stp	x2, x3, [x0]
  403288:	ldp	x2, x3, [x1, #16]
  40328c:	stp	x2, x3, [x0, #16]
  403290:	ldp	x2, x3, [x1, #32]
  403294:	stp	x2, x3, [x0, #32]
  403298:	ldp	x2, x3, [x1, #48]
  40329c:	stp	x2, x3, [x0, #48]
  4032a0:	ldp	x2, x3, [x1, #64]
  4032a4:	stp	x2, x3, [x0, #64]
  4032a8:	ldp	x2, x3, [x1, #80]
  4032ac:	stp	x2, x3, [x0, #80]
  4032b0:	ldp	x2, x3, [x1, #96]
  4032b4:	stp	x2, x3, [x0, #96]
  4032b8:	ldr	x0, [sp, #24]
  4032bc:	str	x0, [sp, #168]
  4032c0:	add	x0, sp, #0x28
  4032c4:	str	x0, [sp, #160]
  4032c8:	b	4032d8 <__fxstatat@plt+0x2e8>
  4032cc:	ldr	x0, [sp, #160]
  4032d0:	add	x0, x0, #0x10
  4032d4:	str	x0, [sp, #160]
  4032d8:	ldr	x0, [sp, #160]
  4032dc:	ldr	x0, [x0]
  4032e0:	cmp	x0, #0x0
  4032e4:	b.eq	403304 <__fxstatat@plt+0x314>  // b.none
  4032e8:	ldr	x0, [sp, #160]
  4032ec:	ldr	x0, [x0]
  4032f0:	mov	x1, x0
  4032f4:	ldr	x0, [sp, #24]
  4032f8:	bl	402c80 <strcmp@plt>
  4032fc:	cmp	w0, #0x0
  403300:	b.ne	4032cc <__fxstatat@plt+0x2dc>  // b.any
  403304:	ldr	x0, [sp, #160]
  403308:	ldr	x0, [x0, #8]
  40330c:	cmp	x0, #0x0
  403310:	b.eq	403320 <__fxstatat@plt+0x330>  // b.none
  403314:	ldr	x0, [sp, #160]
  403318:	ldr	x0, [x0, #8]
  40331c:	str	x0, [sp, #168]
  403320:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  403324:	add	x0, x0, #0x760
  403328:	bl	402f70 <gettext@plt>
  40332c:	mov	x3, x0
  403330:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  403334:	add	x2, x0, #0x778
  403338:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  40333c:	add	x1, x0, #0x7a0
  403340:	mov	x0, x3
  403344:	bl	402f10 <printf@plt>
  403348:	mov	x1, #0x0                   	// #0
  40334c:	mov	w0, #0x5                   	// #5
  403350:	bl	402fd0 <setlocale@plt>
  403354:	str	x0, [sp, #152]
  403358:	ldr	x0, [sp, #152]
  40335c:	cmp	x0, #0x0
  403360:	b.eq	4033a8 <__fxstatat@plt+0x3b8>  // b.none
  403364:	mov	x2, #0x3                   	// #3
  403368:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  40336c:	add	x1, x0, #0x7b0
  403370:	ldr	x0, [sp, #152]
  403374:	bl	402a90 <strncmp@plt>
  403378:	cmp	w0, #0x0
  40337c:	b.eq	4033a8 <__fxstatat@plt+0x3b8>  // b.none
  403380:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  403384:	add	x0, x0, #0x7b8
  403388:	bl	402f70 <gettext@plt>
  40338c:	mov	x2, x0
  403390:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403394:	add	x0, x0, #0x4a8
  403398:	ldr	x0, [x0]
  40339c:	mov	x1, x0
  4033a0:	mov	x0, x2
  4033a4:	bl	402e90 <fputs_unlocked@plt>
  4033a8:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  4033ac:	add	x0, x0, #0x800
  4033b0:	bl	402f70 <gettext@plt>
  4033b4:	mov	x3, x0
  4033b8:	ldr	x2, [sp, #24]
  4033bc:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  4033c0:	add	x1, x0, #0x778
  4033c4:	mov	x0, x3
  4033c8:	bl	402f10 <printf@plt>
  4033cc:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  4033d0:	add	x0, x0, #0x820
  4033d4:	bl	402f70 <gettext@plt>
  4033d8:	mov	x3, x0
  4033dc:	ldr	x1, [sp, #168]
  4033e0:	ldr	x0, [sp, #24]
  4033e4:	cmp	x1, x0
  4033e8:	b.ne	4033f8 <__fxstatat@plt+0x408>  // b.any
  4033ec:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  4033f0:	add	x0, x0, #0x858
  4033f4:	b	403400 <__fxstatat@plt+0x410>
  4033f8:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  4033fc:	add	x0, x0, #0x868
  403400:	mov	x2, x0
  403404:	ldr	x1, [sp, #168]
  403408:	mov	x0, x3
  40340c:	bl	402f10 <printf@plt>
  403410:	nop
  403414:	ldp	x29, x30, [sp], #176
  403418:	ret
  40341c:	sub	sp, sp, #0x10
  403420:	str	x0, [sp, #8]
  403424:	ldr	x0, [sp, #8]
  403428:	add	sp, sp, #0x10
  40342c:	ret
  403430:	stp	x29, x30, [sp, #-48]!
  403434:	mov	x29, sp
  403438:	str	x19, [sp, #16]
  40343c:	str	w0, [sp, #44]
  403440:	ldr	w0, [sp, #44]
  403444:	cmp	w0, #0x0
  403448:	b.eq	403484 <__fxstatat@plt+0x494>  // b.none
  40344c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403450:	add	x0, x0, #0x490
  403454:	ldr	x19, [x0]
  403458:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  40345c:	add	x0, x0, #0xe98
  403460:	bl	402f70 <gettext@plt>
  403464:	mov	x1, x0
  403468:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40346c:	add	x0, x0, #0x960
  403470:	ldr	x0, [x0]
  403474:	mov	x2, x0
  403478:	mov	x0, x19
  40347c:	bl	402fb0 <fprintf@plt>
  403480:	b	403780 <__fxstatat@plt+0x790>
  403484:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  403488:	add	x0, x0, #0xec0
  40348c:	bl	402f70 <gettext@plt>
  403490:	mov	x4, x0
  403494:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403498:	add	x0, x0, #0x960
  40349c:	ldr	x1, [x0]
  4034a0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4034a4:	add	x0, x0, #0x960
  4034a8:	ldr	x2, [x0]
  4034ac:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4034b0:	add	x0, x0, #0x960
  4034b4:	ldr	x0, [x0]
  4034b8:	mov	x3, x0
  4034bc:	mov	x0, x4
  4034c0:	bl	402f10 <printf@plt>
  4034c4:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  4034c8:	add	x0, x0, #0xf40
  4034cc:	bl	402f70 <gettext@plt>
  4034d0:	mov	x2, x0
  4034d4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4034d8:	add	x0, x0, #0x4a8
  4034dc:	ldr	x0, [x0]
  4034e0:	mov	x1, x0
  4034e4:	mov	x0, x2
  4034e8:	bl	402e90 <fputs_unlocked@plt>
  4034ec:	bl	4031c8 <__fxstatat@plt+0x1d8>
  4034f0:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  4034f4:	add	x0, x0, #0xf80
  4034f8:	bl	402f70 <gettext@plt>
  4034fc:	mov	x2, x0
  403500:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403504:	add	x0, x0, #0x4a8
  403508:	ldr	x0, [x0]
  40350c:	mov	x1, x0
  403510:	mov	x0, x2
  403514:	bl	402e90 <fputs_unlocked@plt>
  403518:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  40351c:	add	x0, x0, #0x140
  403520:	bl	402f70 <gettext@plt>
  403524:	mov	x2, x0
  403528:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40352c:	add	x0, x0, #0x4a8
  403530:	ldr	x0, [x0]
  403534:	mov	x1, x0
  403538:	mov	x0, x2
  40353c:	bl	402e90 <fputs_unlocked@plt>
  403540:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403544:	add	x0, x0, #0x2f0
  403548:	bl	402f70 <gettext@plt>
  40354c:	mov	x2, x0
  403550:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403554:	add	x0, x0, #0x4a8
  403558:	ldr	x0, [x0]
  40355c:	mov	x1, x0
  403560:	mov	x0, x2
  403564:	bl	402e90 <fputs_unlocked@plt>
  403568:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  40356c:	add	x0, x0, #0x380
  403570:	bl	402f70 <gettext@plt>
  403574:	mov	x2, x0
  403578:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40357c:	add	x0, x0, #0x4a8
  403580:	ldr	x0, [x0]
  403584:	mov	x1, x0
  403588:	mov	x0, x2
  40358c:	bl	402e90 <fputs_unlocked@plt>
  403590:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403594:	add	x0, x0, #0x450
  403598:	bl	402f70 <gettext@plt>
  40359c:	mov	x2, x0
  4035a0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4035a4:	add	x0, x0, #0x4a8
  4035a8:	ldr	x0, [x0]
  4035ac:	mov	x1, x0
  4035b0:	mov	x0, x2
  4035b4:	bl	402e90 <fputs_unlocked@plt>
  4035b8:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  4035bc:	add	x0, x0, #0x5a8
  4035c0:	bl	402f70 <gettext@plt>
  4035c4:	mov	x2, x0
  4035c8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4035cc:	add	x0, x0, #0x4a8
  4035d0:	ldr	x0, [x0]
  4035d4:	mov	x1, x0
  4035d8:	mov	x0, x2
  4035dc:	bl	402e90 <fputs_unlocked@plt>
  4035e0:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  4035e4:	add	x0, x0, #0x640
  4035e8:	bl	402f70 <gettext@plt>
  4035ec:	mov	x2, x0
  4035f0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4035f4:	add	x0, x0, #0x4a8
  4035f8:	ldr	x0, [x0]
  4035fc:	mov	x1, x0
  403600:	mov	x0, x2
  403604:	bl	402e90 <fputs_unlocked@plt>
  403608:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  40360c:	add	x0, x0, #0x760
  403610:	bl	402f70 <gettext@plt>
  403614:	mov	x2, x0
  403618:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40361c:	add	x0, x0, #0x4a8
  403620:	ldr	x0, [x0]
  403624:	mov	x1, x0
  403628:	mov	x0, x2
  40362c:	bl	402e90 <fputs_unlocked@plt>
  403630:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403634:	add	x0, x0, #0x828
  403638:	bl	402f70 <gettext@plt>
  40363c:	mov	x2, x0
  403640:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403644:	add	x0, x0, #0x4a8
  403648:	ldr	x0, [x0]
  40364c:	mov	x1, x0
  403650:	mov	x0, x2
  403654:	bl	402e90 <fputs_unlocked@plt>
  403658:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  40365c:	add	x0, x0, #0x938
  403660:	bl	402f70 <gettext@plt>
  403664:	mov	x2, x0
  403668:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40366c:	add	x0, x0, #0x4a8
  403670:	ldr	x0, [x0]
  403674:	mov	x1, x0
  403678:	mov	x0, x2
  40367c:	bl	402e90 <fputs_unlocked@plt>
  403680:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403684:	add	x0, x0, #0xa78
  403688:	bl	402f70 <gettext@plt>
  40368c:	mov	x2, x0
  403690:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403694:	add	x0, x0, #0x4a8
  403698:	ldr	x0, [x0]
  40369c:	mov	x1, x0
  4036a0:	mov	x0, x2
  4036a4:	bl	402e90 <fputs_unlocked@plt>
  4036a8:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  4036ac:	add	x0, x0, #0xb90
  4036b0:	bl	402f70 <gettext@plt>
  4036b4:	mov	x2, x0
  4036b8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4036bc:	add	x0, x0, #0x4a8
  4036c0:	ldr	x0, [x0]
  4036c4:	mov	x1, x0
  4036c8:	mov	x0, x2
  4036cc:	bl	402e90 <fputs_unlocked@plt>
  4036d0:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  4036d4:	add	x0, x0, #0xbc0
  4036d8:	bl	402f70 <gettext@plt>
  4036dc:	mov	x2, x0
  4036e0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4036e4:	add	x0, x0, #0x4a8
  4036e8:	ldr	x0, [x0]
  4036ec:	mov	x1, x0
  4036f0:	mov	x0, x2
  4036f4:	bl	402e90 <fputs_unlocked@plt>
  4036f8:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  4036fc:	add	x0, x0, #0xbf8
  403700:	bl	402f70 <gettext@plt>
  403704:	mov	x2, x0
  403708:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40370c:	add	x0, x0, #0x4a8
  403710:	ldr	x0, [x0]
  403714:	mov	x1, x0
  403718:	mov	x0, x2
  40371c:	bl	402e90 <fputs_unlocked@plt>
  403720:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403724:	add	x0, x0, #0xd60
  403728:	bl	402f70 <gettext@plt>
  40372c:	mov	x2, x0
  403730:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403734:	add	x0, x0, #0x4a8
  403738:	ldr	x0, [x0]
  40373c:	mov	x1, x0
  403740:	mov	x0, x2
  403744:	bl	402e90 <fputs_unlocked@plt>
  403748:	bl	403204 <__fxstatat@plt+0x214>
  40374c:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403750:	add	x0, x0, #0xe80
  403754:	bl	402f70 <gettext@plt>
  403758:	mov	x2, x0
  40375c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  403760:	add	x0, x0, #0x4a8
  403764:	ldr	x0, [x0]
  403768:	mov	x1, x0
  40376c:	mov	x0, x2
  403770:	bl	402e90 <fputs_unlocked@plt>
  403774:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403778:	add	x0, x0, #0xf28
  40377c:	bl	403268 <__fxstatat@plt+0x278>
  403780:	ldr	w0, [sp, #44]
  403784:	bl	402860 <exit@plt>
  403788:	stp	x29, x30, [sp, #-160]!
  40378c:	mov	x29, sp
  403790:	stp	x19, x20, [sp, #16]
  403794:	str	x0, [x29, #56]
  403798:	str	x1, [x29, #48]
  40379c:	str	x2, [x29, #40]
  4037a0:	str	x3, [x29, #32]
  4037a4:	ldr	x0, [x29, #56]
  4037a8:	str	x0, [x29, #144]
  4037ac:	ldr	x0, [x29, #144]
  4037b0:	bl	402840 <strlen@plt>
  4037b4:	add	x0, x0, #0x1
  4037b8:	str	x0, [x29, #136]
  4037bc:	ldr	x0, [x29, #136]
  4037c0:	add	x0, x0, #0xf
  4037c4:	lsr	x0, x0, #4
  4037c8:	lsl	x0, x0, #4
  4037cc:	sub	sp, sp, x0
  4037d0:	mov	x0, sp
  4037d4:	add	x0, x0, #0xf
  4037d8:	lsr	x0, x0, #4
  4037dc:	lsl	x0, x0, #4
  4037e0:	str	x0, [x29, #128]
  4037e4:	ldr	x2, [x29, #136]
  4037e8:	ldr	x1, [x29, #144]
  4037ec:	ldr	x0, [x29, #128]
  4037f0:	bl	402820 <memcpy@plt>
  4037f4:	str	x0, [x29, #120]
  4037f8:	ldr	x1, [x29, #120]
  4037fc:	ldr	x0, [x29, #48]
  403800:	add	x0, x1, x0
  403804:	str	x0, [x29, #112]
  403808:	ldr	x0, [x29, #40]
  40380c:	str	x0, [x29, #152]
  403810:	b	403a24 <__fxstatat@plt+0xa34>
  403814:	ldr	x0, [x29, #152]
  403818:	ldr	x0, [x0, #136]
  40381c:	ldr	x1, [x29, #120]
  403820:	add	x0, x1, x0
  403824:	strb	wzr, [x0]
  403828:	ldr	x0, [x29, #32]
  40382c:	ldrb	w0, [x0, #31]
  403830:	cmp	w0, #0x0
  403834:	b.eq	4038a8 <__fxstatat@plt+0x8b8>  // b.none
  403838:	ldr	x0, [x29, #152]
  40383c:	bl	4133cc <__fxstatat@plt+0x103dc>
  403840:	stp	x0, x1, [x29, #72]
  403844:	ldr	x0, [x29, #152]
  403848:	bl	4133fc <__fxstatat@plt+0x1040c>
  40384c:	stp	x0, x1, [x29, #88]
  403850:	add	x0, x29, #0x48
  403854:	mov	x1, x0
  403858:	ldr	x0, [x29, #120]
  40385c:	bl	414bcc <__fxstatat@plt+0x11bdc>
  403860:	cmp	w0, #0x0
  403864:	b.eq	4038a8 <__fxstatat@plt+0x8b8>  // b.none
  403868:	bl	402f30 <__errno_location@plt>
  40386c:	ldr	w19, [x0]
  403870:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403874:	add	x0, x0, #0xf30
  403878:	bl	402f70 <gettext@plt>
  40387c:	mov	x20, x0
  403880:	ldr	x1, [x29, #120]
  403884:	mov	w0, #0x4                   	// #4
  403888:	bl	412310 <__fxstatat@plt+0xf320>
  40388c:	mov	x3, x0
  403890:	mov	x2, x20
  403894:	mov	w1, w19
  403898:	mov	w0, #0x0                   	// #0
  40389c:	bl	402870 <error@plt>
  4038a0:	mov	w0, #0x0                   	// #0
  4038a4:	b	403a34 <__fxstatat@plt+0xa44>
  4038a8:	ldr	x0, [x29, #32]
  4038ac:	ldrb	w0, [x0, #29]
  4038b0:	cmp	w0, #0x0
  4038b4:	b.eq	403954 <__fxstatat@plt+0x964>  // b.none
  4038b8:	ldr	x0, [x29, #152]
  4038bc:	ldr	w1, [x0, #24]
  4038c0:	ldr	x0, [x29, #152]
  4038c4:	ldr	w0, [x0, #28]
  4038c8:	mov	w2, w0
  4038cc:	ldr	x0, [x29, #120]
  4038d0:	bl	402cc0 <lchown@plt>
  4038d4:	cmp	w0, #0x0
  4038d8:	b.eq	403954 <__fxstatat@plt+0x964>  // b.none
  4038dc:	ldr	x0, [x29, #32]
  4038e0:	bl	40b6d8 <__fxstatat@plt+0x86e8>
  4038e4:	and	w0, w0, #0xff
  4038e8:	eor	w0, w0, #0x1
  4038ec:	and	w0, w0, #0xff
  4038f0:	cmp	w0, #0x0
  4038f4:	b.eq	403938 <__fxstatat@plt+0x948>  // b.none
  4038f8:	bl	402f30 <__errno_location@plt>
  4038fc:	ldr	w19, [x0]
  403900:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403904:	add	x0, x0, #0xf50
  403908:	bl	402f70 <gettext@plt>
  40390c:	mov	x20, x0
  403910:	ldr	x1, [x29, #120]
  403914:	mov	w0, #0x4                   	// #4
  403918:	bl	412310 <__fxstatat@plt+0xf320>
  40391c:	mov	x3, x0
  403920:	mov	x2, x20
  403924:	mov	w1, w19
  403928:	mov	w0, #0x0                   	// #0
  40392c:	bl	402870 <error@plt>
  403930:	mov	w0, #0x0                   	// #0
  403934:	b	403a34 <__fxstatat@plt+0xa44>
  403938:	ldr	x0, [x29, #152]
  40393c:	ldr	w0, [x0, #28]
  403940:	mov	w2, w0
  403944:	mov	w1, #0xffffffff            	// #-1
  403948:	ldr	x0, [x29, #120]
  40394c:	bl	402cc0 <lchown@plt>
  403950:	str	w0, [x29, #108]
  403954:	ldr	x0, [x29, #32]
  403958:	ldrb	w0, [x0, #30]
  40395c:	cmp	w0, #0x0
  403960:	b.eq	403994 <__fxstatat@plt+0x9a4>  // b.none
  403964:	ldr	x0, [x29, #152]
  403968:	ldr	w0, [x0, #16]
  40396c:	mov	w4, w0
  403970:	mov	w3, #0xffffffff            	// #-1
  403974:	ldr	x2, [x29, #120]
  403978:	mov	w1, #0xffffffff            	// #-1
  40397c:	ldr	x0, [x29, #112]
  403980:	bl	40c5f8 <__fxstatat@plt+0x9608>
  403984:	cmp	w0, #0x0
  403988:	b.eq	403a00 <__fxstatat@plt+0xa10>  // b.none
  40398c:	mov	w0, #0x0                   	// #0
  403990:	b	403a34 <__fxstatat@plt+0xa44>
  403994:	ldr	x0, [x29, #152]
  403998:	ldrb	w0, [x0, #128]
  40399c:	cmp	w0, #0x0
  4039a0:	b.eq	403a00 <__fxstatat@plt+0xa10>  // b.none
  4039a4:	ldr	x0, [x29, #152]
  4039a8:	ldr	w0, [x0, #16]
  4039ac:	mov	w1, w0
  4039b0:	ldr	x0, [x29, #120]
  4039b4:	bl	402a50 <chmod@plt>
  4039b8:	cmp	w0, #0x0
  4039bc:	b.eq	403a00 <__fxstatat@plt+0xa10>  // b.none
  4039c0:	bl	402f30 <__errno_location@plt>
  4039c4:	ldr	w19, [x0]
  4039c8:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  4039cc:	add	x0, x0, #0xf78
  4039d0:	bl	402f70 <gettext@plt>
  4039d4:	mov	x20, x0
  4039d8:	ldr	x1, [x29, #120]
  4039dc:	mov	w0, #0x4                   	// #4
  4039e0:	bl	412310 <__fxstatat@plt+0xf320>
  4039e4:	mov	x3, x0
  4039e8:	mov	x2, x20
  4039ec:	mov	w1, w19
  4039f0:	mov	w0, #0x0                   	// #0
  4039f4:	bl	402870 <error@plt>
  4039f8:	mov	w0, #0x0                   	// #0
  4039fc:	b	403a34 <__fxstatat@plt+0xa44>
  403a00:	ldr	x0, [x29, #152]
  403a04:	ldr	x0, [x0, #136]
  403a08:	ldr	x1, [x29, #120]
  403a0c:	add	x0, x1, x0
  403a10:	mov	w1, #0x2f                  	// #47
  403a14:	strb	w1, [x0]
  403a18:	ldr	x0, [x29, #152]
  403a1c:	ldr	x0, [x0, #144]
  403a20:	str	x0, [x29, #152]
  403a24:	ldr	x0, [x29, #152]
  403a28:	cmp	x0, #0x0
  403a2c:	b.ne	403814 <__fxstatat@plt+0x824>  // b.any
  403a30:	mov	w0, #0x1                   	// #1
  403a34:	mov	sp, x29
  403a38:	ldp	x19, x20, [sp, #16]
  403a3c:	ldp	x29, x30, [sp], #160
  403a40:	ret
  403a44:	stp	x29, x30, [sp, #-432]!
  403a48:	mov	x29, sp
  403a4c:	stp	x19, x20, [sp, #16]
  403a50:	str	x0, [x29, #72]
  403a54:	str	x1, [x29, #64]
  403a58:	str	x2, [x29, #56]
  403a5c:	str	x3, [x29, #48]
  403a60:	str	x4, [x29, #40]
  403a64:	str	x5, [x29, #32]
  403a68:	ldr	x0, [x29, #72]
  403a6c:	str	x0, [x29, #400]
  403a70:	ldr	x0, [x29, #400]
  403a74:	bl	402840 <strlen@plt>
  403a78:	add	x0, x0, #0x1
  403a7c:	str	x0, [x29, #392]
  403a80:	ldr	x0, [x29, #392]
  403a84:	add	x0, x0, #0xf
  403a88:	lsr	x0, x0, #4
  403a8c:	lsl	x0, x0, #4
  403a90:	sub	sp, sp, x0
  403a94:	mov	x0, sp
  403a98:	add	x0, x0, #0xf
  403a9c:	lsr	x0, x0, #4
  403aa0:	lsl	x0, x0, #4
  403aa4:	str	x0, [x29, #384]
  403aa8:	ldr	x2, [x29, #392]
  403aac:	ldr	x1, [x29, #400]
  403ab0:	ldr	x0, [x29, #384]
  403ab4:	bl	402820 <memcpy@plt>
  403ab8:	str	x0, [x29, #376]
  403abc:	ldr	x1, [x29, #376]
  403ac0:	ldr	x0, [x29, #64]
  403ac4:	add	x0, x1, x0
  403ac8:	str	x0, [x29, #368]
  403acc:	ldr	x0, [x29, #376]
  403ad0:	bl	40dc14 <__fxstatat@plt+0xac24>
  403ad4:	str	x0, [x29, #360]
  403ad8:	ldr	x0, [x29, #360]
  403adc:	add	x0, x0, #0x1
  403ae0:	add	x0, x0, #0xf
  403ae4:	lsr	x0, x0, #4
  403ae8:	lsl	x0, x0, #4
  403aec:	sub	sp, sp, x0
  403af0:	mov	x0, sp
  403af4:	add	x0, x0, #0xf
  403af8:	lsr	x0, x0, #4
  403afc:	lsl	x0, x0, #4
  403b00:	str	x0, [x29, #352]
  403b04:	ldr	x2, [x29, #360]
  403b08:	ldr	x1, [x29, #376]
  403b0c:	ldr	x0, [x29, #352]
  403b10:	bl	402820 <memcpy@plt>
  403b14:	ldr	x1, [x29, #352]
  403b18:	ldr	x0, [x29, #360]
  403b1c:	add	x0, x1, x0
  403b20:	strb	wzr, [x0]
  403b24:	ldr	x0, [x29, #48]
  403b28:	str	xzr, [x0]
  403b2c:	add	x0, x29, #0xd0
  403b30:	mov	x1, x0
  403b34:	ldr	x0, [x29, #352]
  403b38:	bl	419418 <__fxstatat@plt+0x16428>
  403b3c:	cmp	w0, #0x0
  403b40:	b.eq	4040c4 <__fxstatat@plt+0x10d4>  // b.none
  403b44:	ldr	x0, [x29, #368]
  403b48:	str	x0, [x29, #424]
  403b4c:	b	403b5c <__fxstatat@plt+0xb6c>
  403b50:	ldr	x0, [x29, #424]
  403b54:	add	x0, x0, #0x1
  403b58:	str	x0, [x29, #424]
  403b5c:	ldr	x0, [x29, #424]
  403b60:	ldrb	w0, [x0]
  403b64:	cmp	w0, #0x2f
  403b68:	b.eq	403b50 <__fxstatat@plt+0xb60>  // b.none
  403b6c:	b	4040a4 <__fxstatat@plt+0x10b4>
  403b70:	ldr	x0, [x29, #424]
  403b74:	strb	wzr, [x0]
  403b78:	add	x0, x29, #0xd0
  403b7c:	mov	x1, x0
  403b80:	ldr	x0, [x29, #376]
  403b84:	bl	419418 <__fxstatat@plt+0x16428>
  403b88:	cmp	w0, #0x0
  403b8c:	cset	w0, ne  // ne = any
  403b90:	strb	w0, [x29, #351]
  403b94:	ldrb	w0, [x29, #351]
  403b98:	cmp	w0, #0x0
  403b9c:	b.ne	403bd0 <__fxstatat@plt+0xbe0>  // b.any
  403ba0:	ldr	x0, [x29, #32]
  403ba4:	ldrb	w0, [x0, #29]
  403ba8:	cmp	w0, #0x0
  403bac:	b.ne	403bd0 <__fxstatat@plt+0xbe0>  // b.any
  403bb0:	ldr	x0, [x29, #32]
  403bb4:	ldrb	w0, [x0, #30]
  403bb8:	cmp	w0, #0x0
  403bbc:	b.ne	403bd0 <__fxstatat@plt+0xbe0>  // b.any
  403bc0:	ldr	x0, [x29, #32]
  403bc4:	ldrb	w0, [x0, #31]
  403bc8:	cmp	w0, #0x0
  403bcc:	b.eq	403cec <__fxstatat@plt+0xcfc>  // b.none
  403bd0:	add	x0, x29, #0x50
  403bd4:	mov	x1, x0
  403bd8:	ldr	x0, [x29, #368]
  403bdc:	bl	419418 <__fxstatat@plt+0x16428>
  403be0:	cmp	w0, #0x0
  403be4:	b.eq	403bf4 <__fxstatat@plt+0xc04>  // b.none
  403be8:	bl	402f30 <__errno_location@plt>
  403bec:	ldr	w0, [x0]
  403bf0:	b	403c10 <__fxstatat@plt+0xc20>
  403bf4:	ldr	w0, [x29, #96]
  403bf8:	and	w0, w0, #0xf000
  403bfc:	cmp	w0, #0x4, lsl #12
  403c00:	b.ne	403c0c <__fxstatat@plt+0xc1c>  // b.any
  403c04:	mov	w0, #0x0                   	// #0
  403c08:	b	403c10 <__fxstatat@plt+0xc20>
  403c0c:	mov	w0, #0x14                  	// #20
  403c10:	str	w0, [x29, #344]
  403c14:	ldr	w0, [x29, #344]
  403c18:	cmp	w0, #0x0
  403c1c:	b.eq	403c58 <__fxstatat@plt+0xc68>  // b.none
  403c20:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403c24:	add	x0, x0, #0xfa0
  403c28:	bl	402f70 <gettext@plt>
  403c2c:	mov	x19, x0
  403c30:	ldr	x1, [x29, #368]
  403c34:	mov	w0, #0x4                   	// #4
  403c38:	bl	412310 <__fxstatat@plt+0xf320>
  403c3c:	mov	x3, x0
  403c40:	mov	x2, x19
  403c44:	ldr	w1, [x29, #344]
  403c48:	mov	w0, #0x0                   	// #0
  403c4c:	bl	402870 <error@plt>
  403c50:	mov	w0, #0x0                   	// #0
  403c54:	b	404118 <__fxstatat@plt+0x1128>
  403c58:	mov	x0, #0x98                  	// #152
  403c5c:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  403c60:	str	x0, [x29, #416]
  403c64:	ldr	x0, [x29, #416]
  403c68:	mov	x1, x0
  403c6c:	add	x0, x29, #0x50
  403c70:	ldp	x2, x3, [x0]
  403c74:	stp	x2, x3, [x1]
  403c78:	ldp	x2, x3, [x0, #16]
  403c7c:	stp	x2, x3, [x1, #16]
  403c80:	ldp	x2, x3, [x0, #32]
  403c84:	stp	x2, x3, [x1, #32]
  403c88:	ldp	x2, x3, [x0, #48]
  403c8c:	stp	x2, x3, [x1, #48]
  403c90:	ldp	x2, x3, [x0, #64]
  403c94:	stp	x2, x3, [x1, #64]
  403c98:	ldp	x2, x3, [x0, #80]
  403c9c:	stp	x2, x3, [x1, #80]
  403ca0:	ldp	x2, x3, [x0, #96]
  403ca4:	stp	x2, x3, [x1, #96]
  403ca8:	ldp	x2, x3, [x0, #112]
  403cac:	stp	x2, x3, [x1, #112]
  403cb0:	ldr	x1, [x29, #424]
  403cb4:	ldr	x0, [x29, #376]
  403cb8:	sub	x0, x1, x0
  403cbc:	mov	x1, x0
  403cc0:	ldr	x0, [x29, #416]
  403cc4:	str	x1, [x0, #136]
  403cc8:	ldr	x0, [x29, #416]
  403ccc:	strb	wzr, [x0, #128]
  403cd0:	ldr	x0, [x29, #48]
  403cd4:	ldr	x1, [x0]
  403cd8:	ldr	x0, [x29, #416]
  403cdc:	str	x1, [x0, #144]
  403ce0:	ldr	x0, [x29, #48]
  403ce4:	ldr	x1, [x29, #416]
  403ce8:	str	x1, [x0]
  403cec:	ldrb	w0, [x29, #351]
  403cf0:	cmp	w0, #0x0
  403cf4:	b.eq	403d04 <__fxstatat@plt+0xd14>  // b.none
  403cf8:	ldr	x0, [x29, #416]
  403cfc:	ldr	w0, [x0, #16]
  403d00:	b	403d08 <__fxstatat@plt+0xd18>
  403d04:	mov	w0, #0x0                   	// #0
  403d08:	ldr	x4, [x29, #32]
  403d0c:	ldrb	w3, [x29, #351]
  403d10:	mov	w2, w0
  403d14:	ldr	x1, [x29, #376]
  403d18:	ldr	x0, [x29, #368]
  403d1c:	bl	406f18 <__fxstatat@plt+0x3f28>
  403d20:	and	w0, w0, #0xff
  403d24:	eor	w0, w0, #0x1
  403d28:	and	w0, w0, #0xff
  403d2c:	cmp	w0, #0x0
  403d30:	b.eq	403d3c <__fxstatat@plt+0xd4c>  // b.none
  403d34:	mov	w0, #0x0                   	// #0
  403d38:	b	404118 <__fxstatat@plt+0x1128>
  403d3c:	ldrb	w0, [x29, #351]
  403d40:	cmp	w0, #0x0
  403d44:	b.eq	403fa0 <__fxstatat@plt+0xfb0>  // b.none
  403d48:	ldr	x0, [x29, #40]
  403d4c:	mov	w1, #0x1                   	// #1
  403d50:	strb	w1, [x0]
  403d54:	ldr	x0, [x29, #416]
  403d58:	ldr	w0, [x0, #16]
  403d5c:	str	w0, [x29, #340]
  403d60:	ldr	x0, [x29, #32]
  403d64:	ldrb	w0, [x0, #29]
  403d68:	eor	w0, w0, #0x1
  403d6c:	and	w0, w0, #0xff
  403d70:	cmp	w0, #0x0
  403d74:	b.eq	403d98 <__fxstatat@plt+0xda8>  // b.none
  403d78:	ldr	x0, [x29, #32]
  403d7c:	ldrb	w0, [x0, #30]
  403d80:	cmp	w0, #0x0
  403d84:	b.eq	403d90 <__fxstatat@plt+0xda0>  // b.none
  403d88:	mov	w0, #0x12                  	// #18
  403d8c:	b	403d9c <__fxstatat@plt+0xdac>
  403d90:	mov	w0, #0x0                   	// #0
  403d94:	b	403d9c <__fxstatat@plt+0xdac>
  403d98:	mov	w0, #0x3f                  	// #63
  403d9c:	ldr	w1, [x29, #340]
  403da0:	and	w0, w0, w1
  403da4:	str	w0, [x29, #412]
  403da8:	ldr	x0, [x29, #32]
  403dac:	ldrb	w0, [x0, #32]
  403db0:	cmp	w0, #0x0
  403db4:	b.eq	403dc0 <__fxstatat@plt+0xdd0>  // b.none
  403db8:	mov	w0, #0x1ff                 	// #511
  403dbc:	b	403dc4 <__fxstatat@plt+0xdd4>
  403dc0:	ldr	w0, [x29, #340]
  403dc4:	str	w0, [x29, #336]
  403dc8:	ldr	w0, [x29, #412]
  403dcc:	mvn	w1, w0
  403dd0:	ldr	w0, [x29, #336]
  403dd4:	and	w0, w1, w0
  403dd8:	and	w0, w0, #0xfff
  403ddc:	str	w0, [x29, #336]
  403de0:	ldr	w1, [x29, #336]
  403de4:	ldr	x0, [x29, #376]
  403de8:	bl	402f90 <mkdir@plt>
  403dec:	cmp	w0, #0x0
  403df0:	b.eq	403e34 <__fxstatat@plt+0xe44>  // b.none
  403df4:	bl	402f30 <__errno_location@plt>
  403df8:	ldr	w19, [x0]
  403dfc:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403e00:	add	x0, x0, #0xfc0
  403e04:	bl	402f70 <gettext@plt>
  403e08:	mov	x20, x0
  403e0c:	ldr	x1, [x29, #376]
  403e10:	mov	w0, #0x4                   	// #4
  403e14:	bl	412310 <__fxstatat@plt+0xf320>
  403e18:	mov	x3, x0
  403e1c:	mov	x2, x20
  403e20:	mov	w1, w19
  403e24:	mov	w0, #0x0                   	// #0
  403e28:	bl	402870 <error@plt>
  403e2c:	mov	w0, #0x0                   	// #0
  403e30:	b	404118 <__fxstatat@plt+0x1128>
  403e34:	ldr	x0, [x29, #56]
  403e38:	cmp	x0, #0x0
  403e3c:	b.eq	403e50 <__fxstatat@plt+0xe60>  // b.none
  403e40:	ldr	x2, [x29, #376]
  403e44:	ldr	x1, [x29, #368]
  403e48:	ldr	x0, [x29, #56]
  403e4c:	bl	402f10 <printf@plt>
  403e50:	add	x0, x29, #0xd0
  403e54:	mov	x1, x0
  403e58:	ldr	x0, [x29, #376]
  403e5c:	bl	419438 <__fxstatat@plt+0x16448>
  403e60:	cmp	w0, #0x0
  403e64:	b.eq	403ea8 <__fxstatat@plt+0xeb8>  // b.none
  403e68:	bl	402f30 <__errno_location@plt>
  403e6c:	ldr	w19, [x0]
  403e70:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403e74:	add	x0, x0, #0xfa0
  403e78:	bl	402f70 <gettext@plt>
  403e7c:	mov	x20, x0
  403e80:	ldr	x1, [x29, #376]
  403e84:	mov	w0, #0x4                   	// #4
  403e88:	bl	412310 <__fxstatat@plt+0xf320>
  403e8c:	mov	x3, x0
  403e90:	mov	x2, x20
  403e94:	mov	w1, w19
  403e98:	mov	w0, #0x0                   	// #0
  403e9c:	bl	402870 <error@plt>
  403ea0:	mov	w0, #0x0                   	// #0
  403ea4:	b	404118 <__fxstatat@plt+0x1128>
  403ea8:	ldr	x0, [x29, #32]
  403eac:	ldrb	w0, [x0, #30]
  403eb0:	eor	w0, w0, #0x1
  403eb4:	and	w0, w0, #0xff
  403eb8:	cmp	w0, #0x0
  403ebc:	b.eq	403f34 <__fxstatat@plt+0xf44>  // b.none
  403ec0:	ldr	w0, [x29, #224]
  403ec4:	mvn	w1, w0
  403ec8:	ldr	w0, [x29, #412]
  403ecc:	and	w0, w1, w0
  403ed0:	cmp	w0, #0x0
  403ed4:	b.eq	403eec <__fxstatat@plt+0xefc>  // b.none
  403ed8:	bl	40b798 <__fxstatat@plt+0x87a8>
  403edc:	mvn	w0, w0
  403ee0:	ldr	w1, [x29, #412]
  403ee4:	and	w0, w1, w0
  403ee8:	str	w0, [x29, #412]
  403eec:	ldr	w0, [x29, #224]
  403ef0:	mvn	w1, w0
  403ef4:	ldr	w0, [x29, #412]
  403ef8:	and	w0, w1, w0
  403efc:	cmp	w0, #0x0
  403f00:	b.ne	403f14 <__fxstatat@plt+0xf24>  // b.any
  403f04:	ldr	w0, [x29, #224]
  403f08:	and	w0, w0, #0x1c0
  403f0c:	cmp	w0, #0x1c0
  403f10:	b.eq	403f34 <__fxstatat@plt+0xf44>  // b.none
  403f14:	ldr	w1, [x29, #224]
  403f18:	ldr	w0, [x29, #412]
  403f1c:	orr	w1, w1, w0
  403f20:	ldr	x0, [x29, #416]
  403f24:	str	w1, [x0, #16]
  403f28:	ldr	x0, [x29, #416]
  403f2c:	mov	w1, #0x1                   	// #1
  403f30:	strb	w1, [x0, #128]
  403f34:	ldr	w0, [x29, #224]
  403f38:	and	w0, w0, #0x1c0
  403f3c:	cmp	w0, #0x1c0
  403f40:	b.eq	403ff0 <__fxstatat@plt+0x1000>  // b.none
  403f44:	ldr	w0, [x29, #224]
  403f48:	orr	w0, w0, #0x1c0
  403f4c:	mov	w1, w0
  403f50:	ldr	x0, [x29, #376]
  403f54:	bl	402a50 <chmod@plt>
  403f58:	cmp	w0, #0x0
  403f5c:	b.eq	403ff0 <__fxstatat@plt+0x1000>  // b.none
  403f60:	bl	402f30 <__errno_location@plt>
  403f64:	ldr	w19, [x0]
  403f68:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  403f6c:	add	x0, x0, #0xfe0
  403f70:	bl	402f70 <gettext@plt>
  403f74:	mov	x20, x0
  403f78:	ldr	x1, [x29, #376]
  403f7c:	mov	w0, #0x4                   	// #4
  403f80:	bl	412310 <__fxstatat@plt+0xf320>
  403f84:	mov	x3, x0
  403f88:	mov	x2, x20
  403f8c:	mov	w1, w19
  403f90:	mov	w0, #0x0                   	// #0
  403f94:	bl	402870 <error@plt>
  403f98:	mov	w0, #0x0                   	// #0
  403f9c:	b	404118 <__fxstatat@plt+0x1128>
  403fa0:	ldr	w0, [x29, #224]
  403fa4:	and	w0, w0, #0xf000
  403fa8:	cmp	w0, #0x4, lsl #12
  403fac:	b.eq	403fe8 <__fxstatat@plt+0xff8>  // b.none
  403fb0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  403fb4:	add	x0, x0, #0x0
  403fb8:	bl	402f70 <gettext@plt>
  403fbc:	mov	x19, x0
  403fc0:	ldr	x1, [x29, #376]
  403fc4:	mov	w0, #0x4                   	// #4
  403fc8:	bl	412310 <__fxstatat@plt+0xf320>
  403fcc:	mov	x3, x0
  403fd0:	mov	x2, x19
  403fd4:	mov	w1, #0x0                   	// #0
  403fd8:	mov	w0, #0x0                   	// #0
  403fdc:	bl	402870 <error@plt>
  403fe0:	mov	w0, #0x0                   	// #0
  403fe4:	b	404118 <__fxstatat@plt+0x1128>
  403fe8:	ldr	x0, [x29, #40]
  403fec:	strb	wzr, [x0]
  403ff0:	ldr	x0, [x29, #40]
  403ff4:	ldrb	w0, [x0]
  403ff8:	eor	w0, w0, #0x1
  403ffc:	and	w0, w0, #0xff
  404000:	cmp	w0, #0x0
  404004:	b.eq	404070 <__fxstatat@plt+0x1080>  // b.none
  404008:	ldr	x0, [x29, #32]
  40400c:	ldrb	w0, [x0, #33]
  404010:	cmp	w0, #0x0
  404014:	b.ne	404028 <__fxstatat@plt+0x1038>  // b.any
  404018:	ldr	x0, [x29, #32]
  40401c:	ldrb	w0, [x0, #37]
  404020:	cmp	w0, #0x0
  404024:	b.eq	404070 <__fxstatat@plt+0x1080>  // b.none
  404028:	ldr	x0, [x29, #32]
  40402c:	ldrb	w0, [x0, #37]
  404030:	ldr	x3, [x29, #32]
  404034:	mov	w2, #0x0                   	// #0
  404038:	mov	w1, w0
  40403c:	ldr	x0, [x29, #376]
  404040:	bl	4071b4 <__fxstatat@plt+0x41c4>
  404044:	and	w0, w0, #0xff
  404048:	eor	w0, w0, #0x1
  40404c:	and	w0, w0, #0xff
  404050:	cmp	w0, #0x0
  404054:	b.eq	404070 <__fxstatat@plt+0x1080>  // b.none
  404058:	ldr	x0, [x29, #32]
  40405c:	ldrb	w0, [x0, #38]
  404060:	cmp	w0, #0x0
  404064:	b.eq	404070 <__fxstatat@plt+0x1080>  // b.none
  404068:	mov	w0, #0x0                   	// #0
  40406c:	b	404118 <__fxstatat@plt+0x1128>
  404070:	ldr	x0, [x29, #424]
  404074:	add	x1, x0, #0x1
  404078:	str	x1, [x29, #424]
  40407c:	mov	w1, #0x2f                  	// #47
  404080:	strb	w1, [x0]
  404084:	b	404094 <__fxstatat@plt+0x10a4>
  404088:	ldr	x0, [x29, #424]
  40408c:	add	x0, x0, #0x1
  404090:	str	x0, [x29, #424]
  404094:	ldr	x0, [x29, #424]
  404098:	ldrb	w0, [x0]
  40409c:	cmp	w0, #0x2f
  4040a0:	b.eq	404088 <__fxstatat@plt+0x1098>  // b.none
  4040a4:	mov	w1, #0x2f                  	// #47
  4040a8:	ldr	x0, [x29, #424]
  4040ac:	bl	402da0 <strchr@plt>
  4040b0:	str	x0, [x29, #424]
  4040b4:	ldr	x0, [x29, #424]
  4040b8:	cmp	x0, #0x0
  4040bc:	b.ne	403b70 <__fxstatat@plt+0xb80>  // b.any
  4040c0:	b	404114 <__fxstatat@plt+0x1124>
  4040c4:	ldr	w0, [x29, #224]
  4040c8:	and	w0, w0, #0xf000
  4040cc:	cmp	w0, #0x4, lsl #12
  4040d0:	b.eq	40410c <__fxstatat@plt+0x111c>  // b.none
  4040d4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4040d8:	add	x0, x0, #0x0
  4040dc:	bl	402f70 <gettext@plt>
  4040e0:	mov	x19, x0
  4040e4:	ldr	x1, [x29, #352]
  4040e8:	mov	w0, #0x4                   	// #4
  4040ec:	bl	412310 <__fxstatat@plt+0xf320>
  4040f0:	mov	x3, x0
  4040f4:	mov	x2, x19
  4040f8:	mov	w1, #0x0                   	// #0
  4040fc:	mov	w0, #0x0                   	// #0
  404100:	bl	402870 <error@plt>
  404104:	mov	w0, #0x0                   	// #0
  404108:	b	404118 <__fxstatat@plt+0x1128>
  40410c:	ldr	x0, [x29, #40]
  404110:	strb	wzr, [x0]
  404114:	mov	w0, #0x1                   	// #1
  404118:	mov	sp, x29
  40411c:	ldp	x19, x20, [sp, #16]
  404120:	ldp	x29, x30, [sp], #432
  404124:	ret
  404128:	stp	x29, x30, [sp, #-80]!
  40412c:	mov	x29, sp
  404130:	str	x19, [sp, #16]
  404134:	str	x0, [sp, #56]
  404138:	str	x1, [sp, #48]
  40413c:	str	x2, [sp, #40]
  404140:	strb	w3, [sp, #39]
  404144:	ldr	x1, [sp, #48]
  404148:	ldr	x0, [sp, #56]
  40414c:	bl	419418 <__fxstatat@plt+0x16428>
  404150:	cmp	w0, #0x0
  404154:	b.eq	404164 <__fxstatat@plt+0x1174>  // b.none
  404158:	bl	402f30 <__errno_location@plt>
  40415c:	ldr	w0, [x0]
  404160:	b	404168 <__fxstatat@plt+0x1178>
  404164:	mov	w0, #0x0                   	// #0
  404168:	str	w0, [sp, #76]
  40416c:	ldr	w0, [sp, #76]
  404170:	cmp	w0, #0x0
  404174:	b.ne	404194 <__fxstatat@plt+0x11a4>  // b.any
  404178:	ldr	x0, [sp, #48]
  40417c:	ldr	w0, [x0, #16]
  404180:	and	w0, w0, #0xf000
  404184:	cmp	w0, #0x4, lsl #12
  404188:	b.ne	404194 <__fxstatat@plt+0x11a4>  // b.any
  40418c:	mov	w0, #0x1                   	// #1
  404190:	b	404198 <__fxstatat@plt+0x11a8>
  404194:	mov	w0, #0x0                   	// #0
  404198:	strb	w0, [sp, #75]
  40419c:	ldrb	w0, [sp, #75]
  4041a0:	and	w0, w0, #0x1
  4041a4:	strb	w0, [sp, #75]
  4041a8:	ldr	w0, [sp, #76]
  4041ac:	cmp	w0, #0x0
  4041b0:	b.eq	404218 <__fxstatat@plt+0x1228>  // b.none
  4041b4:	ldr	w0, [sp, #76]
  4041b8:	cmp	w0, #0x2
  4041bc:	b.ne	4041d0 <__fxstatat@plt+0x11e0>  // b.any
  4041c0:	ldr	x0, [sp, #40]
  4041c4:	mov	w1, #0x1                   	// #1
  4041c8:	strb	w1, [x0]
  4041cc:	b	404218 <__fxstatat@plt+0x1228>
  4041d0:	ldrb	w0, [sp, #39]
  4041d4:	cmp	w0, #0x0
  4041d8:	b.eq	4041e8 <__fxstatat@plt+0x11f8>  // b.none
  4041dc:	ldr	x0, [sp, #48]
  4041e0:	str	wzr, [x0, #16]
  4041e4:	b	404218 <__fxstatat@plt+0x1228>
  4041e8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4041ec:	add	x0, x0, #0x28
  4041f0:	bl	402f70 <gettext@plt>
  4041f4:	mov	x19, x0
  4041f8:	ldr	x1, [sp, #56]
  4041fc:	mov	w0, #0x4                   	// #4
  404200:	bl	412310 <__fxstatat@plt+0xf320>
  404204:	mov	x3, x0
  404208:	mov	x2, x19
  40420c:	ldr	w1, [sp, #76]
  404210:	mov	w0, #0x1                   	// #1
  404214:	bl	402870 <error@plt>
  404218:	ldrb	w0, [sp, #75]
  40421c:	ldr	x19, [sp, #16]
  404220:	ldp	x29, x30, [sp], #80
  404224:	ret
  404228:	stp	x29, x30, [sp, #-368]!
  40422c:	mov	x29, sp
  404230:	str	x19, [sp, #16]
  404234:	str	w0, [x29, #60]
  404238:	str	x1, [x29, #48]
  40423c:	str	x2, [x29, #40]
  404240:	strb	w3, [x29, #59]
  404244:	str	x4, [x29, #32]
  404248:	strb	wzr, [x29, #103]
  40424c:	mov	w0, #0x1                   	// #1
  404250:	strb	w0, [x29, #367]
  404254:	ldr	x0, [x29, #32]
  404258:	ldrb	w0, [x0, #21]
  40425c:	cmp	w0, #0x0
  404260:	b.ne	404274 <__fxstatat@plt+0x1284>  // b.any
  404264:	ldr	x0, [x29, #32]
  404268:	ldrb	w0, [x0, #22]
  40426c:	cmp	w0, #0x0
  404270:	b.eq	40427c <__fxstatat@plt+0x128c>  // b.none
  404274:	mov	w0, #0x1                   	// #1
  404278:	b	404280 <__fxstatat@plt+0x1290>
  40427c:	mov	w0, #0x0                   	// #0
  404280:	strb	w0, [x29, #335]
  404284:	ldrb	w0, [x29, #335]
  404288:	and	w0, w0, #0x1
  40428c:	strb	w0, [x29, #335]
  404290:	ldr	x0, [x29, #40]
  404294:	cmp	x0, #0x0
  404298:	cset	w0, eq  // eq = none
  40429c:	and	w0, w0, #0xff
  4042a0:	mov	w1, w0
  4042a4:	ldr	w0, [x29, #60]
  4042a8:	cmp	w0, w1
  4042ac:	b.gt	40431c <__fxstatat@plt+0x132c>
  4042b0:	ldr	w0, [x29, #60]
  4042b4:	cmp	w0, #0x0
  4042b8:	b.gt	4042dc <__fxstatat@plt+0x12ec>
  4042bc:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4042c0:	add	x0, x0, #0x40
  4042c4:	bl	402f70 <gettext@plt>
  4042c8:	mov	x2, x0
  4042cc:	mov	w1, #0x0                   	// #0
  4042d0:	mov	w0, #0x0                   	// #0
  4042d4:	bl	402870 <error@plt>
  4042d8:	b	404314 <__fxstatat@plt+0x1324>
  4042dc:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4042e0:	add	x0, x0, #0x58
  4042e4:	bl	402f70 <gettext@plt>
  4042e8:	mov	x19, x0
  4042ec:	ldr	x0, [x29, #48]
  4042f0:	ldr	x0, [x0]
  4042f4:	mov	x1, x0
  4042f8:	mov	w0, #0x4                   	// #4
  4042fc:	bl	412310 <__fxstatat@plt+0xf320>
  404300:	mov	x3, x0
  404304:	mov	x2, x19
  404308:	mov	w1, #0x0                   	// #0
  40430c:	mov	w0, #0x0                   	// #0
  404310:	bl	402870 <error@plt>
  404314:	mov	w0, #0x1                   	// #1
  404318:	bl	403430 <__fxstatat@plt+0x440>
  40431c:	ldrb	w0, [x29, #59]
  404320:	cmp	w0, #0x0
  404324:	b.eq	4043d0 <__fxstatat@plt+0x13e0>  // b.none
  404328:	ldr	x0, [x29, #40]
  40432c:	cmp	x0, #0x0
  404330:	b.eq	404350 <__fxstatat@plt+0x1360>  // b.none
  404334:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404338:	add	x0, x0, #0x88
  40433c:	bl	402f70 <gettext@plt>
  404340:	mov	x2, x0
  404344:	mov	w1, #0x0                   	// #0
  404348:	mov	w0, #0x1                   	// #1
  40434c:	bl	402870 <error@plt>
  404350:	ldr	w0, [x29, #60]
  404354:	cmp	w0, #0x2
  404358:	b.le	4043a0 <__fxstatat@plt+0x13b0>
  40435c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404360:	add	x0, x0, #0xd0
  404364:	bl	402f70 <gettext@plt>
  404368:	mov	x19, x0
  40436c:	ldr	x0, [x29, #48]
  404370:	add	x0, x0, #0x10
  404374:	ldr	x0, [x0]
  404378:	mov	x1, x0
  40437c:	mov	w0, #0x4                   	// #4
  404380:	bl	412310 <__fxstatat@plt+0xf320>
  404384:	mov	x3, x0
  404388:	mov	x2, x19
  40438c:	mov	w1, #0x0                   	// #0
  404390:	mov	w0, #0x0                   	// #0
  404394:	bl	402870 <error@plt>
  404398:	mov	w0, #0x1                   	// #1
  40439c:	bl	403430 <__fxstatat@plt+0x440>
  4043a0:	ldrsw	x0, [x29, #60]
  4043a4:	lsl	x0, x0, #3
  4043a8:	sub	x0, x0, #0x8
  4043ac:	ldr	x1, [x29, #48]
  4043b0:	add	x0, x1, x0
  4043b4:	ldr	x0, [x0]
  4043b8:	add	x2, x29, #0x67
  4043bc:	add	x1, x29, #0x68
  4043c0:	ldrb	w3, [x29, #335]
  4043c4:	bl	404128 <__fxstatat@plt+0x1138>
  4043c8:	strb	w0, [x29, #334]
  4043cc:	b	404498 <__fxstatat@plt+0x14a8>
  4043d0:	ldr	x0, [x29, #40]
  4043d4:	cmp	x0, #0x0
  4043d8:	b.ne	404498 <__fxstatat@plt+0x14a8>  // b.any
  4043dc:	ldr	w0, [x29, #60]
  4043e0:	cmp	w0, #0x1
  4043e4:	b.le	404444 <__fxstatat@plt+0x1454>
  4043e8:	ldrsw	x0, [x29, #60]
  4043ec:	lsl	x0, x0, #3
  4043f0:	sub	x0, x0, #0x8
  4043f4:	ldr	x1, [x29, #48]
  4043f8:	add	x0, x1, x0
  4043fc:	ldr	x0, [x0]
  404400:	add	x2, x29, #0x67
  404404:	add	x1, x29, #0x68
  404408:	ldrb	w3, [x29, #335]
  40440c:	bl	404128 <__fxstatat@plt+0x1138>
  404410:	and	w0, w0, #0xff
  404414:	cmp	w0, #0x0
  404418:	b.eq	404444 <__fxstatat@plt+0x1454>  // b.none
  40441c:	ldr	w0, [x29, #60]
  404420:	sub	w0, w0, #0x1
  404424:	str	w0, [x29, #60]
  404428:	ldrsw	x0, [x29, #60]
  40442c:	lsl	x0, x0, #3
  404430:	ldr	x1, [x29, #48]
  404434:	add	x0, x1, x0
  404438:	ldr	x0, [x0]
  40443c:	str	x0, [x29, #40]
  404440:	b	404498 <__fxstatat@plt+0x14a8>
  404444:	ldr	w0, [x29, #60]
  404448:	cmp	w0, #0x2
  40444c:	b.le	404498 <__fxstatat@plt+0x14a8>
  404450:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404454:	add	x0, x0, #0xe8
  404458:	bl	402f70 <gettext@plt>
  40445c:	mov	x19, x0
  404460:	ldrsw	x0, [x29, #60]
  404464:	lsl	x0, x0, #3
  404468:	sub	x0, x0, #0x8
  40446c:	ldr	x1, [x29, #48]
  404470:	add	x0, x1, x0
  404474:	ldr	x0, [x0]
  404478:	mov	x1, x0
  40447c:	mov	w0, #0x4                   	// #4
  404480:	bl	412310 <__fxstatat@plt+0xf320>
  404484:	mov	x3, x0
  404488:	mov	x2, x19
  40448c:	mov	w1, #0x0                   	// #0
  404490:	mov	w0, #0x1                   	// #1
  404494:	bl	402870 <error@plt>
  404498:	ldr	x0, [x29, #40]
  40449c:	cmp	x0, #0x0
  4044a0:	b.eq	404794 <__fxstatat@plt+0x17a4>  // b.none
  4044a4:	ldr	w0, [x29, #60]
  4044a8:	cmp	w0, #0x1
  4044ac:	b.le	4044c0 <__fxstatat@plt+0x14d0>
  4044b0:	ldr	x0, [x29, #32]
  4044b4:	bl	408a70 <__fxstatat@plt+0x5a80>
  4044b8:	ldr	x0, [x29, #32]
  4044bc:	bl	408ab8 <__fxstatat@plt+0x5ac8>
  4044c0:	str	wzr, [x29, #360]
  4044c4:	b	404780 <__fxstatat@plt+0x1790>
  4044c8:	mov	w0, #0x1                   	// #1
  4044cc:	strb	w0, [x29, #351]
  4044d0:	str	xzr, [x29, #80]
  4044d4:	ldrsw	x0, [x29, #360]
  4044d8:	lsl	x0, x0, #3
  4044dc:	ldr	x1, [x29, #48]
  4044e0:	add	x0, x1, x0
  4044e4:	ldr	x0, [x0]
  4044e8:	str	x0, [x29, #304]
  4044ec:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4044f0:	add	x0, x0, #0x4ca
  4044f4:	ldrb	w0, [x0]
  4044f8:	cmp	w0, #0x0
  4044fc:	b.eq	404508 <__fxstatat@plt+0x1518>  // b.none
  404500:	ldr	x0, [x29, #304]
  404504:	bl	40de6c <__fxstatat@plt+0xae7c>
  404508:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40450c:	add	x0, x0, #0x4c9
  404510:	ldrb	w0, [x0]
  404514:	cmp	w0, #0x0
  404518:	b.eq	4045ec <__fxstatat@plt+0x15fc>  // b.none
  40451c:	ldr	x0, [x29, #304]
  404520:	str	x0, [x29, #264]
  404524:	ldr	x0, [x29, #264]
  404528:	bl	402840 <strlen@plt>
  40452c:	add	x0, x0, #0x1
  404530:	str	x0, [x29, #256]
  404534:	ldr	x0, [x29, #256]
  404538:	add	x0, x0, #0xf
  40453c:	lsr	x0, x0, #4
  404540:	lsl	x0, x0, #4
  404544:	sub	sp, sp, x0
  404548:	mov	x0, sp
  40454c:	add	x0, x0, #0xf
  404550:	lsr	x0, x0, #4
  404554:	lsl	x0, x0, #4
  404558:	str	x0, [x29, #248]
  40455c:	ldr	x2, [x29, #256]
  404560:	ldr	x1, [x29, #264]
  404564:	ldr	x0, [x29, #248]
  404568:	bl	402820 <memcpy@plt>
  40456c:	str	x0, [x29, #240]
  404570:	ldr	x0, [x29, #240]
  404574:	bl	40de6c <__fxstatat@plt+0xae7c>
  404578:	add	x0, x29, #0x50
  40457c:	mov	x2, x0
  404580:	ldr	x1, [x29, #240]
  404584:	ldr	x0, [x29, #40]
  404588:	bl	40e494 <__fxstatat@plt+0xb4a4>
  40458c:	str	x0, [x29, #352]
  404590:	ldr	x1, [x29, #80]
  404594:	ldr	x0, [x29, #352]
  404598:	sub	x0, x1, x0
  40459c:	mov	x6, x0
  4045a0:	ldr	x0, [x29, #32]
  4045a4:	ldrb	w0, [x0, #46]
  4045a8:	cmp	w0, #0x0
  4045ac:	b.eq	4045bc <__fxstatat@plt+0x15cc>  // b.none
  4045b0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4045b4:	add	x0, x0, #0x108
  4045b8:	b	4045c0 <__fxstatat@plt+0x15d0>
  4045bc:	mov	x0, #0x0                   	// #0
  4045c0:	add	x2, x29, #0x67
  4045c4:	add	x1, x29, #0x58
  4045c8:	ldr	x5, [x29, #32]
  4045cc:	mov	x4, x2
  4045d0:	mov	x3, x1
  4045d4:	mov	x2, x0
  4045d8:	mov	x1, x6
  4045dc:	ldr	x0, [x29, #352]
  4045e0:	bl	403a44 <__fxstatat@plt+0xa54>
  4045e4:	strb	w0, [x29, #351]
  4045e8:	b	404684 <__fxstatat@plt+0x1694>
  4045ec:	ldr	x0, [x29, #304]
  4045f0:	bl	40dd70 <__fxstatat@plt+0xad80>
  4045f4:	str	x0, [x29, #296]
  4045f8:	ldr	x0, [x29, #296]
  4045fc:	bl	402840 <strlen@plt>
  404600:	add	x0, x0, #0x1
  404604:	str	x0, [x29, #288]
  404608:	ldr	x0, [x29, #288]
  40460c:	add	x0, x0, #0xf
  404610:	lsr	x0, x0, #4
  404614:	lsl	x0, x0, #4
  404618:	sub	sp, sp, x0
  40461c:	mov	x0, sp
  404620:	add	x0, x0, #0xf
  404624:	lsr	x0, x0, #4
  404628:	lsl	x0, x0, #4
  40462c:	str	x0, [x29, #280]
  404630:	ldr	x2, [x29, #288]
  404634:	ldr	x1, [x29, #296]
  404638:	ldr	x0, [x29, #280]
  40463c:	bl	402820 <memcpy@plt>
  404640:	str	x0, [x29, #272]
  404644:	ldr	x0, [x29, #272]
  404648:	bl	40de6c <__fxstatat@plt+0xae7c>
  40464c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404650:	add	x1, x0, #0x118
  404654:	ldr	x0, [x29, #272]
  404658:	bl	402c80 <strcmp@plt>
  40465c:	cmp	w0, #0x0
  404660:	b.ne	404670 <__fxstatat@plt+0x1680>  // b.any
  404664:	ldr	x0, [x29, #40]
  404668:	bl	415c64 <__fxstatat@plt+0x12c74>
  40466c:	b	404680 <__fxstatat@plt+0x1690>
  404670:	mov	x2, #0x0                   	// #0
  404674:	ldr	x1, [x29, #272]
  404678:	ldr	x0, [x29, #40]
  40467c:	bl	40e494 <__fxstatat@plt+0xb4a4>
  404680:	str	x0, [x29, #352]
  404684:	ldrb	w0, [x29, #351]
  404688:	eor	w0, w0, #0x1
  40468c:	and	w0, w0, #0xff
  404690:	cmp	w0, #0x0
  404694:	b.eq	4046a0 <__fxstatat@plt+0x16b0>  // b.none
  404698:	strb	wzr, [x29, #367]
  40469c:	b	40472c <__fxstatat@plt+0x173c>
  4046a0:	ldrb	w1, [x29, #103]
  4046a4:	add	x0, x29, #0x4f
  4046a8:	mov	x5, #0x0                   	// #0
  4046ac:	mov	x4, x0
  4046b0:	ldr	x3, [x29, #32]
  4046b4:	mov	w2, w1
  4046b8:	ldr	x1, [x29, #352]
  4046bc:	ldr	x0, [x29, #304]
  4046c0:	bl	40b5b8 <__fxstatat@plt+0x85c8>
  4046c4:	and	w1, w0, #0xff
  4046c8:	ldrb	w0, [x29, #367]
  4046cc:	and	w0, w0, w1
  4046d0:	cmp	w0, #0x0
  4046d4:	cset	w0, ne  // ne = any
  4046d8:	strb	w0, [x29, #367]
  4046dc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4046e0:	add	x0, x0, #0x4c9
  4046e4:	ldrb	w0, [x0]
  4046e8:	cmp	w0, #0x0
  4046ec:	b.eq	40472c <__fxstatat@plt+0x173c>  // b.none
  4046f0:	ldr	x1, [x29, #80]
  4046f4:	ldr	x0, [x29, #352]
  4046f8:	sub	x0, x1, x0
  4046fc:	mov	x1, x0
  404700:	ldr	x0, [x29, #88]
  404704:	ldr	x3, [x29, #32]
  404708:	mov	x2, x0
  40470c:	ldr	x0, [x29, #352]
  404710:	bl	403788 <__fxstatat@plt+0x798>
  404714:	and	w1, w0, #0xff
  404718:	ldrb	w0, [x29, #367]
  40471c:	and	w0, w0, w1
  404720:	cmp	w0, #0x0
  404724:	cset	w0, ne  // ne = any
  404728:	strb	w0, [x29, #367]
  40472c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404730:	add	x0, x0, #0x4c9
  404734:	ldrb	w0, [x0]
  404738:	cmp	w0, #0x0
  40473c:	b.eq	40476c <__fxstatat@plt+0x177c>  // b.none
  404740:	b	404760 <__fxstatat@plt+0x1770>
  404744:	ldr	x0, [x29, #88]
  404748:	str	x0, [x29, #232]
  40474c:	ldr	x0, [x29, #88]
  404750:	ldr	x0, [x0, #144]
  404754:	str	x0, [x29, #88]
  404758:	ldr	x0, [x29, #232]
  40475c:	bl	402d00 <free@plt>
  404760:	ldr	x0, [x29, #88]
  404764:	cmp	x0, #0x0
  404768:	b.ne	404744 <__fxstatat@plt+0x1754>  // b.any
  40476c:	ldr	x0, [x29, #352]
  404770:	bl	402d00 <free@plt>
  404774:	ldr	w0, [x29, #360]
  404778:	add	w0, w0, #0x1
  40477c:	str	w0, [x29, #360]
  404780:	ldr	w1, [x29, #360]
  404784:	ldr	w0, [x29, #60]
  404788:	cmp	w1, w0
  40478c:	b.lt	4044c8 <__fxstatat@plt+0x14d8>  // b.tstop
  404790:	b	4048d4 <__fxstatat@plt+0x18e4>
  404794:	ldr	x0, [x29, #48]
  404798:	ldr	x0, [x0]
  40479c:	str	x0, [x29, #320]
  4047a0:	ldr	x0, [x29, #48]
  4047a4:	ldr	x0, [x0, #8]
  4047a8:	str	x0, [x29, #312]
  4047ac:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4047b0:	add	x0, x0, #0x4c9
  4047b4:	ldrb	w0, [x0]
  4047b8:	cmp	w0, #0x0
  4047bc:	b.eq	4047e4 <__fxstatat@plt+0x17f4>  // b.none
  4047c0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4047c4:	add	x0, x0, #0x120
  4047c8:	bl	402f70 <gettext@plt>
  4047cc:	mov	x2, x0
  4047d0:	mov	w1, #0x0                   	// #0
  4047d4:	mov	w0, #0x0                   	// #0
  4047d8:	bl	402870 <error@plt>
  4047dc:	mov	w0, #0x1                   	// #1
  4047e0:	bl	403430 <__fxstatat@plt+0x440>
  4047e4:	ldr	x0, [x29, #32]
  4047e8:	ldrb	w0, [x0, #22]
  4047ec:	cmp	w0, #0x0
  4047f0:	b.eq	4048a8 <__fxstatat@plt+0x18b8>  // b.none
  4047f4:	ldr	x0, [x29, #32]
  4047f8:	ldr	w0, [x0]
  4047fc:	cmp	w0, #0x0
  404800:	b.eq	4048a8 <__fxstatat@plt+0x18b8>  // b.none
  404804:	ldr	x1, [x29, #312]
  404808:	ldr	x0, [x29, #320]
  40480c:	bl	402c80 <strcmp@plt>
  404810:	cmp	w0, #0x0
  404814:	b.ne	4048a8 <__fxstatat@plt+0x18b8>  // b.any
  404818:	ldrb	w0, [x29, #103]
  40481c:	eor	w0, w0, #0x1
  404820:	and	w0, w0, #0xff
  404824:	cmp	w0, #0x0
  404828:	b.eq	4048a8 <__fxstatat@plt+0x18b8>  // b.none
  40482c:	ldr	w0, [x29, #120]
  404830:	and	w0, w0, #0xf000
  404834:	cmp	w0, #0x8, lsl #12
  404838:	b.ne	4048a8 <__fxstatat@plt+0x18b8>  // b.any
  40483c:	ldr	x0, [x29, #32]
  404840:	ldr	w0, [x0]
  404844:	mov	w2, w0
  404848:	ldr	x1, [x29, #312]
  40484c:	mov	w0, #0xffffff9c            	// #-100
  404850:	bl	40d6fc <__fxstatat@plt+0xa70c>
  404854:	str	x0, [x29, #336]
  404858:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40485c:	add	x0, x0, #0x4d0
  404860:	ldr	x1, [x29, #32]
  404864:	ldp	x2, x3, [x1]
  404868:	stp	x2, x3, [x0]
  40486c:	ldp	x2, x3, [x1, #16]
  404870:	stp	x2, x3, [x0, #16]
  404874:	ldp	x2, x3, [x1, #32]
  404878:	stp	x2, x3, [x0, #32]
  40487c:	ldp	x2, x3, [x1, #48]
  404880:	stp	x2, x3, [x0, #48]
  404884:	ldp	x2, x3, [x1, #64]
  404888:	stp	x2, x3, [x0, #64]
  40488c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404890:	add	x0, x0, #0x4d0
  404894:	str	wzr, [x0]
  404898:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40489c:	add	x0, x0, #0x4d0
  4048a0:	str	x0, [x29, #32]
  4048a4:	b	4048b0 <__fxstatat@plt+0x18c0>
  4048a8:	ldr	x0, [x29, #312]
  4048ac:	str	x0, [x29, #336]
  4048b0:	add	x0, x29, #0x4e
  4048b4:	mov	x5, #0x0                   	// #0
  4048b8:	mov	x4, x0
  4048bc:	ldr	x3, [x29, #32]
  4048c0:	mov	w2, #0x0                   	// #0
  4048c4:	ldr	x1, [x29, #336]
  4048c8:	ldr	x0, [x29, #320]
  4048cc:	bl	40b5b8 <__fxstatat@plt+0x85c8>
  4048d0:	strb	w0, [x29, #367]
  4048d4:	ldrb	w0, [x29, #367]
  4048d8:	mov	sp, x29
  4048dc:	ldr	x19, [sp, #16]
  4048e0:	ldp	x29, x30, [sp], #368
  4048e4:	ret
  4048e8:	stp	x29, x30, [sp, #-32]!
  4048ec:	mov	x29, sp
  4048f0:	str	x0, [sp, #24]
  4048f4:	ldr	x0, [sp, #24]
  4048f8:	bl	40b67c <__fxstatat@plt+0x868c>
  4048fc:	ldr	x0, [sp, #24]
  404900:	mov	w1, #0x1                   	// #1
  404904:	strb	w1, [x0, #20]
  404908:	ldr	x0, [sp, #24]
  40490c:	mov	w1, #0x1                   	// #1
  404910:	str	w1, [x0, #4]
  404914:	ldr	x0, [sp, #24]
  404918:	strb	wzr, [x0, #21]
  40491c:	ldr	x0, [sp, #24]
  404920:	strb	wzr, [x0, #22]
  404924:	ldr	x0, [sp, #24]
  404928:	strb	wzr, [x0, #23]
  40492c:	ldr	x0, [sp, #24]
  404930:	mov	w1, #0x4                   	// #4
  404934:	str	w1, [x0, #8]
  404938:	ldr	x0, [sp, #24]
  40493c:	strb	wzr, [x0, #24]
  404940:	ldr	x0, [sp, #24]
  404944:	strb	wzr, [x0, #25]
  404948:	ldr	x0, [sp, #24]
  40494c:	strb	wzr, [x0, #28]
  404950:	ldr	x0, [sp, #24]
  404954:	str	wzr, [x0, #56]
  404958:	ldr	x0, [sp, #24]
  40495c:	strb	wzr, [x0, #29]
  404960:	ldr	x0, [sp, #24]
  404964:	strb	wzr, [x0, #34]
  404968:	ldr	x0, [sp, #24]
  40496c:	strb	wzr, [x0, #30]
  404970:	ldr	x0, [sp, #24]
  404974:	strb	wzr, [x0, #31]
  404978:	ldr	x0, [sp, #24]
  40497c:	strb	wzr, [x0, #32]
  404980:	ldr	x0, [sp, #24]
  404984:	strb	wzr, [x0, #37]
  404988:	ldr	x0, [sp, #24]
  40498c:	strb	wzr, [x0, #38]
  404990:	ldr	x0, [sp, #24]
  404994:	strb	wzr, [x0, #33]
  404998:	ldr	x0, [sp, #24]
  40499c:	strb	wzr, [x0, #39]
  4049a0:	ldr	x0, [sp, #24]
  4049a4:	strb	wzr, [x0, #41]
  4049a8:	ldr	x0, [sp, #24]
  4049ac:	strb	wzr, [x0, #40]
  4049b0:	ldr	x0, [sp, #24]
  4049b4:	mov	w1, #0x1                   	// #1
  4049b8:	strb	w1, [x0, #35]
  4049bc:	ldr	x0, [sp, #24]
  4049c0:	strb	wzr, [x0, #36]
  4049c4:	ldr	x0, [sp, #24]
  4049c8:	strb	wzr, [x0, #42]
  4049cc:	ldr	x0, [sp, #24]
  4049d0:	mov	w1, #0x2                   	// #2
  4049d4:	str	w1, [x0, #12]
  4049d8:	ldr	x0, [sp, #24]
  4049dc:	strb	wzr, [x0, #44]
  4049e0:	ldr	x0, [sp, #24]
  4049e4:	strb	wzr, [x0, #43]
  4049e8:	ldr	x0, [sp, #24]
  4049ec:	str	wzr, [x0, #16]
  4049f0:	ldr	x0, [sp, #24]
  4049f4:	strb	wzr, [x0, #47]
  4049f8:	ldr	x0, [sp, #24]
  4049fc:	strb	wzr, [x0, #45]
  404a00:	ldr	x0, [sp, #24]
  404a04:	strb	wzr, [x0, #46]
  404a08:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404a0c:	add	x0, x0, #0x158
  404a10:	bl	402f40 <getenv@plt>
  404a14:	cmp	x0, #0x0
  404a18:	cset	w0, ne  // ne = any
  404a1c:	and	w1, w0, #0xff
  404a20:	ldr	x0, [sp, #24]
  404a24:	strb	w1, [x0, #48]
  404a28:	ldr	x0, [sp, #24]
  404a2c:	str	xzr, [x0, #64]
  404a30:	ldr	x0, [sp, #24]
  404a34:	str	xzr, [x0, #72]
  404a38:	nop
  404a3c:	ldp	x29, x30, [sp], #32
  404a40:	ret
  404a44:	stp	x29, x30, [sp, #-80]!
  404a48:	mov	x29, sp
  404a4c:	str	x0, [sp, #40]
  404a50:	str	x1, [sp, #32]
  404a54:	strb	w2, [sp, #31]
  404a58:	ldr	x0, [sp, #40]
  404a5c:	bl	415c64 <__fxstatat@plt+0x12c74>
  404a60:	str	x0, [sp, #56]
  404a64:	ldr	x0, [sp, #56]
  404a68:	str	x0, [sp, #72]
  404a6c:	mov	w1, #0x2c                  	// #44
  404a70:	ldr	x0, [sp, #72]
  404a74:	bl	402da0 <strchr@plt>
  404a78:	str	x0, [sp, #64]
  404a7c:	ldr	x0, [sp, #64]
  404a80:	cmp	x0, #0x0
  404a84:	b.eq	404a98 <__fxstatat@plt+0x1aa8>  // b.none
  404a88:	ldr	x0, [sp, #64]
  404a8c:	add	x1, x0, #0x1
  404a90:	str	x1, [sp, #64]
  404a94:	strb	wzr, [x0]
  404a98:	ldrb	w0, [sp, #31]
  404a9c:	cmp	w0, #0x0
  404aa0:	b.eq	404ab0 <__fxstatat@plt+0x1ac0>  // b.none
  404aa4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404aa8:	add	x0, x0, #0x168
  404aac:	b	404ab8 <__fxstatat@plt+0x1ac8>
  404ab0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404ab4:	add	x0, x0, #0x178
  404ab8:	adrp	x1, 431000 <__fxstatat@plt+0x2e010>
  404abc:	add	x1, x1, #0x420
  404ac0:	ldr	x1, [x1]
  404ac4:	mov	x5, x1
  404ac8:	mov	x4, #0x4                   	// #4
  404acc:	adrp	x1, 41b000 <__fxstatat@plt+0x18010>
  404ad0:	add	x3, x1, #0x760
  404ad4:	adrp	x1, 41b000 <__fxstatat@plt+0x18010>
  404ad8:	add	x2, x1, #0x720
  404adc:	ldr	x1, [sp, #72]
  404ae0:	bl	40cc00 <__fxstatat@plt+0x9c10>
  404ae4:	mov	x1, x0
  404ae8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404aec:	add	x0, x0, #0x760
  404af0:	ldr	w0, [x0, x1, lsl #2]
  404af4:	str	w0, [sp, #52]
  404af8:	ldr	w0, [sp, #52]
  404afc:	cmp	w0, #0x6
  404b00:	b.eq	404c2c <__fxstatat@plt+0x1c3c>  // b.none
  404b04:	ldr	w0, [sp, #52]
  404b08:	cmp	w0, #0x6
  404b0c:	b.hi	404cb4 <__fxstatat@plt+0x1cc4>  // b.pmore
  404b10:	ldr	w0, [sp, #52]
  404b14:	cmp	w0, #0x5
  404b18:	b.eq	404c10 <__fxstatat@plt+0x1c20>  // b.none
  404b1c:	ldr	w0, [sp, #52]
  404b20:	cmp	w0, #0x5
  404b24:	b.hi	404cb4 <__fxstatat@plt+0x1cc4>  // b.pmore
  404b28:	ldr	w0, [sp, #52]
  404b2c:	cmp	w0, #0x4
  404b30:	b.eq	404bf4 <__fxstatat@plt+0x1c04>  // b.none
  404b34:	ldr	w0, [sp, #52]
  404b38:	cmp	w0, #0x4
  404b3c:	b.hi	404cb4 <__fxstatat@plt+0x1cc4>  // b.pmore
  404b40:	ldr	w0, [sp, #52]
  404b44:	cmp	w0, #0x3
  404b48:	b.eq	404be4 <__fxstatat@plt+0x1bf4>  // b.none
  404b4c:	ldr	w0, [sp, #52]
  404b50:	cmp	w0, #0x3
  404b54:	b.hi	404cb4 <__fxstatat@plt+0x1cc4>  // b.pmore
  404b58:	ldr	w0, [sp, #52]
  404b5c:	cmp	w0, #0x2
  404b60:	b.eq	404bd4 <__fxstatat@plt+0x1be4>  // b.none
  404b64:	ldr	w0, [sp, #52]
  404b68:	cmp	w0, #0x2
  404b6c:	b.hi	404cb4 <__fxstatat@plt+0x1cc4>  // b.pmore
  404b70:	ldr	w0, [sp, #52]
  404b74:	cmp	w0, #0x0
  404b78:	b.eq	404b8c <__fxstatat@plt+0x1b9c>  // b.none
  404b7c:	ldr	w0, [sp, #52]
  404b80:	cmp	w0, #0x1
  404b84:	b.eq	404bc4 <__fxstatat@plt+0x1bd4>  // b.none
  404b88:	b	404cb4 <__fxstatat@plt+0x1cc4>
  404b8c:	ldr	x0, [sp, #32]
  404b90:	ldrb	w1, [sp, #31]
  404b94:	strb	w1, [x0, #30]
  404b98:	ldrb	w0, [sp, #31]
  404b9c:	cmp	w0, #0x0
  404ba0:	cset	w0, ne  // ne = any
  404ba4:	and	w0, w0, #0xff
  404ba8:	eor	w0, w0, #0x1
  404bac:	and	w0, w0, #0xff
  404bb0:	and	w0, w0, #0x1
  404bb4:	and	w1, w0, #0xff
  404bb8:	ldr	x0, [sp, #32]
  404bbc:	strb	w1, [x0, #32]
  404bc0:	b	404cb8 <__fxstatat@plt+0x1cc8>
  404bc4:	ldr	x0, [sp, #32]
  404bc8:	ldrb	w1, [sp, #31]
  404bcc:	strb	w1, [x0, #31]
  404bd0:	b	404cb8 <__fxstatat@plt+0x1cc8>
  404bd4:	ldr	x0, [sp, #32]
  404bd8:	ldrb	w1, [sp, #31]
  404bdc:	strb	w1, [x0, #29]
  404be0:	b	404cb8 <__fxstatat@plt+0x1cc8>
  404be4:	ldr	x0, [sp, #32]
  404be8:	ldrb	w1, [sp, #31]
  404bec:	strb	w1, [x0, #34]
  404bf0:	b	404cb8 <__fxstatat@plt+0x1cc8>
  404bf4:	ldr	x0, [sp, #32]
  404bf8:	ldrb	w1, [sp, #31]
  404bfc:	strb	w1, [x0, #38]
  404c00:	ldr	x0, [sp, #32]
  404c04:	ldrb	w1, [sp, #31]
  404c08:	strb	w1, [x0, #37]
  404c0c:	b	404cb8 <__fxstatat@plt+0x1cc8>
  404c10:	ldr	x0, [sp, #32]
  404c14:	ldrb	w1, [sp, #31]
  404c18:	strb	w1, [x0, #39]
  404c1c:	ldr	x0, [sp, #32]
  404c20:	ldrb	w1, [sp, #31]
  404c24:	strb	w1, [x0, #40]
  404c28:	b	404cb8 <__fxstatat@plt+0x1cc8>
  404c2c:	ldr	x0, [sp, #32]
  404c30:	ldrb	w1, [sp, #31]
  404c34:	strb	w1, [x0, #30]
  404c38:	ldr	x0, [sp, #32]
  404c3c:	ldrb	w1, [sp, #31]
  404c40:	strb	w1, [x0, #31]
  404c44:	ldr	x0, [sp, #32]
  404c48:	ldrb	w1, [sp, #31]
  404c4c:	strb	w1, [x0, #29]
  404c50:	ldr	x0, [sp, #32]
  404c54:	ldrb	w1, [sp, #31]
  404c58:	strb	w1, [x0, #34]
  404c5c:	ldrb	w0, [sp, #31]
  404c60:	cmp	w0, #0x0
  404c64:	cset	w0, ne  // ne = any
  404c68:	and	w0, w0, #0xff
  404c6c:	eor	w0, w0, #0x1
  404c70:	and	w0, w0, #0xff
  404c74:	and	w0, w0, #0x1
  404c78:	and	w1, w0, #0xff
  404c7c:	ldr	x0, [sp, #32]
  404c80:	strb	w1, [x0, #32]
  404c84:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404c88:	add	x0, x0, #0x4c8
  404c8c:	ldrb	w0, [x0]
  404c90:	cmp	w0, #0x0
  404c94:	b.eq	404ca4 <__fxstatat@plt+0x1cb4>  // b.none
  404c98:	ldr	x0, [sp, #32]
  404c9c:	ldrb	w1, [sp, #31]
  404ca0:	strb	w1, [x0, #37]
  404ca4:	ldr	x0, [sp, #32]
  404ca8:	ldrb	w1, [sp, #31]
  404cac:	strb	w1, [x0, #39]
  404cb0:	b	404cb8 <__fxstatat@plt+0x1cc8>
  404cb4:	bl	402bf0 <abort@plt>
  404cb8:	ldr	x0, [sp, #64]
  404cbc:	str	x0, [sp, #72]
  404cc0:	ldr	x0, [sp, #72]
  404cc4:	cmp	x0, #0x0
  404cc8:	b.ne	404a6c <__fxstatat@plt+0x1a7c>  // b.any
  404ccc:	ldr	x0, [sp, #56]
  404cd0:	bl	402d00 <free@plt>
  404cd4:	nop
  404cd8:	ldp	x29, x30, [sp], #80
  404cdc:	ret
  404ce0:	stp	x29, x30, [sp, #-320]!
  404ce4:	mov	x29, sp
  404ce8:	stp	x19, x20, [sp, #16]
  404cec:	str	w0, [sp, #44]
  404cf0:	str	x1, [sp, #32]
  404cf4:	strb	wzr, [sp, #319]
  404cf8:	str	xzr, [sp, #304]
  404cfc:	str	xzr, [sp, #296]
  404d00:	strb	wzr, [sp, #295]
  404d04:	str	xzr, [sp, #280]
  404d08:	strb	wzr, [sp, #279]
  404d0c:	str	xzr, [sp, #264]
  404d10:	ldr	x0, [sp, #32]
  404d14:	ldr	x0, [x0]
  404d18:	bl	410280 <__fxstatat@plt+0xd290>
  404d1c:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  404d20:	add	x1, x0, #0x868
  404d24:	mov	w0, #0x6                   	// #6
  404d28:	bl	402fd0 <setlocale@plt>
  404d2c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404d30:	add	x1, x0, #0x188
  404d34:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  404d38:	add	x0, x0, #0x4d8
  404d3c:	bl	402aa0 <bindtextdomain@plt>
  404d40:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  404d44:	add	x0, x0, #0x4d8
  404d48:	bl	402c60 <textdomain@plt>
  404d4c:	adrp	x0, 40d000 <__fxstatat@plt+0xa010>
  404d50:	add	x0, x0, #0x94c
  404d54:	bl	419408 <__fxstatat@plt+0x16418>
  404d58:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404d5c:	add	x0, x0, #0x4c8
  404d60:	strb	wzr, [x0]
  404d64:	add	x0, sp, #0xb0
  404d68:	bl	4048e8 <__fxstatat@plt+0x18f8>
  404d6c:	b	405284 <__fxstatat@plt+0x2294>
  404d70:	ldr	w0, [sp, #260]
  404d74:	cmp	w0, #0x108
  404d78:	b.gt	40527c <__fxstatat@plt+0x228c>
  404d7c:	ldr	w0, [sp, #260]
  404d80:	cmp	w0, #0x48
  404d84:	b.ge	404da4 <__fxstatat@plt+0x1db4>  // b.tcont
  404d88:	ldr	w0, [sp, #260]
  404d8c:	cmn	w0, #0x3
  404d90:	b.eq	405224 <__fxstatat@plt+0x2234>  // b.none
  404d94:	ldr	w0, [sp, #260]
  404d98:	cmn	w0, #0x2
  404d9c:	b.eq	40521c <__fxstatat@plt+0x222c>  // b.none
  404da0:	b	40527c <__fxstatat@plt+0x228c>
  404da4:	ldr	w0, [sp, #260]
  404da8:	sub	w0, w0, #0x48
  404dac:	cmp	w0, #0xc0
  404db0:	b.hi	40527c <__fxstatat@plt+0x228c>  // b.pmore
  404db4:	adrp	x1, 41b000 <__fxstatat@plt+0x18010>
  404db8:	add	x1, x1, #0x3dc
  404dbc:	ldr	w0, [x1, w0, uxtw #2]
  404dc0:	adr	x1, 404dcc <__fxstatat@plt+0x1ddc>
  404dc4:	add	x0, x1, w0, sxtw #2
  404dc8:	br	x0
  404dcc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404dd0:	add	x0, x0, #0x498
  404dd4:	ldr	x1, [x0]
  404dd8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404ddc:	add	x0, x0, #0x420
  404de0:	ldr	x0, [x0]
  404de4:	mov	x5, x0
  404de8:	mov	x4, #0x4                   	// #4
  404dec:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  404df0:	add	x3, x0, #0x918
  404df4:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  404df8:	add	x2, x0, #0x8f8
  404dfc:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404e00:	add	x0, x0, #0x1a0
  404e04:	bl	40cc00 <__fxstatat@plt+0x9c10>
  404e08:	mov	x1, x0
  404e0c:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  404e10:	add	x0, x0, #0x918
  404e14:	ldr	w0, [x0, x1, lsl #2]
  404e18:	str	w0, [sp, #188]
  404e1c:	b	405284 <__fxstatat@plt+0x2294>
  404e20:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404e24:	add	x0, x0, #0x498
  404e28:	ldr	x0, [x0]
  404e2c:	cmp	x0, #0x0
  404e30:	b.ne	404e40 <__fxstatat@plt+0x1e50>  // b.any
  404e34:	mov	w0, #0x2                   	// #2
  404e38:	str	w0, [sp, #232]
  404e3c:	b	405284 <__fxstatat@plt+0x2294>
  404e40:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404e44:	add	x0, x0, #0x498
  404e48:	ldr	x1, [x0]
  404e4c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404e50:	add	x0, x0, #0x420
  404e54:	ldr	x0, [x0]
  404e58:	mov	x5, x0
  404e5c:	mov	x4, #0x4                   	// #4
  404e60:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  404e64:	add	x3, x0, #0x948
  404e68:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  404e6c:	add	x2, x0, #0x928
  404e70:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  404e74:	add	x0, x0, #0x1b0
  404e78:	bl	40cc00 <__fxstatat@plt+0x9c10>
  404e7c:	mov	x1, x0
  404e80:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  404e84:	add	x0, x0, #0x948
  404e88:	ldr	w0, [x0, x1, lsl #2]
  404e8c:	str	w0, [sp, #232]
  404e90:	b	405284 <__fxstatat@plt+0x2294>
  404e94:	mov	w0, #0x2                   	// #2
  404e98:	str	w0, [sp, #180]
  404e9c:	mov	w0, #0x1                   	// #1
  404ea0:	strb	w0, [sp, #210]
  404ea4:	mov	w0, #0x1                   	// #1
  404ea8:	strb	w0, [sp, #205]
  404eac:	mov	w0, #0x1                   	// #1
  404eb0:	strb	w0, [sp, #206]
  404eb4:	mov	w0, #0x1                   	// #1
  404eb8:	strb	w0, [sp, #207]
  404ebc:	mov	w0, #0x1                   	// #1
  404ec0:	strb	w0, [sp, #212]
  404ec4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404ec8:	add	x0, x0, #0x4c8
  404ecc:	ldrb	w0, [x0]
  404ed0:	cmp	w0, #0x0
  404ed4:	b.eq	404ee0 <__fxstatat@plt+0x1ef0>  // b.none
  404ed8:	mov	w0, #0x1                   	// #1
  404edc:	strb	w0, [sp, #213]
  404ee0:	mov	w0, #0x1                   	// #1
  404ee4:	strb	w0, [sp, #215]
  404ee8:	mov	w0, #0x1                   	// #1
  404eec:	strb	w0, [sp, #217]
  404ef0:	mov	w0, #0x1                   	// #1
  404ef4:	strb	w0, [sp, #218]
  404ef8:	b	405284 <__fxstatat@plt+0x2294>
  404efc:	mov	w0, #0x1                   	// #1
  404f00:	strb	w0, [sp, #319]
  404f04:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404f08:	add	x0, x0, #0x498
  404f0c:	ldr	x0, [x0]
  404f10:	cmp	x0, #0x0
  404f14:	b.eq	405284 <__fxstatat@plt+0x2294>  // b.none
  404f18:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404f1c:	add	x0, x0, #0x498
  404f20:	ldr	x0, [x0]
  404f24:	str	x0, [sp, #296]
  404f28:	b	405284 <__fxstatat@plt+0x2294>
  404f2c:	strb	wzr, [sp, #211]
  404f30:	b	405284 <__fxstatat@plt+0x2294>
  404f34:	mov	w0, #0x1                   	// #1
  404f38:	strb	w0, [sp, #295]
  404f3c:	b	405284 <__fxstatat@plt+0x2294>
  404f40:	mov	w0, #0x1                   	// #1
  404f44:	strb	w0, [sp, #210]
  404f48:	mov	w0, #0x2                   	// #2
  404f4c:	str	w0, [sp, #180]
  404f50:	b	405284 <__fxstatat@plt+0x2294>
  404f54:	mov	w0, #0x1                   	// #1
  404f58:	strb	w0, [sp, #198]
  404f5c:	b	405284 <__fxstatat@plt+0x2294>
  404f60:	mov	w0, #0x3                   	// #3
  404f64:	str	w0, [sp, #180]
  404f68:	b	405284 <__fxstatat@plt+0x2294>
  404f6c:	mov	w0, #0x3                   	// #3
  404f70:	str	w0, [sp, #184]
  404f74:	b	405284 <__fxstatat@plt+0x2294>
  404f78:	mov	w0, #0x1                   	// #1
  404f7c:	strb	w0, [sp, #199]
  404f80:	b	405284 <__fxstatat@plt+0x2294>
  404f84:	mov	w0, #0x4                   	// #4
  404f88:	str	w0, [sp, #180]
  404f8c:	b	405284 <__fxstatat@plt+0x2294>
  404f90:	mov	w0, #0x2                   	// #2
  404f94:	str	w0, [sp, #184]
  404f98:	b	405284 <__fxstatat@plt+0x2294>
  404f9c:	mov	w0, #0x2                   	// #2
  404fa0:	str	w0, [sp, #180]
  404fa4:	b	405284 <__fxstatat@plt+0x2294>
  404fa8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404fac:	add	x0, x0, #0x498
  404fb0:	ldr	x0, [x0]
  404fb4:	add	x1, sp, #0xb0
  404fb8:	mov	w2, #0x0                   	// #0
  404fbc:	bl	404a44 <__fxstatat@plt+0x1a54>
  404fc0:	b	405284 <__fxstatat@plt+0x2294>
  404fc4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404fc8:	add	x0, x0, #0x498
  404fcc:	ldr	x0, [x0]
  404fd0:	cmp	x0, #0x0
  404fd4:	b.eq	404ffc <__fxstatat@plt+0x200c>  // b.none
  404fd8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  404fdc:	add	x0, x0, #0x498
  404fe0:	ldr	x0, [x0]
  404fe4:	add	x1, sp, #0xb0
  404fe8:	mov	w2, #0x1                   	// #1
  404fec:	bl	404a44 <__fxstatat@plt+0x1a54>
  404ff0:	mov	w0, #0x1                   	// #1
  404ff4:	strb	w0, [sp, #212]
  404ff8:	b	405284 <__fxstatat@plt+0x2294>
  404ffc:	mov	w0, #0x1                   	// #1
  405000:	strb	w0, [sp, #205]
  405004:	mov	w0, #0x1                   	// #1
  405008:	strb	w0, [sp, #206]
  40500c:	mov	w0, #0x1                   	// #1
  405010:	strb	w0, [sp, #207]
  405014:	mov	w0, #0x1                   	// #1
  405018:	strb	w0, [sp, #212]
  40501c:	b	405284 <__fxstatat@plt+0x2294>
  405020:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405024:	add	x0, x0, #0x4c9
  405028:	mov	w1, #0x1                   	// #1
  40502c:	strb	w1, [x0]
  405030:	b	405284 <__fxstatat@plt+0x2294>
  405034:	mov	w0, #0x1                   	// #1
  405038:	strb	w0, [sp, #218]
  40503c:	b	405284 <__fxstatat@plt+0x2294>
  405040:	mov	w0, #0x1                   	// #1
  405044:	strb	w0, [sp, #197]
  405048:	b	405284 <__fxstatat@plt+0x2294>
  40504c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405050:	add	x0, x0, #0x4ca
  405054:	mov	w1, #0x1                   	// #1
  405058:	strb	w1, [x0]
  40505c:	b	405284 <__fxstatat@plt+0x2294>
  405060:	mov	w0, #0x1                   	// #1
  405064:	strb	w0, [sp, #220]
  405068:	b	405284 <__fxstatat@plt+0x2294>
  40506c:	ldr	x0, [sp, #280]
  405070:	cmp	x0, #0x0
  405074:	b.eq	405094 <__fxstatat@plt+0x20a4>  // b.none
  405078:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40507c:	add	x0, x0, #0x1c0
  405080:	bl	402f70 <gettext@plt>
  405084:	mov	x2, x0
  405088:	mov	w1, #0x0                   	// #0
  40508c:	mov	w0, #0x1                   	// #1
  405090:	bl	402870 <error@plt>
  405094:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405098:	add	x0, x0, #0x498
  40509c:	ldr	x0, [x0]
  4050a0:	add	x1, sp, #0x30
  4050a4:	bl	419418 <__fxstatat@plt+0x16428>
  4050a8:	cmp	w0, #0x0
  4050ac:	b.eq	4050f4 <__fxstatat@plt+0x2104>  // b.none
  4050b0:	bl	402f30 <__errno_location@plt>
  4050b4:	ldr	w19, [x0]
  4050b8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4050bc:	add	x0, x0, #0x28
  4050c0:	bl	402f70 <gettext@plt>
  4050c4:	mov	x20, x0
  4050c8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4050cc:	add	x0, x0, #0x498
  4050d0:	ldr	x0, [x0]
  4050d4:	mov	x1, x0
  4050d8:	mov	w0, #0x4                   	// #4
  4050dc:	bl	412310 <__fxstatat@plt+0xf320>
  4050e0:	mov	x3, x0
  4050e4:	mov	x2, x20
  4050e8:	mov	w1, w19
  4050ec:	mov	w0, #0x1                   	// #1
  4050f0:	bl	402870 <error@plt>
  4050f4:	ldr	w0, [sp, #64]
  4050f8:	and	w0, w0, #0xf000
  4050fc:	cmp	w0, #0x4, lsl #12
  405100:	b.eq	405140 <__fxstatat@plt+0x2150>  // b.none
  405104:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405108:	add	x0, x0, #0xe8
  40510c:	bl	402f70 <gettext@plt>
  405110:	mov	x19, x0
  405114:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405118:	add	x0, x0, #0x498
  40511c:	ldr	x0, [x0]
  405120:	mov	x1, x0
  405124:	mov	w0, #0x4                   	// #4
  405128:	bl	412310 <__fxstatat@plt+0xf320>
  40512c:	mov	x3, x0
  405130:	mov	x2, x19
  405134:	mov	w1, #0x0                   	// #0
  405138:	mov	w0, #0x1                   	// #1
  40513c:	bl	402870 <error@plt>
  405140:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405144:	add	x0, x0, #0x498
  405148:	ldr	x0, [x0]
  40514c:	str	x0, [sp, #280]
  405150:	b	405284 <__fxstatat@plt+0x2294>
  405154:	mov	w0, #0x1                   	// #1
  405158:	strb	w0, [sp, #279]
  40515c:	b	405284 <__fxstatat@plt+0x2294>
  405160:	mov	w0, #0x1                   	// #1
  405164:	strb	w0, [sp, #221]
  405168:	b	405284 <__fxstatat@plt+0x2294>
  40516c:	mov	w0, #0x1                   	// #1
  405170:	strb	w0, [sp, #222]
  405174:	b	405284 <__fxstatat@plt+0x2294>
  405178:	mov	w0, #0x1                   	// #1
  40517c:	strb	w0, [sp, #204]
  405180:	b	405284 <__fxstatat@plt+0x2294>
  405184:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405188:	add	x0, x0, #0x4c8
  40518c:	ldrb	w0, [x0]
  405190:	cmp	w0, #0x0
  405194:	b.eq	4051cc <__fxstatat@plt+0x21dc>  // b.none
  405198:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40519c:	add	x0, x0, #0x498
  4051a0:	ldr	x0, [x0]
  4051a4:	cmp	x0, #0x0
  4051a8:	b.eq	4051c0 <__fxstatat@plt+0x21d0>  // b.none
  4051ac:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4051b0:	add	x0, x0, #0x498
  4051b4:	ldr	x0, [x0]
  4051b8:	str	x0, [sp, #264]
  4051bc:	b	405284 <__fxstatat@plt+0x2294>
  4051c0:	mov	w0, #0x1                   	// #1
  4051c4:	strb	w0, [sp, #209]
  4051c8:	b	405284 <__fxstatat@plt+0x2294>
  4051cc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4051d0:	add	x0, x0, #0x498
  4051d4:	ldr	x0, [x0]
  4051d8:	cmp	x0, #0x0
  4051dc:	b.eq	405284 <__fxstatat@plt+0x2294>  // b.none
  4051e0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4051e4:	add	x0, x0, #0x1e8
  4051e8:	bl	402f70 <gettext@plt>
  4051ec:	mov	x2, x0
  4051f0:	mov	w1, #0x0                   	// #0
  4051f4:	mov	w0, #0x0                   	// #0
  4051f8:	bl	402870 <error@plt>
  4051fc:	b	405284 <__fxstatat@plt+0x2294>
  405200:	mov	w0, #0x1                   	// #1
  405204:	strb	w0, [sp, #319]
  405208:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40520c:	add	x0, x0, #0x498
  405210:	ldr	x0, [x0]
  405214:	str	x0, [sp, #304]
  405218:	b	405284 <__fxstatat@plt+0x2294>
  40521c:	mov	w0, #0x0                   	// #0
  405220:	bl	403430 <__fxstatat@plt+0x440>
  405224:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405228:	add	x0, x0, #0x4a8
  40522c:	ldr	x8, [x0]
  405230:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405234:	add	x0, x0, #0x418
  405238:	ldr	x1, [x0]
  40523c:	mov	x7, #0x0                   	// #0
  405240:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405244:	add	x6, x0, #0x230
  405248:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40524c:	add	x5, x0, #0x240
  405250:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405254:	add	x4, x0, #0x250
  405258:	mov	x3, x1
  40525c:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  405260:	add	x2, x0, #0x7a0
  405264:	adrp	x0, 41a000 <__fxstatat@plt+0x17010>
  405268:	add	x1, x0, #0xf28
  40526c:	mov	x0, x8
  405270:	bl	4156dc <__fxstatat@plt+0x126ec>
  405274:	mov	w0, #0x0                   	// #0
  405278:	bl	402860 <exit@plt>
  40527c:	mov	w0, #0x1                   	// #1
  405280:	bl	403430 <__fxstatat@plt+0x440>
  405284:	mov	x4, #0x0                   	// #0
  405288:	adrp	x0, 419000 <__fxstatat@plt+0x16010>
  40528c:	add	x3, x0, #0xad8
  405290:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405294:	add	x2, x0, #0x268
  405298:	ldr	x1, [sp, #32]
  40529c:	ldr	w0, [sp, #44]
  4052a0:	bl	402c70 <getopt_long@plt>
  4052a4:	str	w0, [sp, #260]
  4052a8:	ldr	w0, [sp, #260]
  4052ac:	cmn	w0, #0x1
  4052b0:	b.ne	404d70 <__fxstatat@plt+0x1d80>  // b.any
  4052b4:	ldrb	w0, [sp, #199]
  4052b8:	cmp	w0, #0x0
  4052bc:	b.eq	4052f0 <__fxstatat@plt+0x2300>  // b.none
  4052c0:	ldrb	w0, [sp, #220]
  4052c4:	cmp	w0, #0x0
  4052c8:	b.eq	4052f0 <__fxstatat@plt+0x2300>  // b.none
  4052cc:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4052d0:	add	x0, x0, #0x280
  4052d4:	bl	402f70 <gettext@plt>
  4052d8:	mov	x2, x0
  4052dc:	mov	w1, #0x0                   	// #0
  4052e0:	mov	w0, #0x0                   	// #0
  4052e4:	bl	402870 <error@plt>
  4052e8:	mov	w0, #0x1                   	// #1
  4052ec:	bl	403430 <__fxstatat@plt+0x440>
  4052f0:	ldr	w0, [sp, #184]
  4052f4:	cmp	w0, #0x2
  4052f8:	b.ne	405300 <__fxstatat@plt+0x2310>  // b.any
  4052fc:	strb	wzr, [sp, #221]
  405300:	ldrb	w0, [sp, #319]
  405304:	cmp	w0, #0x0
  405308:	b.eq	40533c <__fxstatat@plt+0x234c>  // b.none
  40530c:	ldr	w0, [sp, #184]
  405310:	cmp	w0, #0x2
  405314:	b.ne	40533c <__fxstatat@plt+0x234c>  // b.any
  405318:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40531c:	add	x0, x0, #0x2b0
  405320:	bl	402f70 <gettext@plt>
  405324:	mov	x2, x0
  405328:	mov	w1, #0x0                   	// #0
  40532c:	mov	w0, #0x0                   	// #0
  405330:	bl	402870 <error@plt>
  405334:	mov	w0, #0x1                   	// #1
  405338:	bl	403430 <__fxstatat@plt+0x440>
  40533c:	ldr	w0, [sp, #232]
  405340:	cmp	w0, #0x2
  405344:	b.ne	405378 <__fxstatat@plt+0x2388>  // b.any
  405348:	ldr	w0, [sp, #188]
  40534c:	cmp	w0, #0x2
  405350:	b.eq	405378 <__fxstatat@plt+0x2388>  // b.none
  405354:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405358:	add	x0, x0, #0x2f0
  40535c:	bl	402f70 <gettext@plt>
  405360:	mov	x2, x0
  405364:	mov	w1, #0x0                   	// #0
  405368:	mov	w0, #0x0                   	// #0
  40536c:	bl	402870 <error@plt>
  405370:	mov	w0, #0x1                   	// #1
  405374:	bl	403430 <__fxstatat@plt+0x440>
  405378:	ldrb	w0, [sp, #319]
  40537c:	cmp	w0, #0x0
  405380:	b.eq	40539c <__fxstatat@plt+0x23ac>  // b.none
  405384:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405388:	add	x0, x0, #0x320
  40538c:	bl	402f70 <gettext@plt>
  405390:	ldr	x1, [sp, #296]
  405394:	bl	40d7c0 <__fxstatat@plt+0xa7d0>
  405398:	b	4053a0 <__fxstatat@plt+0x23b0>
  40539c:	mov	w0, #0x0                   	// #0
  4053a0:	str	w0, [sp, #176]
  4053a4:	ldr	x0, [sp, #304]
  4053a8:	bl	40cd18 <__fxstatat@plt+0x9d28>
  4053ac:	ldr	w0, [sp, #180]
  4053b0:	cmp	w0, #0x1
  4053b4:	b.ne	4053ec <__fxstatat@plt+0x23fc>  // b.any
  4053b8:	ldrb	w0, [sp, #218]
  4053bc:	cmp	w0, #0x0
  4053c0:	b.eq	4053e4 <__fxstatat@plt+0x23f4>  // b.none
  4053c4:	ldrb	w0, [sp, #199]
  4053c8:	eor	w0, w0, #0x1
  4053cc:	and	w0, w0, #0xff
  4053d0:	cmp	w0, #0x0
  4053d4:	b.eq	4053e4 <__fxstatat@plt+0x23f4>  // b.none
  4053d8:	mov	w0, #0x2                   	// #2
  4053dc:	str	w0, [sp, #180]
  4053e0:	b	4053ec <__fxstatat@plt+0x23fc>
  4053e4:	mov	w0, #0x4                   	// #4
  4053e8:	str	w0, [sp, #180]
  4053ec:	ldrb	w0, [sp, #218]
  4053f0:	cmp	w0, #0x0
  4053f4:	b.eq	405400 <__fxstatat@plt+0x2410>  // b.none
  4053f8:	ldrb	w0, [sp, #295]
  4053fc:	strb	w0, [sp, #196]
  405400:	ldrb	w0, [sp, #209]
  405404:	cmp	w0, #0x0
  405408:	b.ne	405418 <__fxstatat@plt+0x2428>  // b.any
  40540c:	ldr	x0, [sp, #264]
  405410:	cmp	x0, #0x0
  405414:	b.eq	405430 <__fxstatat@plt+0x2440>  // b.none
  405418:	ldrb	w0, [sp, #214]
  40541c:	eor	w0, w0, #0x1
  405420:	and	w0, w0, #0xff
  405424:	cmp	w0, #0x0
  405428:	b.eq	405430 <__fxstatat@plt+0x2440>  // b.none
  40542c:	strb	wzr, [sp, #213]
  405430:	ldrb	w0, [sp, #213]
  405434:	cmp	w0, #0x0
  405438:	b.eq	405470 <__fxstatat@plt+0x2480>  // b.none
  40543c:	ldrb	w0, [sp, #209]
  405440:	cmp	w0, #0x0
  405444:	b.ne	405454 <__fxstatat@plt+0x2464>  // b.any
  405448:	ldr	x0, [sp, #264]
  40544c:	cmp	x0, #0x0
  405450:	b.eq	405470 <__fxstatat@plt+0x2480>  // b.none
  405454:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405458:	add	x0, x0, #0x330
  40545c:	bl	402f70 <gettext@plt>
  405460:	mov	x2, x0
  405464:	mov	w1, #0x0                   	// #0
  405468:	mov	w0, #0x1                   	// #1
  40546c:	bl	402870 <error@plt>
  405470:	ldrb	w0, [sp, #214]
  405474:	cmp	w0, #0x0
  405478:	b.eq	4054b4 <__fxstatat@plt+0x24c4>  // b.none
  40547c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405480:	add	x0, x0, #0x4c8
  405484:	ldrb	w0, [x0]
  405488:	eor	w0, w0, #0x1
  40548c:	and	w0, w0, #0xff
  405490:	cmp	w0, #0x0
  405494:	b.eq	4054b4 <__fxstatat@plt+0x24c4>  // b.none
  405498:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40549c:	add	x0, x0, #0x360
  4054a0:	bl	402f70 <gettext@plt>
  4054a4:	mov	x2, x0
  4054a8:	mov	w1, #0x0                   	// #0
  4054ac:	mov	w0, #0x1                   	// #1
  4054b0:	bl	402870 <error@plt>
  4054b4:	ldr	x0, [sp, #264]
  4054b8:	cmp	x0, #0x0
  4054bc:	b.eq	405508 <__fxstatat@plt+0x2518>  // b.none
  4054c0:	ldr	x0, [sp, #264]
  4054c4:	bl	40341c <__fxstatat@plt+0x42c>
  4054c8:	bl	413110 <__fxstatat@plt+0x10120>
  4054cc:	cmp	w0, #0x0
  4054d0:	b.ge	405508 <__fxstatat@plt+0x2518>  // b.tcont
  4054d4:	bl	402f30 <__errno_location@plt>
  4054d8:	ldr	w19, [x0]
  4054dc:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4054e0:	add	x0, x0, #0x3a8
  4054e4:	bl	402f70 <gettext@plt>
  4054e8:	mov	x20, x0
  4054ec:	ldr	x0, [sp, #264]
  4054f0:	bl	412660 <__fxstatat@plt+0xf670>
  4054f4:	mov	x3, x0
  4054f8:	mov	x2, x20
  4054fc:	mov	w1, w19
  405500:	mov	w0, #0x1                   	// #1
  405504:	bl	402870 <error@plt>
  405508:	bl	40ba20 <__fxstatat@plt+0x8a30>
  40550c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405510:	add	x0, x0, #0x4a0
  405514:	ldr	w0, [x0]
  405518:	ldr	w1, [sp, #44]
  40551c:	sub	w5, w1, w0
  405520:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405524:	add	x0, x0, #0x4a0
  405528:	ldr	w0, [x0]
  40552c:	sxtw	x0, w0
  405530:	lsl	x0, x0, #3
  405534:	ldr	x1, [sp, #32]
  405538:	add	x0, x1, x0
  40553c:	add	x1, sp, #0xb0
  405540:	mov	x4, x1
  405544:	ldrb	w3, [sp, #279]
  405548:	ldr	x2, [sp, #280]
  40554c:	mov	x1, x0
  405550:	mov	w0, w5
  405554:	bl	404228 <__fxstatat@plt+0x1238>
  405558:	strb	w0, [sp, #259]
  40555c:	ldrb	w0, [sp, #259]
  405560:	eor	w0, w0, #0x1
  405564:	and	w0, w0, #0xff
  405568:	ldp	x19, x20, [sp, #16]
  40556c:	ldp	x29, x30, [sp], #320
  405570:	ret
  405574:	sub	sp, sp, #0x20
  405578:	str	x0, [sp, #8]
  40557c:	ldr	x0, [sp, #8]
  405580:	ldrb	w0, [x0]
  405584:	cmp	w0, #0x2e
  405588:	b.ne	4055ec <__fxstatat@plt+0x25fc>  // b.any
  40558c:	ldr	x0, [sp, #8]
  405590:	add	x0, x0, #0x1
  405594:	ldrb	w0, [x0]
  405598:	cmp	w0, #0x2e
  40559c:	b.ne	4055a8 <__fxstatat@plt+0x25b8>  // b.any
  4055a0:	mov	x0, #0x2                   	// #2
  4055a4:	b	4055ac <__fxstatat@plt+0x25bc>
  4055a8:	mov	x0, #0x1                   	// #1
  4055ac:	ldr	x1, [sp, #8]
  4055b0:	add	x0, x1, x0
  4055b4:	ldrb	w0, [x0]
  4055b8:	strb	w0, [sp, #31]
  4055bc:	ldrb	w0, [sp, #31]
  4055c0:	cmp	w0, #0x0
  4055c4:	b.eq	4055d4 <__fxstatat@plt+0x25e4>  // b.none
  4055c8:	ldrb	w0, [sp, #31]
  4055cc:	cmp	w0, #0x2f
  4055d0:	b.ne	4055dc <__fxstatat@plt+0x25ec>  // b.any
  4055d4:	mov	w0, #0x1                   	// #1
  4055d8:	b	4055e0 <__fxstatat@plt+0x25f0>
  4055dc:	mov	w0, #0x0                   	// #0
  4055e0:	and	w0, w0, #0x1
  4055e4:	and	w0, w0, #0xff
  4055e8:	b	4055f0 <__fxstatat@plt+0x2600>
  4055ec:	mov	w0, #0x0                   	// #0
  4055f0:	add	sp, sp, #0x20
  4055f4:	ret
  4055f8:	sub	sp, sp, #0x20
  4055fc:	str	x0, [sp, #8]
  405600:	str	x1, [sp]
  405604:	ldr	x0, [sp, #8]
  405608:	str	x0, [sp, #24]
  40560c:	ldr	x0, [sp]
  405610:	sub	x0, x0, #0x1
  405614:	ldr	x1, [sp, #24]
  405618:	add	x0, x1, x0
  40561c:	str	x0, [sp, #16]
  405620:	ldr	x0, [sp, #16]
  405624:	ldr	x1, [sp]
  405628:	udiv	x2, x0, x1
  40562c:	ldr	x1, [sp]
  405630:	mul	x1, x2, x1
  405634:	sub	x0, x0, x1
  405638:	neg	x0, x0
  40563c:	ldr	x1, [sp, #16]
  405640:	add	x0, x1, x0
  405644:	add	sp, sp, #0x20
  405648:	ret
  40564c:	stp	x29, x30, [sp, #-48]!
  405650:	mov	x29, sp
  405654:	str	x0, [sp, #24]
  405658:	str	x1, [sp, #16]
  40565c:	ldr	x0, [sp, #24]
  405660:	str	x0, [sp, #40]
  405664:	ldr	x0, [sp, #16]
  405668:	cmp	x0, #0x0
  40566c:	b.ne	405678 <__fxstatat@plt+0x2688>  // b.any
  405670:	mov	w0, #0x1                   	// #1
  405674:	b	4056fc <__fxstatat@plt+0x270c>
  405678:	nop
  40567c:	ldr	x0, [sp, #40]
  405680:	ldrb	w0, [x0]
  405684:	strb	w0, [sp, #39]
  405688:	ldrb	w0, [sp, #39]
  40568c:	cmp	w0, #0x0
  405690:	b.eq	40569c <__fxstatat@plt+0x26ac>  // b.none
  405694:	mov	w0, #0x0                   	// #0
  405698:	b	4056fc <__fxstatat@plt+0x270c>
  40569c:	ldr	x0, [sp, #40]
  4056a0:	add	x0, x0, #0x1
  4056a4:	str	x0, [sp, #40]
  4056a8:	ldr	x0, [sp, #16]
  4056ac:	sub	x0, x0, #0x1
  4056b0:	str	x0, [sp, #16]
  4056b4:	ldr	x0, [sp, #16]
  4056b8:	cmp	x0, #0x0
  4056bc:	b.ne	4056c8 <__fxstatat@plt+0x26d8>  // b.any
  4056c0:	mov	w0, #0x1                   	// #1
  4056c4:	b	4056fc <__fxstatat@plt+0x270c>
  4056c8:	ldr	x0, [sp, #16]
  4056cc:	and	x0, x0, #0xf
  4056d0:	cmp	x0, #0x0
  4056d4:	b.eq	4056dc <__fxstatat@plt+0x26ec>  // b.none
  4056d8:	b	40567c <__fxstatat@plt+0x268c>
  4056dc:	nop
  4056e0:	ldr	x2, [sp, #16]
  4056e4:	ldr	x1, [sp, #40]
  4056e8:	ldr	x0, [sp, #24]
  4056ec:	bl	402c50 <memcmp@plt>
  4056f0:	cmp	w0, #0x0
  4056f4:	cset	w0, eq  // eq = none
  4056f8:	and	w0, w0, #0xff
  4056fc:	ldp	x29, x30, [sp], #48
  405700:	ret
  405704:	sub	sp, sp, #0x10
  405708:	str	w0, [sp, #12]
  40570c:	ldr	w0, [sp, #12]
  405710:	cmp	w0, #0x5f
  405714:	cset	w0, eq  // eq = none
  405718:	and	w0, w0, #0xff
  40571c:	add	sp, sp, #0x10
  405720:	ret
  405724:	stp	x29, x30, [sp, #-32]!
  405728:	mov	x29, sp
  40572c:	str	x0, [sp, #24]
  405730:	ldr	x0, [sp, #24]
  405734:	ldr	x0, [x0, #40]
  405738:	bl	402d00 <free@plt>
  40573c:	ldr	x0, [sp, #24]
  405740:	str	xzr, [x0, #40]
  405744:	ldr	x0, [sp, #24]
  405748:	str	xzr, [x0, #24]
  40574c:	nop
  405750:	ldp	x29, x30, [sp], #32
  405754:	ret
  405758:	str	x19, [sp, #-16]!
  40575c:	mov	x19, x0
  405760:	ldr	w0, [x19, #56]
  405764:	cmp	w0, #0x0
  405768:	b.le	4057b4 <__fxstatat@plt+0x27c4>
  40576c:	ldr	w0, [x19, #56]
  405770:	cmp	w0, #0x0
  405774:	b.lt	4057b4 <__fxstatat@plt+0x27c4>  // b.tstop
  405778:	ldr	w1, [x19, #56]
  40577c:	mov	w0, #0x1ffff               	// #131071
  405780:	cmp	w1, w0
  405784:	b.le	4057b4 <__fxstatat@plt+0x27c4>
  405788:	ldr	w0, [x19, #56]
  40578c:	cmp	w0, #0x0
  405790:	b.le	4057ac <__fxstatat@plt+0x27bc>
  405794:	ldr	w0, [x19, #56]
  405798:	cmp	w0, #0x0
  40579c:	b.lt	4057ac <__fxstatat@plt+0x27bc>  // b.tstop
  4057a0:	ldr	w0, [x19, #56]
  4057a4:	sxtw	x0, w0
  4057a8:	b	4057b8 <__fxstatat@plt+0x27c8>
  4057ac:	mov	x0, #0x200                 	// #512
  4057b0:	b	4057b8 <__fxstatat@plt+0x27c8>
  4057b4:	mov	x0, #0x20000               	// #131072
  4057b8:	ldr	x19, [sp], #16
  4057bc:	ret
  4057c0:	sub	sp, sp, #0x10
  4057c4:	str	w0, [sp, #12]
  4057c8:	ldr	w0, [sp, #12]
  4057cc:	cmp	w0, #0x5f
  4057d0:	b.eq	4057e0 <__fxstatat@plt+0x27f0>  // b.none
  4057d4:	ldr	w0, [sp, #12]
  4057d8:	cmp	w0, #0x3d
  4057dc:	b.ne	4057e8 <__fxstatat@plt+0x27f8>  // b.any
  4057e0:	mov	w0, #0x1                   	// #1
  4057e4:	b	4057ec <__fxstatat@plt+0x27fc>
  4057e8:	mov	w0, #0x0                   	// #0
  4057ec:	and	w0, w0, #0x1
  4057f0:	and	w0, w0, #0xff
  4057f4:	add	sp, sp, #0x10
  4057f8:	ret
  4057fc:	stp	x29, x30, [sp, #-32]!
  405800:	mov	x29, sp
  405804:	str	x0, [sp, #24]
  405808:	strb	w1, [sp, #23]
  40580c:	strb	w2, [sp, #22]
  405810:	bl	402f30 <__errno_location@plt>
  405814:	mov	x1, x0
  405818:	mov	w0, #0x5f                  	// #95
  40581c:	str	w0, [x1]
  405820:	mov	w0, #0x0                   	// #0
  405824:	ldp	x29, x30, [sp], #32
  405828:	ret
  40582c:	stp	x29, x30, [sp, #-32]!
  405830:	mov	x29, sp
  405834:	str	x0, [sp, #24]
  405838:	str	w1, [sp, #20]
  40583c:	bl	402f30 <__errno_location@plt>
  405840:	mov	x1, x0
  405844:	mov	w0, #0x5f                  	// #95
  405848:	str	w0, [x1]
  40584c:	mov	w0, #0xffffffff            	// #-1
  405850:	ldp	x29, x30, [sp], #32
  405854:	ret
  405858:	stp	x29, x30, [sp, #-48]!
  40585c:	mov	x29, sp
  405860:	str	x0, [sp, #24]
  405864:	str	x1, [sp, #16]
  405868:	ldr	x1, [sp, #16]
  40586c:	ldr	x0, [sp, #24]
  405870:	bl	414bf4 <__fxstatat@plt+0x11c04>
  405874:	str	w0, [sp, #44]
  405878:	ldr	w0, [sp, #44]
  40587c:	cmp	w0, #0x0
  405880:	b.eq	405898 <__fxstatat@plt+0x28a8>  // b.none
  405884:	bl	402f30 <__errno_location@plt>
  405888:	ldr	w0, [x0]
  40588c:	cmp	w0, #0x26
  405890:	b.ne	405898 <__fxstatat@plt+0x28a8>  // b.any
  405894:	str	wzr, [sp, #44]
  405898:	ldr	w0, [sp, #44]
  40589c:	ldp	x29, x30, [sp], #48
  4058a0:	ret
  4058a4:	stp	x29, x30, [sp, #-64]!
  4058a8:	mov	x29, sp
  4058ac:	str	w0, [sp, #44]
  4058b0:	str	x1, [sp, #32]
  4058b4:	str	x2, [sp, #24]
  4058b8:	str	wzr, [sp, #60]
  4058bc:	ldr	x3, [sp, #24]
  4058c0:	ldr	x2, [sp, #32]
  4058c4:	mov	w1, #0x3                   	// #3
  4058c8:	ldr	w0, [sp, #44]
  4058cc:	bl	402ed0 <fallocate@plt>
  4058d0:	str	w0, [sp, #60]
  4058d4:	ldr	w0, [sp, #60]
  4058d8:	cmp	w0, #0x0
  4058dc:	b.ge	40590c <__fxstatat@plt+0x291c>  // b.tcont
  4058e0:	bl	402f30 <__errno_location@plt>
  4058e4:	ldr	w0, [x0]
  4058e8:	bl	405704 <__fxstatat@plt+0x2714>
  4058ec:	and	w0, w0, #0xff
  4058f0:	cmp	w0, #0x0
  4058f4:	b.ne	405908 <__fxstatat@plt+0x2918>  // b.any
  4058f8:	bl	402f30 <__errno_location@plt>
  4058fc:	ldr	w0, [x0]
  405900:	cmp	w0, #0x26
  405904:	b.ne	40590c <__fxstatat@plt+0x291c>  // b.any
  405908:	str	wzr, [sp, #60]
  40590c:	ldr	w0, [sp, #60]
  405910:	ldp	x29, x30, [sp], #64
  405914:	ret
  405918:	stp	x29, x30, [sp, #-80]!
  40591c:	mov	x29, sp
  405920:	stp	x19, x20, [sp, #16]
  405924:	str	w0, [sp, #60]
  405928:	str	x1, [sp, #48]
  40592c:	strb	w2, [sp, #59]
  405930:	str	x3, [sp, #40]
  405934:	mov	w2, #0x1                   	// #1
  405938:	ldr	x1, [sp, #40]
  40593c:	ldr	w0, [sp, #60]
  405940:	bl	402980 <lseek@plt>
  405944:	str	x0, [sp, #72]
  405948:	ldr	x0, [sp, #72]
  40594c:	cmp	x0, #0x0
  405950:	b.ge	405994 <__fxstatat@plt+0x29a4>  // b.tcont
  405954:	bl	402f30 <__errno_location@plt>
  405958:	ldr	w19, [x0]
  40595c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405960:	add	x0, x0, #0x780
  405964:	bl	402f70 <gettext@plt>
  405968:	mov	x20, x0
  40596c:	ldr	x1, [sp, #48]
  405970:	mov	w0, #0x4                   	// #4
  405974:	bl	412310 <__fxstatat@plt+0xf320>
  405978:	mov	x3, x0
  40597c:	mov	x2, x20
  405980:	mov	w1, w19
  405984:	mov	w0, #0x0                   	// #0
  405988:	bl	402870 <error@plt>
  40598c:	mov	w0, #0x0                   	// #0
  405990:	b	405a08 <__fxstatat@plt+0x2a18>
  405994:	ldrb	w0, [sp, #59]
  405998:	cmp	w0, #0x0
  40599c:	b.eq	405a04 <__fxstatat@plt+0x2a14>  // b.none
  4059a0:	ldr	x1, [sp, #72]
  4059a4:	ldr	x0, [sp, #40]
  4059a8:	sub	x0, x1, x0
  4059ac:	ldr	x2, [sp, #40]
  4059b0:	mov	x1, x0
  4059b4:	ldr	w0, [sp, #60]
  4059b8:	bl	4058a4 <__fxstatat@plt+0x28b4>
  4059bc:	cmp	w0, #0x0
  4059c0:	b.ge	405a04 <__fxstatat@plt+0x2a14>  // b.tcont
  4059c4:	bl	402f30 <__errno_location@plt>
  4059c8:	ldr	w19, [x0]
  4059cc:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4059d0:	add	x0, x0, #0x790
  4059d4:	bl	402f70 <gettext@plt>
  4059d8:	mov	x20, x0
  4059dc:	ldr	x1, [sp, #48]
  4059e0:	mov	w0, #0x4                   	// #4
  4059e4:	bl	412310 <__fxstatat@plt+0xf320>
  4059e8:	mov	x3, x0
  4059ec:	mov	x2, x20
  4059f0:	mov	w1, w19
  4059f4:	mov	w0, #0x0                   	// #0
  4059f8:	bl	402870 <error@plt>
  4059fc:	mov	w0, #0x0                   	// #0
  405a00:	b	405a08 <__fxstatat@plt+0x2a18>
  405a04:	mov	w0, #0x1                   	// #1
  405a08:	ldp	x19, x20, [sp, #16]
  405a0c:	ldp	x29, x30, [sp], #80
  405a10:	ret
  405a14:	stp	x29, x30, [sp, #-160]!
  405a18:	mov	x29, sp
  405a1c:	stp	x19, x20, [sp, #16]
  405a20:	str	w0, [sp, #92]
  405a24:	str	w1, [sp, #88]
  405a28:	str	x2, [sp, #80]
  405a2c:	str	x3, [sp, #72]
  405a30:	str	x4, [sp, #64]
  405a34:	strb	w5, [sp, #63]
  405a38:	str	x6, [sp, #48]
  405a3c:	str	x7, [sp, #40]
  405a40:	ldr	x0, [sp, #176]
  405a44:	strb	wzr, [x0]
  405a48:	ldr	x0, [sp, #168]
  405a4c:	str	xzr, [x0]
  405a50:	strb	wzr, [sp, #159]
  405a54:	str	xzr, [sp, #144]
  405a58:	b	405ddc <__fxstatat@plt+0x2dec>
  405a5c:	ldr	x0, [sp, #160]
  405a60:	ldr	x2, [sp, #72]
  405a64:	ldr	x1, [sp, #72]
  405a68:	cmp	x2, x0
  405a6c:	csel	x0, x1, x0, ls  // ls = plast
  405a70:	mov	x2, x0
  405a74:	ldr	x1, [sp, #80]
  405a78:	ldr	w0, [sp, #92]
  405a7c:	bl	402e50 <read@plt>
  405a80:	str	x0, [sp, #136]
  405a84:	ldr	x0, [sp, #136]
  405a88:	cmp	x0, #0x0
  405a8c:	b.ge	405ae4 <__fxstatat@plt+0x2af4>  // b.tcont
  405a90:	bl	402f30 <__errno_location@plt>
  405a94:	ldr	w0, [x0]
  405a98:	cmp	w0, #0x4
  405a9c:	b.ne	405aa4 <__fxstatat@plt+0x2ab4>  // b.any
  405aa0:	b	405ddc <__fxstatat@plt+0x2dec>
  405aa4:	bl	402f30 <__errno_location@plt>
  405aa8:	ldr	w19, [x0]
  405aac:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405ab0:	add	x0, x0, #0x7a8
  405ab4:	bl	402f70 <gettext@plt>
  405ab8:	mov	x20, x0
  405abc:	ldr	x1, [sp, #48]
  405ac0:	mov	w0, #0x4                   	// #4
  405ac4:	bl	412310 <__fxstatat@plt+0xf320>
  405ac8:	mov	x3, x0
  405acc:	mov	x2, x20
  405ad0:	mov	w1, w19
  405ad4:	mov	w0, #0x0                   	// #0
  405ad8:	bl	402870 <error@plt>
  405adc:	mov	w0, #0x0                   	// #0
  405ae0:	b	405e30 <__fxstatat@plt+0x2e40>
  405ae4:	ldr	x0, [sp, #136]
  405ae8:	cmp	x0, #0x0
  405aec:	b.eq	405dec <__fxstatat@plt+0x2dfc>  // b.none
  405af0:	ldr	x0, [sp, #136]
  405af4:	ldr	x1, [sp, #160]
  405af8:	sub	x0, x1, x0
  405afc:	str	x0, [sp, #160]
  405b00:	ldr	x0, [sp, #168]
  405b04:	ldr	x1, [x0]
  405b08:	ldr	x0, [sp, #136]
  405b0c:	add	x1, x1, x0
  405b10:	ldr	x0, [sp, #168]
  405b14:	str	x1, [x0]
  405b18:	ldr	x0, [sp, #64]
  405b1c:	cmp	x0, #0x0
  405b20:	b.eq	405b2c <__fxstatat@plt+0x2b3c>  // b.none
  405b24:	ldr	x0, [sp, #64]
  405b28:	b	405b30 <__fxstatat@plt+0x2b40>
  405b2c:	ldr	x0, [sp, #72]
  405b30:	str	x0, [sp, #128]
  405b34:	ldr	x0, [sp, #80]
  405b38:	str	x0, [sp, #120]
  405b3c:	ldr	x0, [sp, #80]
  405b40:	str	x0, [sp, #112]
  405b44:	b	405dc4 <__fxstatat@plt+0x2dd4>
  405b48:	ldrb	w0, [sp, #159]
  405b4c:	strb	w0, [sp, #111]
  405b50:	ldr	x0, [sp, #136]
  405b54:	ldr	x2, [sp, #128]
  405b58:	ldr	x1, [sp, #128]
  405b5c:	cmp	x2, x0
  405b60:	csel	x0, x1, x0, ls  // ls = plast
  405b64:	str	x0, [sp, #128]
  405b68:	ldr	x0, [sp, #64]
  405b6c:	cmp	x0, #0x0
  405b70:	b.eq	405b90 <__fxstatat@plt+0x2ba0>  // b.none
  405b74:	ldr	x0, [sp, #128]
  405b78:	cmp	x0, #0x0
  405b7c:	b.eq	405b90 <__fxstatat@plt+0x2ba0>  // b.none
  405b80:	ldr	x1, [sp, #128]
  405b84:	ldr	x0, [sp, #120]
  405b88:	bl	40564c <__fxstatat@plt+0x265c>
  405b8c:	strb	w0, [sp, #159]
  405b90:	ldrb	w1, [sp, #159]
  405b94:	ldrb	w0, [sp, #111]
  405b98:	cmp	w1, w0
  405b9c:	b.eq	405bb4 <__fxstatat@plt+0x2bc4>  // b.none
  405ba0:	ldr	x0, [sp, #144]
  405ba4:	cmp	x0, #0x0
  405ba8:	b.eq	405bb4 <__fxstatat@plt+0x2bc4>  // b.none
  405bac:	mov	w0, #0x1                   	// #1
  405bb0:	b	405bb8 <__fxstatat@plt+0x2bc8>
  405bb4:	mov	w0, #0x0                   	// #0
  405bb8:	strb	w0, [sp, #110]
  405bbc:	ldrb	w0, [sp, #110]
  405bc0:	and	w0, w0, #0x1
  405bc4:	strb	w0, [sp, #110]
  405bc8:	ldr	x0, [sp, #128]
  405bcc:	ldr	x1, [sp, #136]
  405bd0:	cmp	x1, x0
  405bd4:	b.ne	405bec <__fxstatat@plt+0x2bfc>  // b.any
  405bd8:	ldrb	w0, [sp, #159]
  405bdc:	eor	w0, w0, #0x1
  405be0:	and	w0, w0, #0xff
  405be4:	cmp	w0, #0x0
  405be8:	b.ne	405bf8 <__fxstatat@plt+0x2c08>  // b.any
  405bec:	ldr	x0, [sp, #128]
  405bf0:	cmp	x0, #0x0
  405bf4:	b.ne	405c00 <__fxstatat@plt+0x2c10>  // b.any
  405bf8:	mov	w0, #0x1                   	// #1
  405bfc:	b	405c04 <__fxstatat@plt+0x2c14>
  405c00:	mov	w0, #0x0                   	// #0
  405c04:	strb	w0, [sp, #109]
  405c08:	ldrb	w0, [sp, #109]
  405c0c:	and	w0, w0, #0x1
  405c10:	strb	w0, [sp, #109]
  405c14:	ldrb	w0, [sp, #110]
  405c18:	cmp	w0, #0x0
  405c1c:	b.ne	405c2c <__fxstatat@plt+0x2c3c>  // b.any
  405c20:	ldrb	w0, [sp, #109]
  405c24:	cmp	w0, #0x0
  405c28:	b.eq	405d40 <__fxstatat@plt+0x2d50>  // b.none
  405c2c:	ldrb	w0, [sp, #110]
  405c30:	eor	w0, w0, #0x1
  405c34:	and	w0, w0, #0xff
  405c38:	cmp	w0, #0x0
  405c3c:	b.eq	405c50 <__fxstatat@plt+0x2c60>  // b.none
  405c40:	ldr	x1, [sp, #144]
  405c44:	ldr	x0, [sp, #128]
  405c48:	add	x0, x1, x0
  405c4c:	str	x0, [sp, #144]
  405c50:	ldrb	w0, [sp, #111]
  405c54:	eor	w0, w0, #0x1
  405c58:	and	w0, w0, #0xff
  405c5c:	cmp	w0, #0x0
  405c60:	b.eq	405cc8 <__fxstatat@plt+0x2cd8>  // b.none
  405c64:	ldr	x0, [sp, #144]
  405c68:	mov	x2, x0
  405c6c:	ldr	x1, [sp, #112]
  405c70:	ldr	w0, [sp, #88]
  405c74:	bl	40e650 <__fxstatat@plt+0xb660>
  405c78:	mov	x1, x0
  405c7c:	ldr	x0, [sp, #144]
  405c80:	cmp	x1, x0
  405c84:	b.eq	405cf8 <__fxstatat@plt+0x2d08>  // b.none
  405c88:	bl	402f30 <__errno_location@plt>
  405c8c:	ldr	w19, [x0]
  405c90:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405c94:	add	x0, x0, #0x7c0
  405c98:	bl	402f70 <gettext@plt>
  405c9c:	mov	x20, x0
  405ca0:	ldr	x1, [sp, #40]
  405ca4:	mov	w0, #0x4                   	// #4
  405ca8:	bl	412310 <__fxstatat@plt+0xf320>
  405cac:	mov	x3, x0
  405cb0:	mov	x2, x20
  405cb4:	mov	w1, w19
  405cb8:	mov	w0, #0x0                   	// #0
  405cbc:	bl	402870 <error@plt>
  405cc0:	mov	w0, #0x0                   	// #0
  405cc4:	b	405e30 <__fxstatat@plt+0x2e40>
  405cc8:	ldr	x3, [sp, #144]
  405ccc:	ldrb	w2, [sp, #63]
  405cd0:	ldr	x1, [sp, #40]
  405cd4:	ldr	w0, [sp, #88]
  405cd8:	bl	405918 <__fxstatat@plt+0x2928>
  405cdc:	and	w0, w0, #0xff
  405ce0:	eor	w0, w0, #0x1
  405ce4:	and	w0, w0, #0xff
  405ce8:	cmp	w0, #0x0
  405cec:	b.eq	405cf8 <__fxstatat@plt+0x2d08>  // b.none
  405cf0:	mov	w0, #0x0                   	// #0
  405cf4:	b	405e30 <__fxstatat@plt+0x2e40>
  405cf8:	ldr	x0, [sp, #120]
  405cfc:	str	x0, [sp, #112]
  405d00:	ldr	x0, [sp, #128]
  405d04:	str	x0, [sp, #144]
  405d08:	ldrb	w0, [sp, #109]
  405d0c:	cmp	w0, #0x0
  405d10:	b.eq	405da4 <__fxstatat@plt+0x2db4>  // b.none
  405d14:	ldr	x0, [sp, #128]
  405d18:	cmp	x0, #0x0
  405d1c:	b.ne	405d24 <__fxstatat@plt+0x2d34>  // b.any
  405d20:	str	xzr, [sp, #136]
  405d24:	ldrb	w0, [sp, #110]
  405d28:	cmp	w0, #0x0
  405d2c:	b.eq	405d38 <__fxstatat@plt+0x2d48>  // b.none
  405d30:	str	xzr, [sp, #128]
  405d34:	b	405da4 <__fxstatat@plt+0x2db4>
  405d38:	str	xzr, [sp, #144]
  405d3c:	b	405da4 <__fxstatat@plt+0x2db4>
  405d40:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  405d44:	ldr	x0, [sp, #128]
  405d48:	sub	x1, x1, x0
  405d4c:	ldr	x0, [sp, #144]
  405d50:	cmp	x1, x0
  405d54:	b.cc	405d6c <__fxstatat@plt+0x2d7c>  // b.lo, b.ul, b.last
  405d58:	ldr	x1, [sp, #144]
  405d5c:	ldr	x0, [sp, #128]
  405d60:	add	x0, x1, x0
  405d64:	str	x0, [sp, #144]
  405d68:	b	405da4 <__fxstatat@plt+0x2db4>
  405d6c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  405d70:	add	x0, x0, #0x7d8
  405d74:	bl	402f70 <gettext@plt>
  405d78:	mov	x19, x0
  405d7c:	ldr	x1, [sp, #48]
  405d80:	mov	w0, #0x4                   	// #4
  405d84:	bl	412310 <__fxstatat@plt+0xf320>
  405d88:	mov	x3, x0
  405d8c:	mov	x2, x19
  405d90:	mov	w1, #0x0                   	// #0
  405d94:	mov	w0, #0x0                   	// #0
  405d98:	bl	402870 <error@plt>
  405d9c:	mov	w0, #0x0                   	// #0
  405da0:	b	405e30 <__fxstatat@plt+0x2e40>
  405da4:	ldr	x1, [sp, #136]
  405da8:	ldr	x0, [sp, #128]
  405dac:	sub	x0, x1, x0
  405db0:	str	x0, [sp, #136]
  405db4:	ldr	x1, [sp, #120]
  405db8:	ldr	x0, [sp, #128]
  405dbc:	add	x0, x1, x0
  405dc0:	str	x0, [sp, #120]
  405dc4:	ldr	x0, [sp, #136]
  405dc8:	cmp	x0, #0x0
  405dcc:	b.ne	405b48 <__fxstatat@plt+0x2b58>  // b.any
  405dd0:	ldr	x0, [sp, #176]
  405dd4:	ldrb	w1, [sp, #159]
  405dd8:	strb	w1, [x0]
  405ddc:	ldr	x0, [sp, #160]
  405de0:	cmp	x0, #0x0
  405de4:	b.ne	405a5c <__fxstatat@plt+0x2a6c>  // b.any
  405de8:	b	405df0 <__fxstatat@plt+0x2e00>
  405dec:	nop
  405df0:	ldrb	w0, [sp, #159]
  405df4:	cmp	w0, #0x0
  405df8:	b.eq	405e2c <__fxstatat@plt+0x2e3c>  // b.none
  405dfc:	ldr	x3, [sp, #144]
  405e00:	ldrb	w2, [sp, #63]
  405e04:	ldr	x1, [sp, #40]
  405e08:	ldr	w0, [sp, #88]
  405e0c:	bl	405918 <__fxstatat@plt+0x2928>
  405e10:	and	w0, w0, #0xff
  405e14:	eor	w0, w0, #0x1
  405e18:	and	w0, w0, #0xff
  405e1c:	cmp	w0, #0x0
  405e20:	b.eq	405e2c <__fxstatat@plt+0x2e3c>  // b.none
  405e24:	mov	w0, #0x0                   	// #0
  405e28:	b	405e30 <__fxstatat@plt+0x2e40>
  405e2c:	mov	w0, #0x1                   	// #1
  405e30:	ldp	x19, x20, [sp, #16]
  405e34:	ldp	x29, x30, [sp], #160
  405e38:	ret
  405e3c:	stp	x29, x30, [sp, #-32]!
  405e40:	mov	x29, sp
  405e44:	str	w0, [sp, #28]
  405e48:	str	w1, [sp, #24]
  405e4c:	ldr	w2, [sp, #24]
  405e50:	mov	x1, #0x9409                	// #37897
  405e54:	movk	x1, #0x4004, lsl #16
  405e58:	ldr	w0, [sp, #28]
  405e5c:	bl	402fc0 <ioctl@plt>
  405e60:	ldp	x29, x30, [sp], #32
  405e64:	ret
  405e68:	stp	x29, x30, [sp, #-48]!
  405e6c:	mov	x29, sp
  405e70:	str	w0, [sp, #28]
  405e74:	str	x1, [sp, #16]
  405e78:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405e7c:	add	x0, x0, #0x530
  405e80:	ldr	x0, [x0]
  405e84:	cmp	x0, #0x0
  405e88:	b.ne	405f4c <__fxstatat@plt+0x2f5c>  // b.any
  405e8c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405e90:	add	x0, x0, #0x408
  405e94:	ldr	x0, [x0]
  405e98:	mov	x1, #0x1                   	// #1
  405e9c:	bl	402b20 <calloc@plt>
  405ea0:	mov	x1, x0
  405ea4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405ea8:	add	x0, x0, #0x530
  405eac:	str	x1, [x0]
  405eb0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405eb4:	add	x0, x0, #0x530
  405eb8:	ldr	x0, [x0]
  405ebc:	cmp	x0, #0x0
  405ec0:	b.ne	405f4c <__fxstatat@plt+0x2f5c>  // b.any
  405ec4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405ec8:	add	x0, x0, #0x530
  405ecc:	adrp	x1, 431000 <__fxstatat@plt+0x2e010>
  405ed0:	add	x1, x1, #0x538
  405ed4:	str	x1, [x0]
  405ed8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405edc:	add	x0, x0, #0x408
  405ee0:	mov	x1, #0x400                 	// #1024
  405ee4:	str	x1, [x0]
  405ee8:	b	405f4c <__fxstatat@plt+0x2f5c>
  405eec:	ldr	x1, [sp, #16]
  405ef0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405ef4:	add	x0, x0, #0x408
  405ef8:	ldr	x0, [x0]
  405efc:	cmp	x1, x0
  405f00:	csel	x0, x1, x0, ls  // ls = plast
  405f04:	str	x0, [sp, #40]
  405f08:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  405f0c:	add	x0, x0, #0x530
  405f10:	ldr	x0, [x0]
  405f14:	ldr	x2, [sp, #40]
  405f18:	mov	x1, x0
  405f1c:	ldr	w0, [sp, #28]
  405f20:	bl	40e650 <__fxstatat@plt+0xb660>
  405f24:	mov	x1, x0
  405f28:	ldr	x0, [sp, #40]
  405f2c:	cmp	x0, x1
  405f30:	b.eq	405f3c <__fxstatat@plt+0x2f4c>  // b.none
  405f34:	mov	w0, #0x0                   	// #0
  405f38:	b	405f5c <__fxstatat@plt+0x2f6c>
  405f3c:	ldr	x1, [sp, #16]
  405f40:	ldr	x0, [sp, #40]
  405f44:	sub	x0, x1, x0
  405f48:	str	x0, [sp, #16]
  405f4c:	ldr	x0, [sp, #16]
  405f50:	cmp	x0, #0x0
  405f54:	b.ne	405eec <__fxstatat@plt+0x2efc>  // b.any
  405f58:	mov	w0, #0x1                   	// #1
  405f5c:	ldp	x29, x30, [sp], #48
  405f60:	ret
  405f64:	sub	sp, sp, #0x110
  405f68:	stp	x29, x30, [sp, #32]
  405f6c:	add	x29, sp, #0x20
  405f70:	stp	x19, x20, [sp, #48]
  405f74:	str	w0, [sp, #124]
  405f78:	str	w1, [sp, #120]
  405f7c:	str	x2, [sp, #112]
  405f80:	str	x3, [sp, #104]
  405f84:	str	x4, [sp, #96]
  405f88:	str	x5, [sp, #88]
  405f8c:	str	w6, [sp, #84]
  405f90:	str	x7, [sp, #72]
  405f94:	str	xzr, [sp, #264]
  405f98:	str	xzr, [sp, #256]
  405f9c:	str	xzr, [sp, #248]
  405fa0:	add	x0, sp, #0x98
  405fa4:	mov	x1, x0
  405fa8:	ldr	w0, [sp, #124]
  405fac:	bl	40baac <__fxstatat@plt+0x8abc>
  405fb0:	ldr	x0, [sp, #280]
  405fb4:	strb	wzr, [x0]
  405fb8:	mov	w0, #0x1                   	// #1
  405fbc:	strb	w0, [sp, #247]
  405fc0:	add	x0, sp, #0x98
  405fc4:	bl	40bb10 <__fxstatat@plt+0x8b20>
  405fc8:	strb	w0, [sp, #215]
  405fcc:	ldrb	w0, [sp, #215]
  405fd0:	eor	w0, w0, #0x1
  405fd4:	and	w0, w0, #0xff
  405fd8:	cmp	w0, #0x0
  405fdc:	b.eq	406050 <__fxstatat@plt+0x3060>  // b.none
  405fe0:	ldrb	w0, [sp, #185]
  405fe4:	cmp	w0, #0x0
  405fe8:	b.ne	4063f8 <__fxstatat@plt+0x3408>  // b.any
  405fec:	ldrb	w0, [sp, #184]
  405ff0:	cmp	w0, #0x0
  405ff4:	b.eq	40600c <__fxstatat@plt+0x301c>  // b.none
  405ff8:	ldr	x0, [sp, #280]
  405ffc:	mov	w1, #0x1                   	// #1
  406000:	strb	w1, [x0]
  406004:	mov	w0, #0x0                   	// #0
  406008:	b	406530 <__fxstatat@plt+0x3540>
  40600c:	bl	402f30 <__errno_location@plt>
  406010:	ldr	w19, [x0]
  406014:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  406018:	add	x0, x0, #0x7f0
  40601c:	bl	402f70 <gettext@plt>
  406020:	mov	x20, x0
  406024:	ldr	x2, [sp, #72]
  406028:	mov	w1, #0x3                   	// #3
  40602c:	mov	w0, #0x0                   	// #0
  406030:	bl	412448 <__fxstatat@plt+0xf458>
  406034:	mov	x3, x0
  406038:	mov	x2, x20
  40603c:	mov	w1, w19
  406040:	mov	w0, #0x0                   	// #0
  406044:	bl	402870 <error@plt>
  406048:	mov	w0, #0x0                   	// #0
  40604c:	b	406530 <__fxstatat@plt+0x3540>
  406050:	strb	wzr, [sp, #246]
  406054:	str	wzr, [sp, #240]
  406058:	b	4063bc <__fxstatat@plt+0x33cc>
  40605c:	ldr	w1, [sp, #240]
  406060:	ldr	x0, [sp, #176]
  406064:	cmp	x1, x0
  406068:	b.cs	4060b8 <__fxstatat@plt+0x30c8>  // b.hs, b.nlast
  40606c:	ldr	x2, [sp, #192]
  406070:	ldr	w1, [sp, #240]
  406074:	mov	x0, x1
  406078:	lsl	x0, x0, #1
  40607c:	add	x0, x0, x1
  406080:	lsl	x0, x0, #3
  406084:	add	x0, x2, x0
  406088:	ldr	x0, [x0]
  40608c:	str	x0, [sp, #232]
  406090:	ldr	x2, [sp, #192]
  406094:	ldr	w1, [sp, #240]
  406098:	mov	x0, x1
  40609c:	lsl	x0, x0, #1
  4060a0:	add	x0, x0, x1
  4060a4:	lsl	x0, x0, #3
  4060a8:	add	x0, x2, x0
  4060ac:	ldr	x0, [x0, #8]
  4060b0:	str	x0, [sp, #224]
  4060b4:	b	4060f4 <__fxstatat@plt+0x3104>
  4060b8:	ldr	w0, [sp, #240]
  4060bc:	sub	w0, w0, #0x1
  4060c0:	str	w0, [sp, #240]
  4060c4:	ldr	x2, [sp, #192]
  4060c8:	ldr	w1, [sp, #240]
  4060cc:	mov	x0, x1
  4060d0:	lsl	x0, x0, #1
  4060d4:	add	x0, x0, x1
  4060d8:	lsl	x0, x0, #3
  4060dc:	add	x0, x2, x0
  4060e0:	ldr	x0, [x0, #8]
  4060e4:	ldr	x1, [sp, #264]
  4060e8:	add	x0, x1, x0
  4060ec:	str	x0, [sp, #232]
  4060f0:	str	xzr, [sp, #224]
  4060f4:	ldr	x1, [sp, #232]
  4060f8:	ldr	x0, [sp, #224]
  4060fc:	add	x0, x1, x0
  406100:	ldr	x1, [sp, #88]
  406104:	cmp	x1, x0
  406108:	b.ge	406134 <__fxstatat@plt+0x3144>  // b.tcont
  40610c:	ldr	x1, [sp, #88]
  406110:	ldr	x0, [sp, #232]
  406114:	cmp	x1, x0
  406118:	b.ge	406124 <__fxstatat@plt+0x3134>  // b.tcont
  40611c:	ldr	x0, [sp, #88]
  406120:	str	x0, [sp, #232]
  406124:	ldr	x1, [sp, #88]
  406128:	ldr	x0, [sp, #232]
  40612c:	sub	x0, x1, x0
  406130:	str	x0, [sp, #224]
  406134:	ldr	x1, [sp, #232]
  406138:	ldr	x0, [sp, #264]
  40613c:	sub	x1, x1, x0
  406140:	ldr	x0, [sp, #256]
  406144:	sub	x0, x1, x0
  406148:	str	x0, [sp, #200]
  40614c:	strb	wzr, [sp, #247]
  406150:	ldr	x0, [sp, #200]
  406154:	cmp	x0, #0x0
  406158:	b.eq	4062f4 <__fxstatat@plt+0x3304>  // b.none
  40615c:	mov	w2, #0x0                   	// #0
  406160:	ldr	x1, [sp, #232]
  406164:	ldr	w0, [sp, #124]
  406168:	bl	402980 <lseek@plt>
  40616c:	cmp	x0, #0x0
  406170:	b.ge	4061cc <__fxstatat@plt+0x31dc>  // b.tcont
  406174:	bl	402f30 <__errno_location@plt>
  406178:	ldr	w19, [x0]
  40617c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  406180:	add	x0, x0, #0x780
  406184:	bl	402f70 <gettext@plt>
  406188:	mov	x20, x0
  40618c:	ldr	x1, [sp, #72]
  406190:	mov	w0, #0x4                   	// #4
  406194:	bl	412310 <__fxstatat@plt+0xf320>
  406198:	mov	x3, x0
  40619c:	mov	x2, x20
  4061a0:	mov	w1, w19
  4061a4:	mov	w0, #0x0                   	// #0
  4061a8:	bl	402870 <error@plt>
  4061ac:	b	4061bc <__fxstatat@plt+0x31cc>
  4061b0:	nop
  4061b4:	b	4061bc <__fxstatat@plt+0x31cc>
  4061b8:	nop
  4061bc:	add	x0, sp, #0x98
  4061c0:	bl	405724 <__fxstatat@plt+0x2734>
  4061c4:	mov	w0, #0x0                   	// #0
  4061c8:	b	406530 <__fxstatat@plt+0x3540>
  4061cc:	ldrb	w0, [sp, #246]
  4061d0:	cmp	w0, #0x0
  4061d4:	b.eq	4061e4 <__fxstatat@plt+0x31f4>  // b.none
  4061d8:	ldr	w0, [sp, #84]
  4061dc:	cmp	w0, #0x3
  4061e0:	b.eq	406204 <__fxstatat@plt+0x3214>  // b.none
  4061e4:	ldrb	w0, [sp, #246]
  4061e8:	eor	w0, w0, #0x1
  4061ec:	and	w0, w0, #0xff
  4061f0:	cmp	w0, #0x0
  4061f4:	b.eq	406248 <__fxstatat@plt+0x3258>  // b.none
  4061f8:	ldr	w0, [sp, #84]
  4061fc:	cmp	w0, #0x1
  406200:	b.eq	406248 <__fxstatat@plt+0x3258>  // b.none
  406204:	ldr	w0, [sp, #84]
  406208:	cmp	w0, #0x3
  40620c:	cset	w0, eq  // eq = none
  406210:	and	w0, w0, #0xff
  406214:	ldr	x3, [sp, #200]
  406218:	mov	w2, w0
  40621c:	ldr	x1, [sp, #272]
  406220:	ldr	w0, [sp, #120]
  406224:	bl	405918 <__fxstatat@plt+0x2928>
  406228:	and	w0, w0, #0xff
  40622c:	eor	w0, w0, #0x1
  406230:	and	w0, w0, #0xff
  406234:	cmp	w0, #0x0
  406238:	b.ne	4061b0 <__fxstatat@plt+0x31c0>  // b.any
  40623c:	mov	w0, #0x1                   	// #1
  406240:	strb	w0, [sp, #247]
  406244:	b	4062f4 <__fxstatat@plt+0x3304>
  406248:	ldr	x0, [sp, #200]
  40624c:	str	x0, [sp, #216]
  406250:	ldrb	w0, [sp, #246]
  406254:	cmp	w0, #0x0
  406258:	b.eq	40627c <__fxstatat@plt+0x328c>  // b.none
  40625c:	ldr	x1, [sp, #88]
  406260:	ldr	x0, [sp, #248]
  406264:	sub	x0, x1, x0
  406268:	ldr	x2, [sp, #200]
  40626c:	ldr	x1, [sp, #200]
  406270:	cmp	x2, x0
  406274:	csel	x0, x1, x0, le
  406278:	str	x0, [sp, #216]
  40627c:	ldr	x1, [sp, #216]
  406280:	ldr	w0, [sp, #120]
  406284:	bl	405e68 <__fxstatat@plt+0x2e78>
  406288:	and	w0, w0, #0xff
  40628c:	eor	w0, w0, #0x1
  406290:	and	w0, w0, #0xff
  406294:	cmp	w0, #0x0
  406298:	b.eq	4062dc <__fxstatat@plt+0x32ec>  // b.none
  40629c:	bl	402f30 <__errno_location@plt>
  4062a0:	ldr	w19, [x0]
  4062a4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4062a8:	add	x0, x0, #0x810
  4062ac:	bl	402f70 <gettext@plt>
  4062b0:	mov	x20, x0
  4062b4:	ldr	x2, [sp, #272]
  4062b8:	mov	w1, #0x3                   	// #3
  4062bc:	mov	w0, #0x0                   	// #0
  4062c0:	bl	412448 <__fxstatat@plt+0xf458>
  4062c4:	mov	x3, x0
  4062c8:	mov	x2, x20
  4062cc:	mov	w1, w19
  4062d0:	mov	w0, #0x0                   	// #0
  4062d4:	bl	402870 <error@plt>
  4062d8:	b	4061bc <__fxstatat@plt+0x31cc>
  4062dc:	ldr	x0, [sp, #88]
  4062e0:	ldr	x2, [sp, #232]
  4062e4:	ldr	x1, [sp, #232]
  4062e8:	cmp	x2, x0
  4062ec:	csel	x0, x1, x0, le
  4062f0:	str	x0, [sp, #248]
  4062f4:	ldr	x0, [sp, #232]
  4062f8:	str	x0, [sp, #264]
  4062fc:	strb	wzr, [sp, #246]
  406300:	ldr	x0, [sp, #224]
  406304:	str	x0, [sp, #256]
  406308:	ldr	w0, [sp, #84]
  40630c:	cmp	w0, #0x3
  406310:	b.ne	40631c <__fxstatat@plt+0x332c>  // b.any
  406314:	ldr	x0, [sp, #96]
  406318:	b	406320 <__fxstatat@plt+0x3330>
  40631c:	mov	x0, #0x0                   	// #0
  406320:	ldr	x1, [sp, #224]
  406324:	add	x2, sp, #0x8f
  406328:	str	x2, [sp, #16]
  40632c:	add	x2, sp, #0x90
  406330:	str	x2, [sp, #8]
  406334:	str	x1, [sp]
  406338:	ldr	x7, [sp, #272]
  40633c:	ldr	x6, [sp, #72]
  406340:	mov	w5, #0x1                   	// #1
  406344:	mov	x4, x0
  406348:	ldr	x3, [sp, #104]
  40634c:	ldr	x2, [sp, #112]
  406350:	ldr	w1, [sp, #120]
  406354:	ldr	w0, [sp, #124]
  406358:	bl	405a14 <__fxstatat@plt+0x2a24>
  40635c:	and	w0, w0, #0xff
  406360:	eor	w0, w0, #0x1
  406364:	and	w0, w0, #0xff
  406368:	cmp	w0, #0x0
  40636c:	b.ne	4061b8 <__fxstatat@plt+0x31c8>  // b.any
  406370:	ldr	x0, [sp, #144]
  406374:	ldr	x1, [sp, #232]
  406378:	add	x0, x1, x0
  40637c:	str	x0, [sp, #248]
  406380:	ldr	x0, [sp, #144]
  406384:	cmp	x0, #0x0
  406388:	b.eq	406394 <__fxstatat@plt+0x33a4>  // b.none
  40638c:	ldrb	w0, [sp, #143]
  406390:	strb	w0, [sp, #247]
  406394:	ldr	x1, [sp, #248]
  406398:	ldr	x0, [sp, #88]
  40639c:	cmp	x1, x0
  4063a0:	b.ne	4063b0 <__fxstatat@plt+0x33c0>  // b.any
  4063a4:	mov	w0, #0x1                   	// #1
  4063a8:	strb	w0, [sp, #185]
  4063ac:	b	4063d8 <__fxstatat@plt+0x33e8>
  4063b0:	ldr	w0, [sp, #240]
  4063b4:	add	w0, w0, #0x1
  4063b8:	str	w0, [sp, #240]
  4063bc:	ldr	w1, [sp, #240]
  4063c0:	ldr	x0, [sp, #176]
  4063c4:	cmp	x1, x0
  4063c8:	b.cc	40605c <__fxstatat@plt+0x306c>  // b.lo, b.ul, b.last
  4063cc:	ldrb	w0, [sp, #246]
  4063d0:	cmp	w0, #0x0
  4063d4:	b.ne	40605c <__fxstatat@plt+0x306c>  // b.any
  4063d8:	add	x0, sp, #0x98
  4063dc:	bl	405724 <__fxstatat@plt+0x2734>
  4063e0:	ldrb	w0, [sp, #185]
  4063e4:	eor	w0, w0, #0x1
  4063e8:	and	w0, w0, #0xff
  4063ec:	cmp	w0, #0x0
  4063f0:	b.ne	405fc0 <__fxstatat@plt+0x2fd0>  // b.any
  4063f4:	b	4063fc <__fxstatat@plt+0x340c>
  4063f8:	nop
  4063fc:	ldr	x1, [sp, #248]
  406400:	ldr	x0, [sp, #88]
  406404:	cmp	x1, x0
  406408:	b.lt	406418 <__fxstatat@plt+0x3428>  // b.tstop
  40640c:	ldrb	w0, [sp, #247]
  406410:	cmp	w0, #0x0
  406414:	b.eq	4064ac <__fxstatat@plt+0x34bc>  // b.none
  406418:	ldr	w0, [sp, #84]
  40641c:	cmp	w0, #0x1
  406420:	b.eq	406440 <__fxstatat@plt+0x3450>  // b.none
  406424:	ldr	x1, [sp, #88]
  406428:	ldr	w0, [sp, #120]
  40642c:	bl	402eb0 <ftruncate@plt>
  406430:	cmp	w0, #0x0
  406434:	cset	w0, ne  // ne = any
  406438:	and	w0, w0, #0xff
  40643c:	b	406464 <__fxstatat@plt+0x3474>
  406440:	ldr	x1, [sp, #88]
  406444:	ldr	x0, [sp, #248]
  406448:	sub	x0, x1, x0
  40644c:	mov	x1, x0
  406450:	ldr	w0, [sp, #120]
  406454:	bl	405e68 <__fxstatat@plt+0x2e78>
  406458:	and	w0, w0, #0xff
  40645c:	eor	w0, w0, #0x1
  406460:	and	w0, w0, #0xff
  406464:	cmp	w0, #0x0
  406468:	b.eq	4064ac <__fxstatat@plt+0x34bc>  // b.none
  40646c:	bl	402f30 <__errno_location@plt>
  406470:	ldr	w19, [x0]
  406474:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  406478:	add	x0, x0, #0x828
  40647c:	bl	402f70 <gettext@plt>
  406480:	mov	x20, x0
  406484:	ldr	x1, [sp, #272]
  406488:	mov	w0, #0x4                   	// #4
  40648c:	bl	412310 <__fxstatat@plt+0xf320>
  406490:	mov	x3, x0
  406494:	mov	x2, x20
  406498:	mov	w1, w19
  40649c:	mov	w0, #0x0                   	// #0
  4064a0:	bl	402870 <error@plt>
  4064a4:	mov	w0, #0x0                   	// #0
  4064a8:	b	406530 <__fxstatat@plt+0x3540>
  4064ac:	ldr	w0, [sp, #84]
  4064b0:	cmp	w0, #0x3
  4064b4:	b.ne	40652c <__fxstatat@plt+0x353c>  // b.any
  4064b8:	ldr	x1, [sp, #248]
  4064bc:	ldr	x0, [sp, #88]
  4064c0:	cmp	x1, x0
  4064c4:	b.ge	40652c <__fxstatat@plt+0x353c>  // b.tcont
  4064c8:	ldr	x1, [sp, #88]
  4064cc:	ldr	x0, [sp, #248]
  4064d0:	sub	x0, x1, x0
  4064d4:	mov	x2, x0
  4064d8:	ldr	x1, [sp, #248]
  4064dc:	ldr	w0, [sp, #120]
  4064e0:	bl	4058a4 <__fxstatat@plt+0x28b4>
  4064e4:	cmp	w0, #0x0
  4064e8:	b.ge	40652c <__fxstatat@plt+0x353c>  // b.tcont
  4064ec:	bl	402f30 <__errno_location@plt>
  4064f0:	ldr	w19, [x0]
  4064f4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4064f8:	add	x0, x0, #0x790
  4064fc:	bl	402f70 <gettext@plt>
  406500:	mov	x20, x0
  406504:	ldr	x1, [sp, #272]
  406508:	mov	w0, #0x4                   	// #4
  40650c:	bl	412310 <__fxstatat@plt+0xf320>
  406510:	mov	x3, x0
  406514:	mov	x2, x20
  406518:	mov	w1, w19
  40651c:	mov	w0, #0x0                   	// #0
  406520:	bl	402870 <error@plt>
  406524:	mov	w0, #0x0                   	// #0
  406528:	b	406530 <__fxstatat@plt+0x3540>
  40652c:	mov	w0, #0x1                   	// #1
  406530:	ldp	x19, x20, [sp, #48]
  406534:	ldp	x29, x30, [sp, #32]
  406538:	add	sp, sp, #0x110
  40653c:	ret
  406540:	sub	sp, sp, #0x10
  406544:	str	x0, [sp, #8]
  406548:	str	x1, [sp]
  40654c:	b	406594 <__fxstatat@plt+0x35a4>
  406550:	ldr	x0, [sp]
  406554:	ldr	x1, [x0, #8]
  406558:	ldr	x0, [sp, #8]
  40655c:	ldr	x0, [x0, #8]
  406560:	cmp	x1, x0
  406564:	b.ne	406588 <__fxstatat@plt+0x3598>  // b.any
  406568:	ldr	x0, [sp]
  40656c:	ldr	x1, [x0, #16]
  406570:	ldr	x0, [sp, #8]
  406574:	ldr	x0, [x0]
  406578:	cmp	x1, x0
  40657c:	b.ne	406588 <__fxstatat@plt+0x3598>  // b.any
  406580:	mov	w0, #0x1                   	// #1
  406584:	b	4065a4 <__fxstatat@plt+0x35b4>
  406588:	ldr	x0, [sp]
  40658c:	ldr	x0, [x0]
  406590:	str	x0, [sp]
  406594:	ldr	x0, [sp]
  406598:	cmp	x0, #0x0
  40659c:	b.ne	406550 <__fxstatat@plt+0x3560>  // b.any
  4065a0:	mov	w0, #0x0                   	// #0
  4065a4:	add	sp, sp, #0x10
  4065a8:	ret
  4065ac:	sub	sp, sp, #0x10
  4065b0:	str	w0, [sp, #12]
  4065b4:	ldr	w0, [sp, #12]
  4065b8:	cmp	w0, #0x5f
  4065bc:	b.eq	4065cc <__fxstatat@plt+0x35dc>  // b.none
  4065c0:	ldr	w0, [sp, #12]
  4065c4:	cmp	w0, #0x3d
  4065c8:	b.ne	4065d4 <__fxstatat@plt+0x35e4>  // b.any
  4065cc:	mov	w0, #0x1                   	// #1
  4065d0:	b	4065d8 <__fxstatat@plt+0x35e8>
  4065d4:	mov	w0, #0x0                   	// #0
  4065d8:	and	w0, w0, #0x1
  4065dc:	and	w0, w0, #0xff
  4065e0:	add	sp, sp, #0x10
  4065e4:	ret
  4065e8:	stp	x29, x30, [sp, #-288]!
  4065ec:	mov	x29, sp
  4065f0:	str	x0, [sp, #56]
  4065f4:	str	x1, [sp, #48]
  4065f8:	str	x2, [sp, #240]
  4065fc:	str	x3, [sp, #248]
  406600:	str	x4, [sp, #256]
  406604:	str	x5, [sp, #264]
  406608:	str	x6, [sp, #272]
  40660c:	str	x7, [sp, #280]
  406610:	str	q0, [sp, #112]
  406614:	str	q1, [sp, #128]
  406618:	str	q2, [sp, #144]
  40661c:	str	q3, [sp, #160]
  406620:	str	q4, [sp, #176]
  406624:	str	q5, [sp, #192]
  406628:	str	q6, [sp, #208]
  40662c:	str	q7, [sp, #224]
  406630:	bl	402f30 <__errno_location@plt>
  406634:	ldr	w0, [x0]
  406638:	bl	4065ac <__fxstatat@plt+0x35bc>
  40663c:	and	w0, w0, #0xff
  406640:	eor	w0, w0, #0x1
  406644:	and	w0, w0, #0xff
  406648:	cmp	w0, #0x0
  40664c:	b.eq	4066b4 <__fxstatat@plt+0x36c4>  // b.none
  406650:	bl	402f30 <__errno_location@plt>
  406654:	ldr	w0, [x0]
  406658:	str	w0, [sp, #108]
  40665c:	add	x0, sp, #0x120
  406660:	str	x0, [sp, #72]
  406664:	add	x0, sp, #0x120
  406668:	str	x0, [sp, #80]
  40666c:	add	x0, sp, #0xf0
  406670:	str	x0, [sp, #88]
  406674:	mov	w0, #0xffffffd0            	// #-48
  406678:	str	w0, [sp, #96]
  40667c:	mov	w0, #0xffffff80            	// #-128
  406680:	str	w0, [sp, #100]
  406684:	add	x2, sp, #0x10
  406688:	add	x3, sp, #0x48
  40668c:	ldp	x0, x1, [x3]
  406690:	stp	x0, x1, [x2]
  406694:	ldp	x0, x1, [x3, #16]
  406698:	stp	x0, x1, [x2, #16]
  40669c:	add	x0, sp, #0x10
  4066a0:	mov	x3, x0
  4066a4:	ldr	x2, [sp, #48]
  4066a8:	ldr	w1, [sp, #108]
  4066ac:	mov	w0, #0x0                   	// #0
  4066b0:	bl	414e70 <__fxstatat@plt+0x11e80>
  4066b4:	nop
  4066b8:	ldp	x29, x30, [sp], #288
  4066bc:	ret
  4066c0:	stp	x29, x30, [sp, #-288]!
  4066c4:	mov	x29, sp
  4066c8:	str	x0, [sp, #56]
  4066cc:	str	x1, [sp, #48]
  4066d0:	str	x2, [sp, #240]
  4066d4:	str	x3, [sp, #248]
  4066d8:	str	x4, [sp, #256]
  4066dc:	str	x5, [sp, #264]
  4066e0:	str	x6, [sp, #272]
  4066e4:	str	x7, [sp, #280]
  4066e8:	str	q0, [sp, #112]
  4066ec:	str	q1, [sp, #128]
  4066f0:	str	q2, [sp, #144]
  4066f4:	str	q3, [sp, #160]
  4066f8:	str	q4, [sp, #176]
  4066fc:	str	q5, [sp, #192]
  406700:	str	q6, [sp, #208]
  406704:	str	q7, [sp, #224]
  406708:	bl	402f30 <__errno_location@plt>
  40670c:	ldr	w0, [x0]
  406710:	str	w0, [sp, #108]
  406714:	add	x0, sp, #0x120
  406718:	str	x0, [sp, #72]
  40671c:	add	x0, sp, #0x120
  406720:	str	x0, [sp, #80]
  406724:	add	x0, sp, #0xf0
  406728:	str	x0, [sp, #88]
  40672c:	mov	w0, #0xffffffd0            	// #-48
  406730:	str	w0, [sp, #96]
  406734:	mov	w0, #0xffffff80            	// #-128
  406738:	str	w0, [sp, #100]
  40673c:	add	x2, sp, #0x10
  406740:	add	x3, sp, #0x48
  406744:	ldp	x0, x1, [x3]
  406748:	stp	x0, x1, [x2]
  40674c:	ldp	x0, x1, [x3, #16]
  406750:	stp	x0, x1, [x2, #16]
  406754:	add	x0, sp, #0x10
  406758:	mov	x3, x0
  40675c:	ldr	x2, [sp, #48]
  406760:	ldr	w1, [sp, #108]
  406764:	mov	w0, #0x0                   	// #0
  406768:	bl	414e70 <__fxstatat@plt+0x11e80>
  40676c:	nop
  406770:	ldp	x29, x30, [sp], #288
  406774:	ret
  406778:	stp	x29, x30, [sp, #-32]!
  40677c:	mov	x29, sp
  406780:	str	x0, [sp, #24]
  406784:	str	x1, [sp, #16]
  406788:	ldr	x1, [sp, #16]
  40678c:	mov	w0, #0x4                   	// #4
  406790:	bl	412310 <__fxstatat@plt+0xf320>
  406794:	ldp	x29, x30, [sp], #32
  406798:	ret
  40679c:	sub	sp, sp, #0x10
  4067a0:	str	x0, [sp, #8]
  4067a4:	str	x1, [sp]
  4067a8:	nop
  4067ac:	add	sp, sp, #0x10
  4067b0:	ret
  4067b4:	stp	x29, x30, [sp, #-32]!
  4067b8:	mov	x29, sp
  4067bc:	str	x0, [sp, #24]
  4067c0:	str	x1, [sp, #16]
  4067c4:	mov	x2, #0x10                  	// #16
  4067c8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4067cc:	add	x1, x0, #0x840
  4067d0:	ldr	x0, [sp, #24]
  4067d4:	bl	402a90 <strncmp@plt>
  4067d8:	cmp	w0, #0x0
  4067dc:	b.eq	4067fc <__fxstatat@plt+0x380c>  // b.none
  4067e0:	ldr	x1, [sp, #16]
  4067e4:	ldr	x0, [sp, #24]
  4067e8:	bl	402e10 <attr_copy_check_permissions@plt>
  4067ec:	cmp	w0, #0x0
  4067f0:	b.eq	4067fc <__fxstatat@plt+0x380c>  // b.none
  4067f4:	mov	w0, #0x1                   	// #1
  4067f8:	b	406800 <__fxstatat@plt+0x3810>
  4067fc:	mov	w0, #0x0                   	// #0
  406800:	ldp	x29, x30, [sp], #32
  406804:	ret
  406808:	stp	x29, x30, [sp, #-80]!
  40680c:	mov	x29, sp
  406810:	str	x0, [sp, #40]
  406814:	str	w1, [sp, #36]
  406818:	str	x2, [sp, #24]
  40681c:	str	w3, [sp, #32]
  406820:	str	x4, [sp, #16]
  406824:	ldr	x0, [sp, #16]
  406828:	ldrb	w0, [x0, #35]
  40682c:	eor	w0, w0, #0x1
  406830:	and	w0, w0, #0xff
  406834:	cmp	w0, #0x0
  406838:	b.ne	40684c <__fxstatat@plt+0x385c>  // b.any
  40683c:	ldr	x0, [sp, #16]
  406840:	ldrb	w0, [x0, #40]
  406844:	cmp	w0, #0x0
  406848:	b.eq	406854 <__fxstatat@plt+0x3864>  // b.none
  40684c:	mov	w0, #0x1                   	// #1
  406850:	b	406858 <__fxstatat@plt+0x3868>
  406854:	mov	w0, #0x0                   	// #0
  406858:	strb	w0, [sp, #75]
  40685c:	ldrb	w0, [sp, #75]
  406860:	and	w0, w0, #0x1
  406864:	strb	w0, [sp, #75]
  406868:	ldrb	w0, [sp, #75]
  40686c:	eor	w0, w0, #0x1
  406870:	and	w0, w0, #0xff
  406874:	cmp	w0, #0x0
  406878:	b.eq	40689c <__fxstatat@plt+0x38ac>  // b.none
  40687c:	ldr	x0, [sp, #16]
  406880:	ldrb	w0, [x0, #41]
  406884:	eor	w0, w0, #0x1
  406888:	and	w0, w0, #0xff
  40688c:	cmp	w0, #0x0
  406890:	b.eq	40689c <__fxstatat@plt+0x38ac>  // b.none
  406894:	mov	w0, #0x1                   	// #1
  406898:	b	4068a0 <__fxstatat@plt+0x38b0>
  40689c:	mov	w0, #0x0                   	// #0
  4068a0:	strb	w0, [sp, #74]
  4068a4:	ldrb	w0, [sp, #74]
  4068a8:	and	w0, w0, #0x1
  4068ac:	strb	w0, [sp, #74]
  4068b0:	ldr	x0, [sp, #16]
  4068b4:	ldrb	w0, [x0, #37]
  4068b8:	cmp	w0, #0x0
  4068bc:	b.ne	4068d0 <__fxstatat@plt+0x38e0>  // b.any
  4068c0:	ldr	x0, [sp, #16]
  4068c4:	ldrb	w0, [x0, #33]
  4068c8:	cmp	w0, #0x0
  4068cc:	b.eq	4068d8 <__fxstatat@plt+0x38e8>  // b.none
  4068d0:	mov	w0, #0x1                   	// #1
  4068d4:	b	4068dc <__fxstatat@plt+0x38ec>
  4068d8:	mov	w0, #0x0                   	// #0
  4068dc:	strb	w0, [sp, #73]
  4068e0:	ldrb	w0, [sp, #73]
  4068e4:	and	w0, w0, #0x1
  4068e8:	strb	w0, [sp, #73]
  4068ec:	ldrb	w0, [sp, #75]
  4068f0:	cmp	w0, #0x0
  4068f4:	b.eq	406904 <__fxstatat@plt+0x3914>  // b.none
  4068f8:	adrp	x0, 406000 <__fxstatat@plt+0x3010>
  4068fc:	add	x0, x0, #0x6c0
  406900:	b	40690c <__fxstatat@plt+0x391c>
  406904:	adrp	x0, 406000 <__fxstatat@plt+0x3010>
  406908:	add	x0, x0, #0x5e8
  40690c:	str	x0, [sp, #48]
  406910:	adrp	x0, 406000 <__fxstatat@plt+0x3010>
  406914:	add	x0, x0, #0x778
  406918:	str	x0, [sp, #56]
  40691c:	adrp	x0, 406000 <__fxstatat@plt+0x3010>
  406920:	add	x0, x0, #0x79c
  406924:	str	x0, [sp, #64]
  406928:	ldr	w0, [sp, #36]
  40692c:	cmp	w0, #0x0
  406930:	b.lt	4069a4 <__fxstatat@plt+0x39b4>  // b.tstop
  406934:	ldr	w0, [sp, #32]
  406938:	cmp	w0, #0x0
  40693c:	b.lt	4069a4 <__fxstatat@plt+0x39b4>  // b.tstop
  406940:	ldrb	w0, [sp, #73]
  406944:	cmp	w0, #0x0
  406948:	b.eq	406958 <__fxstatat@plt+0x3968>  // b.none
  40694c:	adrp	x0, 406000 <__fxstatat@plt+0x3010>
  406950:	add	x0, x0, #0x7b4
  406954:	b	40695c <__fxstatat@plt+0x396c>
  406958:	mov	x0, #0x0                   	// #0
  40695c:	ldrb	w1, [sp, #75]
  406960:	cmp	w1, #0x0
  406964:	b.ne	406974 <__fxstatat@plt+0x3984>  // b.any
  406968:	ldrb	w1, [sp, #74]
  40696c:	cmp	w1, #0x0
  406970:	b.eq	40697c <__fxstatat@plt+0x398c>  // b.none
  406974:	add	x1, sp, #0x30
  406978:	b	406980 <__fxstatat@plt+0x3990>
  40697c:	mov	x1, #0x0                   	// #0
  406980:	mov	x5, x1
  406984:	mov	x4, x0
  406988:	ldr	w3, [sp, #32]
  40698c:	ldr	x2, [sp, #24]
  406990:	ldr	w1, [sp, #36]
  406994:	ldr	x0, [sp, #40]
  406998:	bl	402d40 <attr_copy_fd@plt>
  40699c:	str	w0, [sp, #76]
  4069a0:	b	4069fc <__fxstatat@plt+0x3a0c>
  4069a4:	ldrb	w0, [sp, #73]
  4069a8:	cmp	w0, #0x0
  4069ac:	b.eq	4069bc <__fxstatat@plt+0x39cc>  // b.none
  4069b0:	adrp	x0, 406000 <__fxstatat@plt+0x3010>
  4069b4:	add	x0, x0, #0x7b4
  4069b8:	b	4069c0 <__fxstatat@plt+0x39d0>
  4069bc:	mov	x0, #0x0                   	// #0
  4069c0:	ldrb	w1, [sp, #75]
  4069c4:	cmp	w1, #0x0
  4069c8:	b.ne	4069d8 <__fxstatat@plt+0x39e8>  // b.any
  4069cc:	ldrb	w1, [sp, #74]
  4069d0:	cmp	w1, #0x0
  4069d4:	b.eq	4069e0 <__fxstatat@plt+0x39f0>  // b.none
  4069d8:	add	x1, sp, #0x30
  4069dc:	b	4069e4 <__fxstatat@plt+0x39f4>
  4069e0:	mov	x1, #0x0                   	// #0
  4069e4:	mov	x3, x1
  4069e8:	mov	x2, x0
  4069ec:	ldr	x1, [sp, #24]
  4069f0:	ldr	x0, [sp, #40]
  4069f4:	bl	402df0 <attr_copy_file@plt>
  4069f8:	str	w0, [sp, #76]
  4069fc:	ldr	w0, [sp, #76]
  406a00:	cmp	w0, #0x0
  406a04:	cset	w0, eq  // eq = none
  406a08:	and	w0, w0, #0xff
  406a0c:	ldp	x29, x30, [sp], #80
  406a10:	ret
  406a14:	sub	sp, sp, #0xf0
  406a18:	stp	x29, x30, [sp, #16]
  406a1c:	add	x29, sp, #0x10
  406a20:	stp	x19, x20, [sp, #32]
  406a24:	str	x0, [sp, #104]
  406a28:	str	x1, [sp, #96]
  406a2c:	strb	w2, [sp, #95]
  406a30:	str	x3, [sp, #80]
  406a34:	str	x4, [sp, #72]
  406a38:	str	x5, [sp, #64]
  406a3c:	str	x6, [sp, #56]
  406a40:	str	x7, [sp, #48]
  406a44:	ldr	x1, [sp, #64]
  406a48:	add	x0, sp, #0x78
  406a4c:	ldp	x2, x3, [x1]
  406a50:	stp	x2, x3, [x0]
  406a54:	ldp	x2, x3, [x1, #16]
  406a58:	stp	x2, x3, [x0, #16]
  406a5c:	ldp	x2, x3, [x1, #32]
  406a60:	stp	x2, x3, [x0, #32]
  406a64:	ldp	x2, x3, [x1, #48]
  406a68:	stp	x2, x3, [x0, #48]
  406a6c:	ldp	x2, x3, [x1, #64]
  406a70:	stp	x2, x3, [x0, #64]
  406a74:	mov	w0, #0x1                   	// #1
  406a78:	strb	w0, [sp, #231]
  406a7c:	mov	w1, #0x2                   	// #2
  406a80:	ldr	x0, [sp, #104]
  406a84:	bl	413024 <__fxstatat@plt+0x10034>
  406a88:	str	x0, [sp, #216]
  406a8c:	ldr	x0, [sp, #216]
  406a90:	cmp	x0, #0x0
  406a94:	b.ne	406ad8 <__fxstatat@plt+0x3ae8>  // b.any
  406a98:	bl	402f30 <__errno_location@plt>
  406a9c:	ldr	w19, [x0]
  406aa0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  406aa4:	add	x0, x0, #0x858
  406aa8:	bl	402f70 <gettext@plt>
  406aac:	mov	x20, x0
  406ab0:	ldr	x1, [sp, #104]
  406ab4:	mov	w0, #0x4                   	// #4
  406ab8:	bl	412310 <__fxstatat@plt+0xf320>
  406abc:	mov	x3, x0
  406ac0:	mov	x2, x20
  406ac4:	mov	w1, w19
  406ac8:	mov	w0, #0x0                   	// #0
  406acc:	bl	402870 <error@plt>
  406ad0:	mov	w0, #0x0                   	// #0
  406ad4:	b	406c2c <__fxstatat@plt+0x3c3c>
  406ad8:	ldr	x0, [sp, #64]
  406adc:	ldr	w0, [x0, #4]
  406ae0:	cmp	w0, #0x3
  406ae4:	b.ne	406af0 <__fxstatat@plt+0x3b00>  // b.any
  406ae8:	mov	w0, #0x2                   	// #2
  406aec:	str	w0, [sp, #124]
  406af0:	strb	wzr, [sp, #230]
  406af4:	ldr	x0, [sp, #216]
  406af8:	str	x0, [sp, #232]
  406afc:	b	406bfc <__fxstatat@plt+0x3c0c>
  406b00:	mov	x2, #0x0                   	// #0
  406b04:	ldr	x1, [sp, #232]
  406b08:	ldr	x0, [sp, #104]
  406b0c:	bl	40e494 <__fxstatat@plt+0xb4a4>
  406b10:	str	x0, [sp, #208]
  406b14:	mov	x2, #0x0                   	// #0
  406b18:	ldr	x1, [sp, #232]
  406b1c:	ldr	x0, [sp, #96]
  406b20:	bl	40e494 <__fxstatat@plt+0xb4a4>
  406b24:	str	x0, [sp, #200]
  406b28:	ldr	x0, [sp, #56]
  406b2c:	ldrb	w0, [x0]
  406b30:	strb	w0, [sp, #118]
  406b34:	add	x2, sp, #0x76
  406b38:	add	x1, sp, #0x78
  406b3c:	str	xzr, [sp, #8]
  406b40:	add	x0, sp, #0x77
  406b44:	str	x0, [sp]
  406b48:	mov	x7, x2
  406b4c:	mov	w6, #0x0                   	// #0
  406b50:	mov	x5, x1
  406b54:	ldr	x4, [sp, #72]
  406b58:	ldr	x3, [sp, #80]
  406b5c:	ldrb	w2, [sp, #95]
  406b60:	ldr	x1, [sp, #200]
  406b64:	ldr	x0, [sp, #208]
  406b68:	bl	408fa4 <__fxstatat@plt+0x5fb4>
  406b6c:	and	w1, w0, #0xff
  406b70:	ldrb	w0, [sp, #231]
  406b74:	and	w0, w0, w1
  406b78:	cmp	w0, #0x0
  406b7c:	cset	w0, ne  // ne = any
  406b80:	strb	w0, [sp, #231]
  406b84:	ldr	x0, [sp, #48]
  406b88:	ldrb	w1, [x0]
  406b8c:	ldrb	w0, [sp, #119]
  406b90:	orr	w0, w1, w0
  406b94:	and	w0, w0, #0xff
  406b98:	cmp	w0, #0x0
  406b9c:	cset	w0, ne  // ne = any
  406ba0:	and	w1, w0, #0xff
  406ba4:	ldr	x0, [sp, #48]
  406ba8:	strb	w1, [x0]
  406bac:	ldr	x0, [sp, #200]
  406bb0:	bl	402d00 <free@plt>
  406bb4:	ldr	x0, [sp, #208]
  406bb8:	bl	402d00 <free@plt>
  406bbc:	ldrb	w0, [sp, #119]
  406bc0:	cmp	w0, #0x0
  406bc4:	b.ne	406c10 <__fxstatat@plt+0x3c20>  // b.any
  406bc8:	ldrb	w1, [sp, #118]
  406bcc:	ldrb	w0, [sp, #230]
  406bd0:	orr	w0, w1, w0
  406bd4:	and	w0, w0, #0xff
  406bd8:	cmp	w0, #0x0
  406bdc:	cset	w0, ne  // ne = any
  406be0:	strb	w0, [sp, #230]
  406be4:	ldr	x0, [sp, #232]
  406be8:	bl	402840 <strlen@plt>
  406bec:	add	x0, x0, #0x1
  406bf0:	ldr	x1, [sp, #232]
  406bf4:	add	x0, x1, x0
  406bf8:	str	x0, [sp, #232]
  406bfc:	ldr	x0, [sp, #232]
  406c00:	ldrb	w0, [x0]
  406c04:	cmp	w0, #0x0
  406c08:	b.ne	406b00 <__fxstatat@plt+0x3b10>  // b.any
  406c0c:	b	406c14 <__fxstatat@plt+0x3c24>
  406c10:	nop
  406c14:	ldr	x0, [sp, #216]
  406c18:	bl	402d00 <free@plt>
  406c1c:	ldr	x0, [sp, #56]
  406c20:	ldrb	w1, [sp, #230]
  406c24:	strb	w1, [x0]
  406c28:	ldrb	w0, [sp, #231]
  406c2c:	ldp	x19, x20, [sp, #32]
  406c30:	ldp	x29, x30, [sp, #16]
  406c34:	add	sp, sp, #0xf0
  406c38:	ret
  406c3c:	stp	x29, x30, [sp, #-128]!
  406c40:	mov	x29, sp
  406c44:	stp	x19, x20, [sp, #16]
  406c48:	str	x0, [sp, #72]
  406c4c:	str	x1, [sp, #64]
  406c50:	str	w2, [sp, #60]
  406c54:	str	x3, [sp, #48]
  406c58:	strb	w4, [sp, #59]
  406c5c:	str	x5, [sp, #40]
  406c60:	ldr	x0, [sp, #48]
  406c64:	ldr	w0, [x0, #24]
  406c68:	str	w0, [sp, #124]
  406c6c:	ldr	x0, [sp, #48]
  406c70:	ldr	w0, [x0, #28]
  406c74:	str	w0, [sp, #120]
  406c78:	ldrb	w0, [sp, #59]
  406c7c:	eor	w0, w0, #0x1
  406c80:	and	w0, w0, #0xff
  406c84:	cmp	w0, #0x0
  406c88:	b.eq	406d90 <__fxstatat@plt+0x3da0>  // b.none
  406c8c:	ldr	x0, [sp, #72]
  406c90:	ldrb	w0, [x0, #30]
  406c94:	cmp	w0, #0x0
  406c98:	b.ne	406cbc <__fxstatat@plt+0x3ccc>  // b.any
  406c9c:	ldr	x0, [sp, #72]
  406ca0:	ldrb	w0, [x0, #24]
  406ca4:	cmp	w0, #0x0
  406ca8:	b.ne	406cbc <__fxstatat@plt+0x3ccc>  // b.any
  406cac:	ldr	x0, [sp, #72]
  406cb0:	ldrb	w0, [x0, #43]
  406cb4:	cmp	w0, #0x0
  406cb8:	b.eq	406d90 <__fxstatat@plt+0x3da0>  // b.none
  406cbc:	ldr	x0, [sp, #40]
  406cc0:	ldr	w0, [x0, #16]
  406cc4:	str	w0, [sp, #116]
  406cc8:	ldr	x0, [sp, #72]
  406ccc:	ldrb	w0, [x0, #30]
  406cd0:	cmp	w0, #0x0
  406cd4:	b.ne	406ce8 <__fxstatat@plt+0x3cf8>  // b.any
  406cd8:	ldr	x0, [sp, #72]
  406cdc:	ldrb	w0, [x0, #24]
  406ce0:	cmp	w0, #0x0
  406ce4:	b.eq	406cf4 <__fxstatat@plt+0x3d04>  // b.none
  406ce8:	ldr	x0, [sp, #48]
  406cec:	ldr	w0, [x0, #16]
  406cf0:	b	406cfc <__fxstatat@plt+0x3d0c>
  406cf4:	ldr	x0, [sp, #72]
  406cf8:	ldr	w0, [x0, #16]
  406cfc:	str	w0, [sp, #112]
  406d00:	ldr	w1, [sp, #116]
  406d04:	ldr	w0, [sp, #112]
  406d08:	and	w0, w1, w0
  406d0c:	and	w0, w0, #0x1c0
  406d10:	str	w0, [sp, #108]
  406d14:	ldr	w2, [sp, #108]
  406d18:	ldr	w1, [sp, #60]
  406d1c:	ldr	x0, [sp, #64]
  406d20:	bl	410408 <__fxstatat@plt+0xd418>
  406d24:	cmp	w0, #0x0
  406d28:	b.eq	406d90 <__fxstatat@plt+0x3da0>  // b.none
  406d2c:	ldr	x0, [sp, #72]
  406d30:	bl	40b738 <__fxstatat@plt+0x8748>
  406d34:	and	w0, w0, #0xff
  406d38:	eor	w0, w0, #0x1
  406d3c:	and	w0, w0, #0xff
  406d40:	cmp	w0, #0x0
  406d44:	b.eq	406d80 <__fxstatat@plt+0x3d90>  // b.none
  406d48:	bl	402f30 <__errno_location@plt>
  406d4c:	ldr	w19, [x0]
  406d50:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  406d54:	add	x0, x0, #0x870
  406d58:	bl	402f70 <gettext@plt>
  406d5c:	mov	x20, x0
  406d60:	ldr	x1, [sp, #64]
  406d64:	mov	w0, #0x4                   	// #4
  406d68:	bl	412310 <__fxstatat@plt+0xf320>
  406d6c:	mov	x3, x0
  406d70:	mov	x2, x20
  406d74:	mov	w1, w19
  406d78:	mov	w0, #0x0                   	// #0
  406d7c:	bl	402870 <error@plt>
  406d80:	ldr	x0, [sp, #72]
  406d84:	ldrb	w0, [x0, #36]
  406d88:	neg	w0, w0
  406d8c:	b	406ef0 <__fxstatat@plt+0x3f00>
  406d90:	ldr	w0, [sp, #60]
  406d94:	cmn	w0, #0x1
  406d98:	b.eq	406e10 <__fxstatat@plt+0x3e20>  // b.none
  406d9c:	ldr	w2, [sp, #120]
  406da0:	ldr	w1, [sp, #124]
  406da4:	ldr	w0, [sp, #60]
  406da8:	bl	402f80 <fchown@plt>
  406dac:	cmp	w0, #0x0
  406db0:	b.ne	406dbc <__fxstatat@plt+0x3dcc>  // b.any
  406db4:	mov	w0, #0x1                   	// #1
  406db8:	b	406ef0 <__fxstatat@plt+0x3f00>
  406dbc:	bl	402f30 <__errno_location@plt>
  406dc0:	ldr	w0, [x0]
  406dc4:	cmp	w0, #0x1
  406dc8:	b.eq	406ddc <__fxstatat@plt+0x3dec>  // b.none
  406dcc:	bl	402f30 <__errno_location@plt>
  406dd0:	ldr	w0, [x0]
  406dd4:	cmp	w0, #0x16
  406dd8:	b.ne	406e80 <__fxstatat@plt+0x3e90>  // b.any
  406ddc:	bl	402f30 <__errno_location@plt>
  406de0:	ldr	w0, [x0]
  406de4:	str	w0, [sp, #96]
  406de8:	ldr	w2, [sp, #120]
  406dec:	mov	w1, #0xffffffff            	// #-1
  406df0:	ldr	w0, [sp, #60]
  406df4:	bl	402f80 <fchown@plt>
  406df8:	str	w0, [sp, #92]
  406dfc:	bl	402f30 <__errno_location@plt>
  406e00:	mov	x1, x0
  406e04:	ldr	w0, [sp, #96]
  406e08:	str	w0, [x1]
  406e0c:	b	406e80 <__fxstatat@plt+0x3e90>
  406e10:	ldr	w2, [sp, #120]
  406e14:	ldr	w1, [sp, #124]
  406e18:	ldr	x0, [sp, #64]
  406e1c:	bl	402cc0 <lchown@plt>
  406e20:	cmp	w0, #0x0
  406e24:	b.ne	406e30 <__fxstatat@plt+0x3e40>  // b.any
  406e28:	mov	w0, #0x1                   	// #1
  406e2c:	b	406ef0 <__fxstatat@plt+0x3f00>
  406e30:	bl	402f30 <__errno_location@plt>
  406e34:	ldr	w0, [x0]
  406e38:	cmp	w0, #0x1
  406e3c:	b.eq	406e50 <__fxstatat@plt+0x3e60>  // b.none
  406e40:	bl	402f30 <__errno_location@plt>
  406e44:	ldr	w0, [x0]
  406e48:	cmp	w0, #0x16
  406e4c:	b.ne	406e80 <__fxstatat@plt+0x3e90>  // b.any
  406e50:	bl	402f30 <__errno_location@plt>
  406e54:	ldr	w0, [x0]
  406e58:	str	w0, [sp, #104]
  406e5c:	ldr	w2, [sp, #120]
  406e60:	mov	w1, #0xffffffff            	// #-1
  406e64:	ldr	x0, [sp, #64]
  406e68:	bl	402cc0 <lchown@plt>
  406e6c:	str	w0, [sp, #100]
  406e70:	bl	402f30 <__errno_location@plt>
  406e74:	mov	x1, x0
  406e78:	ldr	w0, [sp, #104]
  406e7c:	str	w0, [x1]
  406e80:	ldr	x0, [sp, #72]
  406e84:	bl	40b6d8 <__fxstatat@plt+0x86e8>
  406e88:	and	w0, w0, #0xff
  406e8c:	eor	w0, w0, #0x1
  406e90:	and	w0, w0, #0xff
  406e94:	cmp	w0, #0x0
  406e98:	b.eq	406eec <__fxstatat@plt+0x3efc>  // b.none
  406e9c:	bl	402f30 <__errno_location@plt>
  406ea0:	ldr	w19, [x0]
  406ea4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  406ea8:	add	x0, x0, #0x890
  406eac:	bl	402f70 <gettext@plt>
  406eb0:	mov	x20, x0
  406eb4:	ldr	x1, [sp, #64]
  406eb8:	mov	w0, #0x4                   	// #4
  406ebc:	bl	412310 <__fxstatat@plt+0xf320>
  406ec0:	mov	x3, x0
  406ec4:	mov	x2, x20
  406ec8:	mov	w1, w19
  406ecc:	mov	w0, #0x0                   	// #0
  406ed0:	bl	402870 <error@plt>
  406ed4:	ldr	x0, [sp, #72]
  406ed8:	ldrb	w0, [x0, #36]
  406edc:	cmp	w0, #0x0
  406ee0:	b.eq	406eec <__fxstatat@plt+0x3efc>  // b.none
  406ee4:	mov	w0, #0xffffffff            	// #-1
  406ee8:	b	406ef0 <__fxstatat@plt+0x3f00>
  406eec:	mov	w0, #0x0                   	// #0
  406ef0:	ldp	x19, x20, [sp, #16]
  406ef4:	ldp	x29, x30, [sp], #128
  406ef8:	ret
  406efc:	sub	sp, sp, #0x20
  406f00:	str	x0, [sp, #24]
  406f04:	str	w1, [sp, #20]
  406f08:	str	x2, [sp, #8]
  406f0c:	nop
  406f10:	add	sp, sp, #0x20
  406f14:	ret
  406f18:	stp	x29, x30, [sp, #-80]!
  406f1c:	mov	x29, sp
  406f20:	stp	x19, x20, [sp, #16]
  406f24:	str	x0, [sp, #56]
  406f28:	str	x1, [sp, #48]
  406f2c:	str	w2, [sp, #44]
  406f30:	strb	w3, [sp, #43]
  406f34:	str	x4, [sp, #32]
  406f38:	ldr	x0, [sp, #32]
  406f3c:	ldrb	w0, [x0, #37]
  406f40:	cmp	w0, #0x0
  406f44:	b.eq	40711c <__fxstatat@plt+0x412c>  // b.none
  406f48:	ldr	x0, [sp, #32]
  406f4c:	ldrb	w0, [x0, #35]
  406f50:	eor	w0, w0, #0x1
  406f54:	and	w0, w0, #0xff
  406f58:	cmp	w0, #0x0
  406f5c:	b.ne	406f70 <__fxstatat@plt+0x3f80>  // b.any
  406f60:	ldr	x0, [sp, #32]
  406f64:	ldrb	w0, [x0, #38]
  406f68:	cmp	w0, #0x0
  406f6c:	b.eq	406f78 <__fxstatat@plt+0x3f88>  // b.none
  406f70:	mov	w0, #0x1                   	// #1
  406f74:	b	406f7c <__fxstatat@plt+0x3f8c>
  406f78:	mov	w0, #0x0                   	// #0
  406f7c:	strb	w0, [sp, #79]
  406f80:	ldrb	w0, [sp, #79]
  406f84:	and	w0, w0, #0x1
  406f88:	strb	w0, [sp, #79]
  406f8c:	ldrb	w0, [sp, #79]
  406f90:	eor	w0, w0, #0x1
  406f94:	and	w0, w0, #0xff
  406f98:	cmp	w0, #0x0
  406f9c:	b.eq	406fc0 <__fxstatat@plt+0x3fd0>  // b.none
  406fa0:	ldr	x0, [sp, #32]
  406fa4:	ldrb	w0, [x0, #41]
  406fa8:	eor	w0, w0, #0x1
  406fac:	and	w0, w0, #0xff
  406fb0:	cmp	w0, #0x0
  406fb4:	b.eq	406fc0 <__fxstatat@plt+0x3fd0>  // b.none
  406fb8:	mov	w0, #0x1                   	// #1
  406fbc:	b	406fc4 <__fxstatat@plt+0x3fd4>
  406fc0:	mov	w0, #0x0                   	// #0
  406fc4:	strb	w0, [sp, #78]
  406fc8:	ldrb	w0, [sp, #78]
  406fcc:	and	w0, w0, #0x1
  406fd0:	strb	w0, [sp, #78]
  406fd4:	add	x0, sp, #0x40
  406fd8:	mov	x1, x0
  406fdc:	ldr	x0, [sp, #56]
  406fe0:	bl	413194 <__fxstatat@plt+0x101a4>
  406fe4:	cmp	w0, #0x0
  406fe8:	b.lt	407094 <__fxstatat@plt+0x40a4>  // b.tstop
  406fec:	ldr	x0, [sp, #64]
  406ff0:	bl	413110 <__fxstatat@plt+0x10120>
  406ff4:	cmp	w0, #0x0
  406ff8:	b.ge	407088 <__fxstatat@plt+0x4098>  // b.tcont
  406ffc:	ldrb	w0, [sp, #79]
  407000:	cmp	w0, #0x0
  407004:	b.ne	407034 <__fxstatat@plt+0x4044>  // b.any
  407008:	ldrb	w0, [sp, #78]
  40700c:	cmp	w0, #0x0
  407010:	b.eq	407068 <__fxstatat@plt+0x4078>  // b.none
  407014:	bl	402f30 <__errno_location@plt>
  407018:	ldr	w0, [x0]
  40701c:	bl	4065ac <__fxstatat@plt+0x35bc>
  407020:	and	w0, w0, #0xff
  407024:	eor	w0, w0, #0x1
  407028:	and	w0, w0, #0xff
  40702c:	cmp	w0, #0x0
  407030:	b.eq	407068 <__fxstatat@plt+0x4078>  // b.none
  407034:	bl	402f30 <__errno_location@plt>
  407038:	ldr	w19, [x0]
  40703c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  407040:	add	x0, x0, #0x8b8
  407044:	bl	402f70 <gettext@plt>
  407048:	mov	x20, x0
  40704c:	ldr	x0, [sp, #64]
  407050:	bl	412660 <__fxstatat@plt+0xf670>
  407054:	mov	x3, x0
  407058:	mov	x2, x20
  40705c:	mov	w1, w19
  407060:	mov	w0, #0x0                   	// #0
  407064:	bl	402870 <error@plt>
  407068:	ldr	x0, [sp, #32]
  40706c:	ldrb	w0, [x0, #38]
  407070:	cmp	w0, #0x0
  407074:	b.eq	407088 <__fxstatat@plt+0x4098>  // b.none
  407078:	ldr	x0, [sp, #64]
  40707c:	bl	4130d4 <__fxstatat@plt+0x100e4>
  407080:	mov	w0, #0x0                   	// #0
  407084:	b	4071a8 <__fxstatat@plt+0x41b8>
  407088:	ldr	x0, [sp, #64]
  40708c:	bl	4130d4 <__fxstatat@plt+0x100e4>
  407090:	b	4071a4 <__fxstatat@plt+0x41b4>
  407094:	ldrb	w0, [sp, #79]
  407098:	cmp	w0, #0x0
  40709c:	b.ne	4070cc <__fxstatat@plt+0x40dc>  // b.any
  4070a0:	ldrb	w0, [sp, #78]
  4070a4:	cmp	w0, #0x0
  4070a8:	b.eq	407104 <__fxstatat@plt+0x4114>  // b.none
  4070ac:	bl	402f30 <__errno_location@plt>
  4070b0:	ldr	w0, [x0]
  4070b4:	bl	4065ac <__fxstatat@plt+0x35bc>
  4070b8:	and	w0, w0, #0xff
  4070bc:	eor	w0, w0, #0x1
  4070c0:	and	w0, w0, #0xff
  4070c4:	cmp	w0, #0x0
  4070c8:	b.eq	407104 <__fxstatat@plt+0x4114>  // b.none
  4070cc:	bl	402f30 <__errno_location@plt>
  4070d0:	ldr	w19, [x0]
  4070d4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4070d8:	add	x0, x0, #0x8f0
  4070dc:	bl	402f70 <gettext@plt>
  4070e0:	mov	x20, x0
  4070e4:	ldr	x1, [sp, #56]
  4070e8:	mov	w0, #0x4                   	// #4
  4070ec:	bl	412310 <__fxstatat@plt+0xf320>
  4070f0:	mov	x3, x0
  4070f4:	mov	x2, x20
  4070f8:	mov	w1, w19
  4070fc:	mov	w0, #0x0                   	// #0
  407100:	bl	402870 <error@plt>
  407104:	ldr	x0, [sp, #32]
  407108:	ldrb	w0, [x0, #38]
  40710c:	cmp	w0, #0x0
  407110:	b.eq	4071a4 <__fxstatat@plt+0x41b4>  // b.none
  407114:	mov	w0, #0x0                   	// #0
  407118:	b	4071a8 <__fxstatat@plt+0x41b8>
  40711c:	ldr	x0, [sp, #32]
  407120:	ldrb	w0, [x0, #33]
  407124:	cmp	w0, #0x0
  407128:	b.eq	4071a4 <__fxstatat@plt+0x41b4>  // b.none
  40712c:	ldrb	w0, [sp, #43]
  407130:	cmp	w0, #0x0
  407134:	b.eq	4071a4 <__fxstatat@plt+0x41b4>  // b.none
  407138:	ldr	w1, [sp, #44]
  40713c:	ldr	x0, [sp, #48]
  407140:	bl	40582c <__fxstatat@plt+0x283c>
  407144:	cmp	w0, #0x0
  407148:	b.ge	4071a4 <__fxstatat@plt+0x41b4>  // b.tcont
  40714c:	bl	402f30 <__errno_location@plt>
  407150:	ldr	w0, [x0]
  407154:	bl	4057c0 <__fxstatat@plt+0x27d0>
  407158:	and	w0, w0, #0xff
  40715c:	eor	w0, w0, #0x1
  407160:	and	w0, w0, #0xff
  407164:	cmp	w0, #0x0
  407168:	b.eq	4071a4 <__fxstatat@plt+0x41b4>  // b.none
  40716c:	bl	402f30 <__errno_location@plt>
  407170:	ldr	w19, [x0]
  407174:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  407178:	add	x0, x0, #0x918
  40717c:	bl	402f70 <gettext@plt>
  407180:	mov	x20, x0
  407184:	ldr	x1, [sp, #48]
  407188:	mov	w0, #0x4                   	// #4
  40718c:	bl	412310 <__fxstatat@plt+0xf320>
  407190:	mov	x3, x0
  407194:	mov	x2, x20
  407198:	mov	w1, w19
  40719c:	mov	w0, #0x0                   	// #0
  4071a0:	bl	402870 <error@plt>
  4071a4:	mov	w0, #0x1                   	// #1
  4071a8:	ldp	x19, x20, [sp, #16]
  4071ac:	ldp	x29, x30, [sp], #80
  4071b0:	ret
  4071b4:	stp	x29, x30, [sp, #-80]!
  4071b8:	mov	x29, sp
  4071bc:	stp	x19, x20, [sp, #16]
  4071c0:	str	x0, [sp, #56]
  4071c4:	strb	w1, [sp, #55]
  4071c8:	strb	w2, [sp, #54]
  4071cc:	str	x3, [sp, #40]
  4071d0:	ldr	x0, [sp, #40]
  4071d4:	ldrb	w0, [x0, #35]
  4071d8:	eor	w0, w0, #0x1
  4071dc:	and	w0, w0, #0xff
  4071e0:	cmp	w0, #0x0
  4071e4:	b.ne	4071f8 <__fxstatat@plt+0x4208>  // b.any
  4071e8:	ldr	x0, [sp, #40]
  4071ec:	ldrb	w0, [x0, #38]
  4071f0:	cmp	w0, #0x0
  4071f4:	b.eq	407200 <__fxstatat@plt+0x4210>  // b.none
  4071f8:	mov	w0, #0x1                   	// #1
  4071fc:	b	407204 <__fxstatat@plt+0x4214>
  407200:	mov	w0, #0x0                   	// #0
  407204:	strb	w0, [sp, #79]
  407208:	ldrb	w0, [sp, #79]
  40720c:	and	w0, w0, #0x1
  407210:	strb	w0, [sp, #79]
  407214:	ldrb	w0, [sp, #79]
  407218:	eor	w0, w0, #0x1
  40721c:	and	w0, w0, #0xff
  407220:	cmp	w0, #0x0
  407224:	b.eq	407248 <__fxstatat@plt+0x4258>  // b.none
  407228:	ldr	x0, [sp, #40]
  40722c:	ldrb	w0, [x0, #41]
  407230:	eor	w0, w0, #0x1
  407234:	and	w0, w0, #0xff
  407238:	cmp	w0, #0x0
  40723c:	b.eq	407248 <__fxstatat@plt+0x4258>  // b.none
  407240:	mov	w0, #0x1                   	// #1
  407244:	b	40724c <__fxstatat@plt+0x425c>
  407248:	mov	w0, #0x0                   	// #0
  40724c:	strb	w0, [sp, #78]
  407250:	ldrb	w0, [sp, #78]
  407254:	and	w0, w0, #0x1
  407258:	strb	w0, [sp, #78]
  40725c:	ldrb	w2, [sp, #55]
  407260:	ldrb	w1, [sp, #54]
  407264:	ldr	x0, [sp, #56]
  407268:	bl	4057fc <__fxstatat@plt+0x280c>
  40726c:	and	w0, w0, #0xff
  407270:	eor	w0, w0, #0x1
  407274:	and	w0, w0, #0xff
  407278:	cmp	w0, #0x0
  40727c:	b.eq	4072fc <__fxstatat@plt+0x430c>  // b.none
  407280:	ldrb	w0, [sp, #79]
  407284:	cmp	w0, #0x0
  407288:	b.ne	4072b8 <__fxstatat@plt+0x42c8>  // b.any
  40728c:	ldrb	w0, [sp, #78]
  407290:	cmp	w0, #0x0
  407294:	b.eq	4072f4 <__fxstatat@plt+0x4304>  // b.none
  407298:	bl	402f30 <__errno_location@plt>
  40729c:	ldr	w0, [x0]
  4072a0:	bl	4065ac <__fxstatat@plt+0x35bc>
  4072a4:	and	w0, w0, #0xff
  4072a8:	eor	w0, w0, #0x1
  4072ac:	and	w0, w0, #0xff
  4072b0:	cmp	w0, #0x0
  4072b4:	b.eq	4072f4 <__fxstatat@plt+0x4304>  // b.none
  4072b8:	bl	402f30 <__errno_location@plt>
  4072bc:	ldr	w19, [x0]
  4072c0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4072c4:	add	x0, x0, #0x950
  4072c8:	bl	402f70 <gettext@plt>
  4072cc:	mov	x20, x0
  4072d0:	ldr	x2, [sp, #56]
  4072d4:	mov	w1, #0x4                   	// #4
  4072d8:	mov	w0, #0x0                   	// #0
  4072dc:	bl	412284 <__fxstatat@plt+0xf294>
  4072e0:	mov	x3, x0
  4072e4:	mov	x2, x20
  4072e8:	mov	w1, w19
  4072ec:	mov	w0, #0x0                   	// #0
  4072f0:	bl	402870 <error@plt>
  4072f4:	mov	w0, #0x0                   	// #0
  4072f8:	b	407300 <__fxstatat@plt+0x4310>
  4072fc:	mov	w0, #0x1                   	// #1
  407300:	ldp	x19, x20, [sp, #16]
  407304:	ldp	x29, x30, [sp], #80
  407308:	ret
  40730c:	stp	x29, x30, [sp, #-32]!
  407310:	mov	x29, sp
  407314:	str	w0, [sp, #28]
  407318:	str	x1, [sp, #16]
  40731c:	str	w2, [sp, #24]
  407320:	ldr	w0, [sp, #28]
  407324:	cmp	w0, #0x0
  407328:	b.lt	40733c <__fxstatat@plt+0x434c>  // b.tstop
  40732c:	ldr	w1, [sp, #24]
  407330:	ldr	w0, [sp, #28]
  407334:	bl	402b00 <fchmod@plt>
  407338:	b	407348 <__fxstatat@plt+0x4358>
  40733c:	ldr	w1, [sp, #24]
  407340:	ldr	x0, [sp, #16]
  407344:	bl	402a50 <chmod@plt>
  407348:	ldp	x29, x30, [sp], #32
  40734c:	ret
  407350:	sub	sp, sp, #0x10
  407354:	str	x0, [sp, #8]
  407358:	ldr	x0, [sp, #8]
  40735c:	ldr	w0, [x0, #16]
  407360:	and	w0, w0, #0xf000
  407364:	cmp	w0, #0x8, lsl #12
  407368:	b.ne	40739c <__fxstatat@plt+0x43ac>  // b.any
  40736c:	ldr	x0, [sp, #8]
  407370:	ldr	x1, [x0, #64]
  407374:	ldr	x0, [sp, #8]
  407378:	ldr	x0, [x0, #48]
  40737c:	add	x2, x0, #0x1ff
  407380:	cmp	x0, #0x0
  407384:	csel	x0, x2, x0, lt  // lt = tstop
  407388:	asr	x0, x0, #9
  40738c:	cmp	x1, x0
  407390:	b.ge	40739c <__fxstatat@plt+0x43ac>  // b.tcont
  407394:	mov	w0, #0x1                   	// #1
  407398:	b	4073a0 <__fxstatat@plt+0x43b0>
  40739c:	mov	w0, #0x0                   	// #0
  4073a0:	and	w0, w0, #0x1
  4073a4:	and	w0, w0, #0xff
  4073a8:	add	sp, sp, #0x10
  4073ac:	ret
  4073b0:	sub	sp, sp, #0x300
  4073b4:	stp	x29, x30, [sp, #32]
  4073b8:	add	x29, sp, #0x20
  4073bc:	stp	x19, x20, [sp, #48]
  4073c0:	str	x21, [sp, #64]
  4073c4:	str	x0, [sp, #248]
  4073c8:	str	x1, [sp, #240]
  4073cc:	str	x2, [sp, #232]
  4073d0:	str	w3, [sp, #228]
  4073d4:	str	w4, [sp, #224]
  4073d8:	str	x5, [sp, #216]
  4073dc:	str	x6, [sp, #208]
  4073e0:	str	xzr, [sp, #760]
  4073e4:	str	xzr, [sp, #720]
  4073e8:	ldr	x0, [sp, #208]
  4073ec:	ldr	w0, [x0, #16]
  4073f0:	str	w0, [sp, #748]
  4073f4:	mov	w0, #0x1                   	// #1
  4073f8:	strb	w0, [sp, #747]
  4073fc:	ldr	x0, [sp, #232]
  407400:	ldrb	w0, [x0, #35]
  407404:	strb	w0, [sp, #746]
  407408:	ldr	x0, [sp, #232]
  40740c:	ldr	w0, [x0, #4]
  407410:	cmp	w0, #0x2
  407414:	b.ne	407420 <__fxstatat@plt+0x4430>  // b.any
  407418:	mov	w0, #0x8000                	// #32768
  40741c:	b	407424 <__fxstatat@plt+0x4434>
  407420:	mov	w0, #0x0                   	// #0
  407424:	mov	w1, w0
  407428:	ldr	x0, [sp, #248]
  40742c:	bl	40df5c <__fxstatat@plt+0xaf6c>
  407430:	str	w0, [sp, #716]
  407434:	ldr	w0, [sp, #716]
  407438:	cmp	w0, #0x0
  40743c:	b.ge	407480 <__fxstatat@plt+0x4490>  // b.tcont
  407440:	bl	402f30 <__errno_location@plt>
  407444:	ldr	w19, [x0]
  407448:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40744c:	add	x0, x0, #0x980
  407450:	bl	402f70 <gettext@plt>
  407454:	mov	x20, x0
  407458:	ldr	x1, [sp, #248]
  40745c:	mov	w0, #0x4                   	// #4
  407460:	bl	412310 <__fxstatat@plt+0xf320>
  407464:	mov	x3, x0
  407468:	mov	x2, x20
  40746c:	mov	w1, w19
  407470:	mov	w0, #0x0                   	// #0
  407474:	bl	402870 <error@plt>
  407478:	mov	w0, #0x0                   	// #0
  40747c:	b	4081f8 <__fxstatat@plt+0x5208>
  407480:	add	x0, sp, #0x190
  407484:	mov	x1, x0
  407488:	ldr	w0, [sp, #716]
  40748c:	bl	419428 <__fxstatat@plt+0x16438>
  407490:	cmp	w0, #0x0
  407494:	b.eq	4074d8 <__fxstatat@plt+0x44e8>  // b.none
  407498:	bl	402f30 <__errno_location@plt>
  40749c:	ldr	w19, [x0]
  4074a0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4074a4:	add	x0, x0, #0x9a0
  4074a8:	bl	402f70 <gettext@plt>
  4074ac:	mov	x20, x0
  4074b0:	ldr	x1, [sp, #248]
  4074b4:	mov	w0, #0x4                   	// #4
  4074b8:	bl	412310 <__fxstatat@plt+0xf320>
  4074bc:	mov	x3, x0
  4074c0:	mov	x2, x20
  4074c4:	mov	w1, w19
  4074c8:	mov	w0, #0x0                   	// #0
  4074cc:	bl	402870 <error@plt>
  4074d0:	strb	wzr, [sp, #747]
  4074d4:	b	408198 <__fxstatat@plt+0x51a8>
  4074d8:	ldr	x0, [sp, #208]
  4074dc:	ldr	x1, [x0, #8]
  4074e0:	ldr	x0, [sp, #408]
  4074e4:	cmp	x1, x0
  4074e8:	b.ne	407500 <__fxstatat@plt+0x4510>  // b.any
  4074ec:	ldr	x0, [sp, #208]
  4074f0:	ldr	x1, [x0]
  4074f4:	ldr	x0, [sp, #400]
  4074f8:	cmp	x1, x0
  4074fc:	b.eq	407538 <__fxstatat@plt+0x4548>  // b.none
  407500:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  407504:	add	x0, x0, #0x9b0
  407508:	bl	402f70 <gettext@plt>
  40750c:	mov	x19, x0
  407510:	ldr	x1, [sp, #248]
  407514:	mov	w0, #0x4                   	// #4
  407518:	bl	412310 <__fxstatat@plt+0xf320>
  40751c:	mov	x3, x0
  407520:	mov	x2, x19
  407524:	mov	w1, #0x0                   	// #0
  407528:	mov	w0, #0x0                   	// #0
  40752c:	bl	402870 <error@plt>
  407530:	strb	wzr, [sp, #747]
  407534:	b	408198 <__fxstatat@plt+0x51a8>
  407538:	ldr	x0, [sp, #216]
  40753c:	ldrb	w0, [x0]
  407540:	eor	w0, w0, #0x1
  407544:	and	w0, w0, #0xff
  407548:	cmp	w0, #0x0
  40754c:	b.eq	4076fc <__fxstatat@plt+0x470c>  // b.none
  407550:	ldr	x0, [sp, #232]
  407554:	ldrb	w0, [x0, #35]
  407558:	cmp	w0, #0x0
  40755c:	b.eq	407568 <__fxstatat@plt+0x4578>  // b.none
  407560:	mov	w0, #0x201                 	// #513
  407564:	b	40756c <__fxstatat@plt+0x457c>
  407568:	mov	w0, #0x1                   	// #1
  40756c:	str	w0, [sp, #712]
  407570:	ldr	w1, [sp, #712]
  407574:	ldr	x0, [sp, #240]
  407578:	bl	40df5c <__fxstatat@plt+0xaf6c>
  40757c:	str	w0, [sp, #756]
  407580:	bl	402f30 <__errno_location@plt>
  407584:	ldr	w0, [x0]
  407588:	str	w0, [sp, #752]
  40758c:	ldr	x0, [sp, #232]
  407590:	ldrb	w0, [x0, #33]
  407594:	cmp	w0, #0x0
  407598:	b.ne	4075ac <__fxstatat@plt+0x45bc>  // b.any
  40759c:	ldr	x0, [sp, #232]
  4075a0:	ldrb	w0, [x0, #37]
  4075a4:	cmp	w0, #0x0
  4075a8:	b.eq	407600 <__fxstatat@plt+0x4610>  // b.none
  4075ac:	ldr	w0, [sp, #756]
  4075b0:	cmp	w0, #0x0
  4075b4:	b.lt	407600 <__fxstatat@plt+0x4610>  // b.tstop
  4075b8:	ldr	x0, [sp, #232]
  4075bc:	ldrb	w0, [x0, #37]
  4075c0:	ldr	x3, [sp, #232]
  4075c4:	mov	w2, #0x0                   	// #0
  4075c8:	mov	w1, w0
  4075cc:	ldr	x0, [sp, #240]
  4075d0:	bl	4071b4 <__fxstatat@plt+0x41c4>
  4075d4:	and	w0, w0, #0xff
  4075d8:	eor	w0, w0, #0x1
  4075dc:	and	w0, w0, #0xff
  4075e0:	cmp	w0, #0x0
  4075e4:	b.eq	407600 <__fxstatat@plt+0x4610>  // b.none
  4075e8:	ldr	x0, [sp, #232]
  4075ec:	ldrb	w0, [x0, #38]
  4075f0:	cmp	w0, #0x0
  4075f4:	b.eq	407600 <__fxstatat@plt+0x4610>  // b.none
  4075f8:	strb	wzr, [sp, #747]
  4075fc:	b	408144 <__fxstatat@plt+0x5154>
  407600:	ldr	w0, [sp, #756]
  407604:	cmp	w0, #0x0
  407608:	b.ge	4076fc <__fxstatat@plt+0x470c>  // b.tcont
  40760c:	ldr	x0, [sp, #232]
  407610:	ldrb	w0, [x0, #22]
  407614:	cmp	w0, #0x0
  407618:	b.eq	4076fc <__fxstatat@plt+0x470c>  // b.none
  40761c:	ldr	x0, [sp, #240]
  407620:	bl	402f60 <unlink@plt>
  407624:	cmp	w0, #0x0
  407628:	b.eq	40766c <__fxstatat@plt+0x467c>  // b.none
  40762c:	bl	402f30 <__errno_location@plt>
  407630:	ldr	w19, [x0]
  407634:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  407638:	add	x0, x0, #0x9e8
  40763c:	bl	402f70 <gettext@plt>
  407640:	mov	x20, x0
  407644:	ldr	x1, [sp, #240]
  407648:	mov	w0, #0x4                   	// #4
  40764c:	bl	412310 <__fxstatat@plt+0xf320>
  407650:	mov	x3, x0
  407654:	mov	x2, x20
  407658:	mov	w1, w19
  40765c:	mov	w0, #0x0                   	// #0
  407660:	bl	402870 <error@plt>
  407664:	strb	wzr, [sp, #747]
  407668:	b	408198 <__fxstatat@plt+0x51a8>
  40766c:	ldr	x0, [sp, #232]
  407670:	ldrb	w0, [x0, #46]
  407674:	cmp	w0, #0x0
  407678:	b.eq	4076a4 <__fxstatat@plt+0x46b4>  // b.none
  40767c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  407680:	add	x0, x0, #0xa00
  407684:	bl	402f70 <gettext@plt>
  407688:	mov	x19, x0
  40768c:	ldr	x1, [sp, #240]
  407690:	mov	w0, #0x4                   	// #4
  407694:	bl	412310 <__fxstatat@plt+0xf320>
  407698:	mov	x1, x0
  40769c:	mov	x0, x19
  4076a0:	bl	402f10 <printf@plt>
  4076a4:	ldr	x0, [sp, #216]
  4076a8:	mov	w1, #0x1                   	// #1
  4076ac:	strb	w1, [x0]
  4076b0:	ldr	x0, [sp, #232]
  4076b4:	ldrb	w0, [x0, #33]
  4076b8:	cmp	w0, #0x0
  4076bc:	b.eq	4076fc <__fxstatat@plt+0x470c>  // b.none
  4076c0:	ldr	x0, [sp, #216]
  4076c4:	ldrb	w0, [x0]
  4076c8:	ldr	x4, [sp, #232]
  4076cc:	mov	w3, w0
  4076d0:	ldr	w2, [sp, #228]
  4076d4:	ldr	x1, [sp, #240]
  4076d8:	ldr	x0, [sp, #248]
  4076dc:	bl	406f18 <__fxstatat@plt+0x3f28>
  4076e0:	and	w0, w0, #0xff
  4076e4:	eor	w0, w0, #0x1
  4076e8:	and	w0, w0, #0xff
  4076ec:	cmp	w0, #0x0
  4076f0:	b.eq	4076fc <__fxstatat@plt+0x470c>  // b.none
  4076f4:	strb	wzr, [sp, #747]
  4076f8:	b	408198 <__fxstatat@plt+0x51a8>
  4076fc:	ldr	x0, [sp, #216]
  407700:	ldrb	w0, [x0]
  407704:	cmp	w0, #0x0
  407708:	b.eq	407878 <__fxstatat@plt+0x4888>  // b.none
  40770c:	nop
  407710:	mov	w0, #0x41                  	// #65
  407714:	str	w0, [sp, #708]
  407718:	ldr	w0, [sp, #708]
  40771c:	orr	w3, w0, #0x80
  407720:	ldr	w0, [sp, #224]
  407724:	mvn	w1, w0
  407728:	ldr	w0, [sp, #228]
  40772c:	and	w0, w1, w0
  407730:	mov	w2, w0
  407734:	mov	w1, w3
  407738:	ldr	x0, [sp, #240]
  40773c:	bl	40df5c <__fxstatat@plt+0xaf6c>
  407740:	str	w0, [sp, #756]
  407744:	bl	402f30 <__errno_location@plt>
  407748:	ldr	w0, [x0]
  40774c:	str	w0, [sp, #752]
  407750:	ldr	w0, [sp, #756]
  407754:	cmp	w0, #0x0
  407758:	b.ge	407824 <__fxstatat@plt+0x4834>  // b.tcont
  40775c:	ldr	w0, [sp, #752]
  407760:	cmp	w0, #0x11
  407764:	b.ne	407824 <__fxstatat@plt+0x4834>  // b.any
  407768:	ldr	x0, [sp, #232]
  40776c:	ldrb	w0, [x0, #24]
  407770:	eor	w0, w0, #0x1
  407774:	and	w0, w0, #0xff
  407778:	cmp	w0, #0x0
  40777c:	b.eq	407824 <__fxstatat@plt+0x4834>  // b.none
  407780:	add	x0, sp, #0x100
  407784:	mov	x1, x0
  407788:	ldr	x0, [sp, #240]
  40778c:	bl	419438 <__fxstatat@plt+0x16448>
  407790:	cmp	w0, #0x0
  407794:	b.ne	407824 <__fxstatat@plt+0x4834>  // b.any
  407798:	ldr	w0, [sp, #272]
  40779c:	and	w0, w0, #0xf000
  4077a0:	cmp	w0, #0xa, lsl #12
  4077a4:	b.ne	407824 <__fxstatat@plt+0x4834>  // b.any
  4077a8:	ldr	x0, [sp, #232]
  4077ac:	ldrb	w0, [x0, #48]
  4077b0:	cmp	w0, #0x0
  4077b4:	b.eq	4077ec <__fxstatat@plt+0x47fc>  // b.none
  4077b8:	ldr	w0, [sp, #224]
  4077bc:	mvn	w1, w0
  4077c0:	ldr	w0, [sp, #228]
  4077c4:	and	w0, w1, w0
  4077c8:	mov	w2, w0
  4077cc:	ldr	w1, [sp, #708]
  4077d0:	ldr	x0, [sp, #240]
  4077d4:	bl	40df5c <__fxstatat@plt+0xaf6c>
  4077d8:	str	w0, [sp, #756]
  4077dc:	bl	402f30 <__errno_location@plt>
  4077e0:	ldr	w0, [x0]
  4077e4:	str	w0, [sp, #752]
  4077e8:	b	407824 <__fxstatat@plt+0x4834>
  4077ec:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4077f0:	add	x0, x0, #0xa10
  4077f4:	bl	402f70 <gettext@plt>
  4077f8:	mov	x19, x0
  4077fc:	ldr	x1, [sp, #240]
  407800:	mov	w0, #0x4                   	// #4
  407804:	bl	412310 <__fxstatat@plt+0xf320>
  407808:	mov	x3, x0
  40780c:	mov	x2, x19
  407810:	mov	w1, #0x0                   	// #0
  407814:	mov	w0, #0x0                   	// #0
  407818:	bl	402870 <error@plt>
  40781c:	strb	wzr, [sp, #747]
  407820:	b	408198 <__fxstatat@plt+0x51a8>
  407824:	ldr	w0, [sp, #756]
  407828:	cmp	w0, #0x0
  40782c:	b.ge	40787c <__fxstatat@plt+0x488c>  // b.tcont
  407830:	ldr	w0, [sp, #752]
  407834:	cmp	w0, #0x15
  407838:	b.ne	40787c <__fxstatat@plt+0x488c>  // b.any
  40783c:	ldr	x0, [sp, #240]
  407840:	ldrb	w0, [x0]
  407844:	cmp	w0, #0x0
  407848:	b.eq	40787c <__fxstatat@plt+0x488c>  // b.none
  40784c:	ldr	x0, [sp, #240]
  407850:	bl	402840 <strlen@plt>
  407854:	sub	x0, x0, #0x1
  407858:	ldr	x1, [sp, #240]
  40785c:	add	x0, x1, x0
  407860:	ldrb	w0, [x0]
  407864:	cmp	w0, #0x2f
  407868:	b.ne	40787c <__fxstatat@plt+0x488c>  // b.any
  40786c:	mov	w0, #0x14                  	// #20
  407870:	str	w0, [sp, #752]
  407874:	b	40787c <__fxstatat@plt+0x488c>
  407878:	str	wzr, [sp, #224]
  40787c:	ldr	w0, [sp, #756]
  407880:	cmp	w0, #0x0
  407884:	b.ge	40790c <__fxstatat@plt+0x491c>  // b.tcont
  407888:	ldr	w0, [sp, #752]
  40788c:	cmp	w0, #0x2
  407890:	b.ne	4078d4 <__fxstatat@plt+0x48e4>  // b.any
  407894:	ldr	x0, [sp, #216]
  407898:	ldrb	w0, [x0]
  40789c:	eor	w0, w0, #0x1
  4078a0:	and	w0, w0, #0xff
  4078a4:	cmp	w0, #0x0
  4078a8:	b.eq	4078d4 <__fxstatat@plt+0x48e4>  // b.none
  4078ac:	ldr	x0, [sp, #232]
  4078b0:	ldrb	w0, [x0, #24]
  4078b4:	eor	w0, w0, #0x1
  4078b8:	and	w0, w0, #0xff
  4078bc:	cmp	w0, #0x0
  4078c0:	b.eq	4078d4 <__fxstatat@plt+0x48e4>  // b.none
  4078c4:	ldr	x0, [sp, #216]
  4078c8:	mov	w1, #0x1                   	// #1
  4078cc:	strb	w1, [x0]
  4078d0:	b	407710 <__fxstatat@plt+0x4720>
  4078d4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4078d8:	add	x0, x0, #0xa38
  4078dc:	bl	402f70 <gettext@plt>
  4078e0:	mov	x19, x0
  4078e4:	ldr	x1, [sp, #240]
  4078e8:	mov	w0, #0x4                   	// #4
  4078ec:	bl	412310 <__fxstatat@plt+0xf320>
  4078f0:	mov	x3, x0
  4078f4:	mov	x2, x19
  4078f8:	ldr	w1, [sp, #752]
  4078fc:	mov	w0, #0x0                   	// #0
  407900:	bl	402870 <error@plt>
  407904:	strb	wzr, [sp, #747]
  407908:	b	408198 <__fxstatat@plt+0x51a8>
  40790c:	add	x0, sp, #0x210
  407910:	mov	x1, x0
  407914:	ldr	w0, [sp, #756]
  407918:	bl	419428 <__fxstatat@plt+0x16438>
  40791c:	cmp	w0, #0x0
  407920:	b.eq	407964 <__fxstatat@plt+0x4974>  // b.none
  407924:	bl	402f30 <__errno_location@plt>
  407928:	ldr	w19, [x0]
  40792c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  407930:	add	x0, x0, #0x9a0
  407934:	bl	402f70 <gettext@plt>
  407938:	mov	x20, x0
  40793c:	ldr	x1, [sp, #240]
  407940:	mov	w0, #0x4                   	// #4
  407944:	bl	412310 <__fxstatat@plt+0xf320>
  407948:	mov	x3, x0
  40794c:	mov	x2, x20
  407950:	mov	w1, w19
  407954:	mov	w0, #0x0                   	// #0
  407958:	bl	402870 <error@plt>
  40795c:	strb	wzr, [sp, #747]
  407960:	b	408144 <__fxstatat@plt+0x5154>
  407964:	ldrb	w0, [sp, #746]
  407968:	cmp	w0, #0x0
  40796c:	b.eq	407a28 <__fxstatat@plt+0x4a38>  // b.none
  407970:	ldr	x0, [sp, #232]
  407974:	ldr	w0, [x0, #56]
  407978:	cmp	w0, #0x0
  40797c:	b.eq	407a28 <__fxstatat@plt+0x4a38>  // b.none
  407980:	ldr	w1, [sp, #716]
  407984:	ldr	w0, [sp, #756]
  407988:	bl	405e3c <__fxstatat@plt+0x2e4c>
  40798c:	cmp	w0, #0x0
  407990:	cset	w0, eq  // eq = none
  407994:	strb	w0, [sp, #707]
  407998:	ldrb	w0, [sp, #707]
  40799c:	cmp	w0, #0x0
  4079a0:	b.ne	4079b4 <__fxstatat@plt+0x49c4>  // b.any
  4079a4:	ldr	x0, [sp, #232]
  4079a8:	ldr	w0, [x0, #56]
  4079ac:	cmp	w0, #0x2
  4079b0:	b.ne	407a28 <__fxstatat@plt+0x4a38>  // b.any
  4079b4:	ldrb	w0, [sp, #707]
  4079b8:	eor	w0, w0, #0x1
  4079bc:	and	w0, w0, #0xff
  4079c0:	cmp	w0, #0x0
  4079c4:	b.eq	407a24 <__fxstatat@plt+0x4a34>  // b.none
  4079c8:	bl	402f30 <__errno_location@plt>
  4079cc:	ldr	w19, [x0]
  4079d0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4079d4:	add	x0, x0, #0xa58
  4079d8:	bl	402f70 <gettext@plt>
  4079dc:	mov	x20, x0
  4079e0:	ldr	x2, [sp, #240]
  4079e4:	mov	w1, #0x4                   	// #4
  4079e8:	mov	w0, #0x0                   	// #0
  4079ec:	bl	412284 <__fxstatat@plt+0xf294>
  4079f0:	mov	x21, x0
  4079f4:	ldr	x2, [sp, #248]
  4079f8:	mov	w1, #0x4                   	// #4
  4079fc:	mov	w0, #0x1                   	// #1
  407a00:	bl	412284 <__fxstatat@plt+0xf294>
  407a04:	mov	x4, x0
  407a08:	mov	x3, x21
  407a0c:	mov	x2, x20
  407a10:	mov	w1, w19
  407a14:	mov	w0, #0x0                   	// #0
  407a18:	bl	402870 <error@plt>
  407a1c:	strb	wzr, [sp, #747]
  407a20:	b	408144 <__fxstatat@plt+0x5154>
  407a24:	strb	wzr, [sp, #746]
  407a28:	ldrb	w0, [sp, #746]
  407a2c:	cmp	w0, #0x0
  407a30:	b.eq	407dd4 <__fxstatat@plt+0x4de4>  // b.none
  407a34:	bl	402b60 <getpagesize@plt>
  407a38:	sxtw	x0, w0
  407a3c:	str	x0, [sp, #696]
  407a40:	add	x0, sp, #0x50
  407a44:	add	x1, sp, #0x210
  407a48:	ldp	x2, x3, [x1]
  407a4c:	stp	x2, x3, [x0]
  407a50:	ldp	x2, x3, [x1, #16]
  407a54:	stp	x2, x3, [x0, #16]
  407a58:	ldp	x2, x3, [x1, #32]
  407a5c:	stp	x2, x3, [x0, #32]
  407a60:	ldp	x2, x3, [x1, #48]
  407a64:	stp	x2, x3, [x0, #48]
  407a68:	ldp	x2, x3, [x1, #64]
  407a6c:	stp	x2, x3, [x0, #64]
  407a70:	ldp	x2, x3, [x1, #80]
  407a74:	stp	x2, x3, [x0, #80]
  407a78:	ldp	x2, x3, [x1, #96]
  407a7c:	stp	x2, x3, [x0, #96]
  407a80:	ldp	x2, x3, [x1, #112]
  407a84:	stp	x2, x3, [x0, #112]
  407a88:	add	x0, sp, #0x50
  407a8c:	bl	405758 <__fxstatat@plt+0x2768>
  407a90:	str	x0, [sp, #736]
  407a94:	ldr	w0, [sp, #584]
  407a98:	cmp	w0, #0x0
  407a9c:	b.le	407ab8 <__fxstatat@plt+0x4ac8>
  407aa0:	ldr	w0, [sp, #584]
  407aa4:	cmp	w0, #0x0
  407aa8:	b.lt	407ab8 <__fxstatat@plt+0x4ac8>  // b.tstop
  407aac:	ldr	w0, [sp, #584]
  407ab0:	sxtw	x0, w0
  407ab4:	b	407abc <__fxstatat@plt+0x4acc>
  407ab8:	mov	x0, #0x200                 	// #512
  407abc:	str	x0, [sp, #688]
  407ac0:	mov	w3, #0x2                   	// #2
  407ac4:	mov	x2, #0x0                   	// #0
  407ac8:	mov	x1, #0x0                   	// #0
  407acc:	ldr	w0, [sp, #716]
  407ad0:	bl	40dedc <__fxstatat@plt+0xaeec>
  407ad4:	strb	wzr, [sp, #735]
  407ad8:	add	x0, sp, #0x190
  407adc:	bl	407350 <__fxstatat@plt+0x4360>
  407ae0:	strb	w0, [sp, #687]
  407ae4:	ldr	w0, [sp, #544]
  407ae8:	and	w0, w0, #0xf000
  407aec:	cmp	w0, #0x8, lsl #12
  407af0:	b.ne	407b30 <__fxstatat@plt+0x4b40>  // b.any
  407af4:	ldr	x0, [sp, #232]
  407af8:	ldr	w0, [x0, #12]
  407afc:	cmp	w0, #0x3
  407b00:	b.ne	407b0c <__fxstatat@plt+0x4b1c>  // b.any
  407b04:	mov	w0, #0x1                   	// #1
  407b08:	strb	w0, [sp, #735]
  407b0c:	ldr	x0, [sp, #232]
  407b10:	ldr	w0, [x0, #12]
  407b14:	cmp	w0, #0x2
  407b18:	b.ne	407b30 <__fxstatat@plt+0x4b40>  // b.any
  407b1c:	ldrb	w0, [sp, #687]
  407b20:	cmp	w0, #0x0
  407b24:	b.eq	407b30 <__fxstatat@plt+0x4b40>  // b.none
  407b28:	mov	w0, #0x1                   	// #1
  407b2c:	strb	w0, [sp, #735]
  407b30:	ldrb	w0, [sp, #735]
  407b34:	eor	w0, w0, #0x1
  407b38:	and	w0, w0, #0xff
  407b3c:	cmp	w0, #0x0
  407b40:	b.eq	407c40 <__fxstatat@plt+0x4c50>  // b.none
  407b44:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  407b48:	ldr	x0, [sp, #696]
  407b4c:	sub	x0, x1, x0
  407b50:	str	x0, [sp, #672]
  407b54:	add	x0, sp, #0x50
  407b58:	add	x1, sp, #0x190
  407b5c:	ldp	x2, x3, [x1]
  407b60:	stp	x2, x3, [x0]
  407b64:	ldp	x2, x3, [x1, #16]
  407b68:	stp	x2, x3, [x0, #16]
  407b6c:	ldp	x2, x3, [x1, #32]
  407b70:	stp	x2, x3, [x0, #32]
  407b74:	ldp	x2, x3, [x1, #48]
  407b78:	stp	x2, x3, [x0, #48]
  407b7c:	ldp	x2, x3, [x1, #64]
  407b80:	stp	x2, x3, [x0, #64]
  407b84:	ldp	x2, x3, [x1, #80]
  407b88:	stp	x2, x3, [x0, #80]
  407b8c:	ldp	x2, x3, [x1, #96]
  407b90:	stp	x2, x3, [x0, #96]
  407b94:	ldp	x2, x3, [x1, #112]
  407b98:	stp	x2, x3, [x0, #112]
  407b9c:	add	x0, sp, #0x50
  407ba0:	bl	405758 <__fxstatat@plt+0x2768>
  407ba4:	ldr	x2, [sp, #672]
  407ba8:	ldr	x1, [sp, #736]
  407bac:	bl	40d820 <__fxstatat@plt+0xa830>
  407bb0:	str	x0, [sp, #664]
  407bb4:	ldr	w0, [sp, #416]
  407bb8:	and	w0, w0, #0xf000
  407bbc:	cmp	w0, #0x8, lsl #12
  407bc0:	b.ne	407be4 <__fxstatat@plt+0x4bf4>  // b.any
  407bc4:	ldr	x0, [sp, #448]
  407bc8:	mov	x1, x0
  407bcc:	ldr	x0, [sp, #736]
  407bd0:	cmp	x0, x1
  407bd4:	b.ls	407be4 <__fxstatat@plt+0x4bf4>  // b.plast
  407bd8:	ldr	x0, [sp, #448]
  407bdc:	add	x0, x0, #0x1
  407be0:	str	x0, [sp, #736]
  407be4:	ldr	x1, [sp, #664]
  407be8:	ldr	x0, [sp, #736]
  407bec:	add	x0, x1, x0
  407bf0:	sub	x0, x0, #0x1
  407bf4:	str	x0, [sp, #736]
  407bf8:	ldr	x0, [sp, #736]
  407bfc:	ldr	x1, [sp, #664]
  407c00:	udiv	x2, x0, x1
  407c04:	ldr	x1, [sp, #664]
  407c08:	mul	x1, x2, x1
  407c0c:	sub	x0, x0, x1
  407c10:	ldr	x1, [sp, #736]
  407c14:	sub	x0, x1, x0
  407c18:	str	x0, [sp, #736]
  407c1c:	ldr	x0, [sp, #736]
  407c20:	cmp	x0, #0x0
  407c24:	b.eq	407c38 <__fxstatat@plt+0x4c48>  // b.none
  407c28:	ldr	x1, [sp, #672]
  407c2c:	ldr	x0, [sp, #736]
  407c30:	cmp	x1, x0
  407c34:	b.cs	407c40 <__fxstatat@plt+0x4c50>  // b.hs, b.nlast
  407c38:	ldr	x0, [sp, #664]
  407c3c:	str	x0, [sp, #736]
  407c40:	ldr	x1, [sp, #736]
  407c44:	ldr	x0, [sp, #696]
  407c48:	add	x0, x1, x0
  407c4c:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  407c50:	str	x0, [sp, #760]
  407c54:	ldr	x1, [sp, #696]
  407c58:	ldr	x0, [sp, #760]
  407c5c:	bl	4055f8 <__fxstatat@plt+0x2608>
  407c60:	str	x0, [sp, #656]
  407c64:	ldrb	w0, [sp, #687]
  407c68:	cmp	w0, #0x0
  407c6c:	b.eq	407cec <__fxstatat@plt+0x4cfc>  // b.none
  407c70:	ldr	x2, [sp, #448]
  407c74:	ldrb	w0, [sp, #735]
  407c78:	cmp	w0, #0x0
  407c7c:	b.eq	407c8c <__fxstatat@plt+0x4c9c>  // b.none
  407c80:	ldr	x0, [sp, #232]
  407c84:	ldr	w0, [x0, #12]
  407c88:	b	407c90 <__fxstatat@plt+0x4ca0>
  407c8c:	mov	w0, #0x1                   	// #1
  407c90:	add	x1, sp, #0x186
  407c94:	str	x1, [sp, #8]
  407c98:	ldr	x1, [sp, #240]
  407c9c:	str	x1, [sp]
  407ca0:	ldr	x7, [sp, #248]
  407ca4:	mov	w6, w0
  407ca8:	mov	x5, x2
  407cac:	ldr	x4, [sp, #688]
  407cb0:	ldr	x3, [sp, #736]
  407cb4:	ldr	x2, [sp, #656]
  407cb8:	ldr	w1, [sp, #756]
  407cbc:	ldr	w0, [sp, #716]
  407cc0:	bl	405f64 <__fxstatat@plt+0x2f74>
  407cc4:	and	w0, w0, #0xff
  407cc8:	cmp	w0, #0x0
  407ccc:	b.ne	407dd8 <__fxstatat@plt+0x4de8>  // b.any
  407cd0:	ldrb	w0, [sp, #390]
  407cd4:	eor	w0, w0, #0x1
  407cd8:	and	w0, w0, #0xff
  407cdc:	cmp	w0, #0x0
  407ce0:	b.eq	407cec <__fxstatat@plt+0x4cfc>  // b.none
  407ce4:	strb	wzr, [sp, #747]
  407ce8:	b	408144 <__fxstatat@plt+0x5154>
  407cec:	ldrb	w0, [sp, #735]
  407cf0:	cmp	w0, #0x0
  407cf4:	b.eq	407d00 <__fxstatat@plt+0x4d10>  // b.none
  407cf8:	ldr	x0, [sp, #688]
  407cfc:	b	407d04 <__fxstatat@plt+0x4d14>
  407d00:	mov	x0, #0x0                   	// #0
  407d04:	ldr	x1, [sp, #232]
  407d08:	ldr	w1, [x1, #12]
  407d0c:	cmp	w1, #0x3
  407d10:	cset	w1, eq  // eq = none
  407d14:	and	w2, w1, #0xff
  407d18:	add	x1, sp, #0x187
  407d1c:	str	x1, [sp, #16]
  407d20:	add	x1, sp, #0x188
  407d24:	str	x1, [sp, #8]
  407d28:	mov	x1, #0xffffffffffffffff    	// #-1
  407d2c:	str	x1, [sp]
  407d30:	ldr	x7, [sp, #240]
  407d34:	ldr	x6, [sp, #248]
  407d38:	mov	w5, w2
  407d3c:	mov	x4, x0
  407d40:	ldr	x3, [sp, #736]
  407d44:	ldr	x2, [sp, #656]
  407d48:	ldr	w1, [sp, #756]
  407d4c:	ldr	w0, [sp, #716]
  407d50:	bl	405a14 <__fxstatat@plt+0x2a24>
  407d54:	and	w0, w0, #0xff
  407d58:	eor	w0, w0, #0x1
  407d5c:	and	w0, w0, #0xff
  407d60:	cmp	w0, #0x0
  407d64:	b.eq	407d70 <__fxstatat@plt+0x4d80>  // b.none
  407d68:	strb	wzr, [sp, #747]
  407d6c:	b	408144 <__fxstatat@plt+0x5154>
  407d70:	ldrb	w0, [sp, #391]
  407d74:	cmp	w0, #0x0
  407d78:	b.eq	407dd8 <__fxstatat@plt+0x4de8>  // b.none
  407d7c:	ldr	x0, [sp, #392]
  407d80:	mov	x1, x0
  407d84:	ldr	w0, [sp, #756]
  407d88:	bl	402eb0 <ftruncate@plt>
  407d8c:	cmp	w0, #0x0
  407d90:	b.ge	407dd8 <__fxstatat@plt+0x4de8>  // b.tcont
  407d94:	bl	402f30 <__errno_location@plt>
  407d98:	ldr	w19, [x0]
  407d9c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  407da0:	add	x0, x0, #0x828
  407da4:	bl	402f70 <gettext@plt>
  407da8:	mov	x20, x0
  407dac:	ldr	x1, [sp, #240]
  407db0:	mov	w0, #0x4                   	// #4
  407db4:	bl	412310 <__fxstatat@plt+0xf320>
  407db8:	mov	x3, x0
  407dbc:	mov	x2, x20
  407dc0:	mov	w1, w19
  407dc4:	mov	w0, #0x0                   	// #0
  407dc8:	bl	402870 <error@plt>
  407dcc:	strb	wzr, [sp, #747]
  407dd0:	b	408144 <__fxstatat@plt+0x5154>
  407dd4:	nop
  407dd8:	ldr	x0, [sp, #232]
  407ddc:	ldrb	w0, [x0, #31]
  407de0:	cmp	w0, #0x0
  407de4:	b.eq	407e6c <__fxstatat@plt+0x4e7c>  // b.none
  407de8:	ldr	x0, [sp, #208]
  407dec:	bl	4133cc <__fxstatat@plt+0x103dc>
  407df0:	stp	x0, x1, [sp, #256]
  407df4:	ldr	x0, [sp, #208]
  407df8:	bl	4133fc <__fxstatat@plt+0x1040c>
  407dfc:	stp	x0, x1, [sp, #272]
  407e00:	add	x0, sp, #0x100
  407e04:	mov	x2, x0
  407e08:	ldr	x1, [sp, #240]
  407e0c:	ldr	w0, [sp, #756]
  407e10:	bl	414654 <__fxstatat@plt+0x11664>
  407e14:	cmp	w0, #0x0
  407e18:	b.eq	407e6c <__fxstatat@plt+0x4e7c>  // b.none
  407e1c:	bl	402f30 <__errno_location@plt>
  407e20:	ldr	w19, [x0]
  407e24:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  407e28:	add	x0, x0, #0xa78
  407e2c:	bl	402f70 <gettext@plt>
  407e30:	mov	x20, x0
  407e34:	ldr	x1, [sp, #240]
  407e38:	mov	w0, #0x4                   	// #4
  407e3c:	bl	412310 <__fxstatat@plt+0xf320>
  407e40:	mov	x3, x0
  407e44:	mov	x2, x20
  407e48:	mov	w1, w19
  407e4c:	mov	w0, #0x0                   	// #0
  407e50:	bl	402870 <error@plt>
  407e54:	ldr	x0, [sp, #232]
  407e58:	ldrb	w0, [x0, #36]
  407e5c:	cmp	w0, #0x0
  407e60:	b.eq	407e6c <__fxstatat@plt+0x4e7c>  // b.none
  407e64:	strb	wzr, [sp, #747]
  407e68:	b	408144 <__fxstatat@plt+0x5154>
  407e6c:	ldr	x0, [sp, #232]
  407e70:	ldrb	w0, [x0, #29]
  407e74:	cmp	w0, #0x0
  407e78:	b.eq	407ef8 <__fxstatat@plt+0x4f08>  // b.none
  407e7c:	ldr	x0, [sp, #208]
  407e80:	ldr	w1, [x0, #24]
  407e84:	ldr	w0, [sp, #552]
  407e88:	cmp	w1, w0
  407e8c:	b.ne	407ea4 <__fxstatat@plt+0x4eb4>  // b.any
  407e90:	ldr	x0, [sp, #208]
  407e94:	ldr	w1, [x0, #28]
  407e98:	ldr	w0, [sp, #556]
  407e9c:	cmp	w1, w0
  407ea0:	b.eq	407ef8 <__fxstatat@plt+0x4f08>  // b.none
  407ea4:	ldr	x0, [sp, #216]
  407ea8:	ldrb	w1, [x0]
  407eac:	add	x0, sp, #0x210
  407eb0:	mov	x5, x0
  407eb4:	mov	w4, w1
  407eb8:	ldr	x3, [sp, #208]
  407ebc:	ldr	w2, [sp, #756]
  407ec0:	ldr	x1, [sp, #240]
  407ec4:	ldr	x0, [sp, #232]
  407ec8:	bl	406c3c <__fxstatat@plt+0x3c4c>
  407ecc:	cmn	w0, #0x1
  407ed0:	b.eq	407ee0 <__fxstatat@plt+0x4ef0>  // b.none
  407ed4:	cmp	w0, #0x0
  407ed8:	b.eq	407ee8 <__fxstatat@plt+0x4ef8>  // b.none
  407edc:	b	407efc <__fxstatat@plt+0x4f0c>
  407ee0:	strb	wzr, [sp, #747]
  407ee4:	b	408144 <__fxstatat@plt+0x5154>
  407ee8:	ldr	w0, [sp, #748]
  407eec:	and	w0, w0, #0xfffff1ff
  407ef0:	str	w0, [sp, #748]
  407ef4:	b	407efc <__fxstatat@plt+0x4f0c>
  407ef8:	nop
  407efc:	ldr	x0, [sp, #232]
  407f00:	ldrb	w0, [x0, #39]
  407f04:	cmp	w0, #0x0
  407f08:	b.eq	407fb4 <__fxstatat@plt+0x4fc4>  // b.none
  407f0c:	strb	wzr, [sp, #734]
  407f10:	ldr	w0, [sp, #544]
  407f14:	and	w0, w0, #0x80
  407f18:	cmp	w0, #0x0
  407f1c:	b.ne	407f48 <__fxstatat@plt+0x4f58>  // b.any
  407f20:	bl	4028a0 <geteuid@plt>
  407f24:	cmp	w0, #0x0
  407f28:	b.eq	407f48 <__fxstatat@plt+0x4f58>  // b.none
  407f2c:	mov	w2, #0x180                 	// #384
  407f30:	ldr	x1, [sp, #240]
  407f34:	ldr	w0, [sp, #756]
  407f38:	bl	40730c <__fxstatat@plt+0x431c>
  407f3c:	cmp	w0, #0x0
  407f40:	cset	w0, eq  // eq = none
  407f44:	strb	w0, [sp, #734]
  407f48:	ldr	x4, [sp, #232]
  407f4c:	ldr	w3, [sp, #756]
  407f50:	ldr	x2, [sp, #240]
  407f54:	ldr	w1, [sp, #716]
  407f58:	ldr	x0, [sp, #248]
  407f5c:	bl	406808 <__fxstatat@plt+0x3818>
  407f60:	and	w0, w0, #0xff
  407f64:	eor	w0, w0, #0x1
  407f68:	and	w0, w0, #0xff
  407f6c:	cmp	w0, #0x0
  407f70:	b.eq	407f88 <__fxstatat@plt+0x4f98>  // b.none
  407f74:	ldr	x0, [sp, #232]
  407f78:	ldrb	w0, [x0, #40]
  407f7c:	cmp	w0, #0x0
  407f80:	b.eq	407f88 <__fxstatat@plt+0x4f98>  // b.none
  407f84:	strb	wzr, [sp, #747]
  407f88:	ldrb	w0, [sp, #734]
  407f8c:	cmp	w0, #0x0
  407f90:	b.eq	407fb4 <__fxstatat@plt+0x4fc4>  // b.none
  407f94:	ldr	w0, [sp, #224]
  407f98:	mvn	w1, w0
  407f9c:	ldr	w0, [sp, #228]
  407fa0:	and	w0, w1, w0
  407fa4:	mov	w2, w0
  407fa8:	ldr	x1, [sp, #240]
  407fac:	ldr	w0, [sp, #756]
  407fb0:	bl	40730c <__fxstatat@plt+0x431c>
  407fb4:	ldr	x2, [sp, #208]
  407fb8:	ldr	w1, [sp, #756]
  407fbc:	ldr	x0, [sp, #240]
  407fc0:	bl	406efc <__fxstatat@plt+0x3f0c>
  407fc4:	ldr	x0, [sp, #232]
  407fc8:	ldrb	w0, [x0, #30]
  407fcc:	cmp	w0, #0x0
  407fd0:	b.ne	407fe4 <__fxstatat@plt+0x4ff4>  // b.any
  407fd4:	ldr	x0, [sp, #232]
  407fd8:	ldrb	w0, [x0, #24]
  407fdc:	cmp	w0, #0x0
  407fe0:	b.eq	40801c <__fxstatat@plt+0x502c>  // b.none
  407fe4:	ldr	w4, [sp, #748]
  407fe8:	ldr	w3, [sp, #756]
  407fec:	ldr	x2, [sp, #240]
  407ff0:	ldr	w1, [sp, #716]
  407ff4:	ldr	x0, [sp, #248]
  407ff8:	bl	40c5f8 <__fxstatat@plt+0x9608>
  407ffc:	cmp	w0, #0x0
  408000:	b.eq	408138 <__fxstatat@plt+0x5148>  // b.none
  408004:	ldr	x0, [sp, #232]
  408008:	ldrb	w0, [x0, #36]
  40800c:	cmp	w0, #0x0
  408010:	b.eq	408138 <__fxstatat@plt+0x5148>  // b.none
  408014:	strb	wzr, [sp, #747]
  408018:	b	408138 <__fxstatat@plt+0x5148>
  40801c:	ldr	x0, [sp, #232]
  408020:	ldrb	w0, [x0, #43]
  408024:	cmp	w0, #0x0
  408028:	b.eq	408054 <__fxstatat@plt+0x5064>  // b.none
  40802c:	ldr	x0, [sp, #232]
  408030:	ldr	w0, [x0, #16]
  408034:	mov	w2, w0
  408038:	ldr	w1, [sp, #756]
  40803c:	ldr	x0, [sp, #240]
  408040:	bl	40c6c4 <__fxstatat@plt+0x96d4>
  408044:	cmp	w0, #0x0
  408048:	b.eq	408144 <__fxstatat@plt+0x5154>  // b.none
  40804c:	strb	wzr, [sp, #747]
  408050:	b	408144 <__fxstatat@plt+0x5154>
  408054:	ldr	x0, [sp, #232]
  408058:	ldrb	w0, [x0, #32]
  40805c:	cmp	w0, #0x0
  408060:	b.eq	4080a4 <__fxstatat@plt+0x50b4>  // b.none
  408064:	ldr	x0, [sp, #216]
  408068:	ldrb	w0, [x0]
  40806c:	cmp	w0, #0x0
  408070:	b.eq	4080a4 <__fxstatat@plt+0x50b4>  // b.none
  408074:	bl	40b798 <__fxstatat@plt+0x87a8>
  408078:	mvn	w1, w0
  40807c:	mov	w0, #0x1b6                 	// #438
  408080:	and	w0, w1, w0
  408084:	mov	w2, w0
  408088:	ldr	w1, [sp, #756]
  40808c:	ldr	x0, [sp, #240]
  408090:	bl	40c6c4 <__fxstatat@plt+0x96d4>
  408094:	cmp	w0, #0x0
  408098:	b.eq	408144 <__fxstatat@plt+0x5154>  // b.none
  40809c:	strb	wzr, [sp, #747]
  4080a0:	b	408144 <__fxstatat@plt+0x5154>
  4080a4:	ldr	w0, [sp, #224]
  4080a8:	cmp	w0, #0x0
  4080ac:	b.eq	408140 <__fxstatat@plt+0x5150>  // b.none
  4080b0:	bl	40b798 <__fxstatat@plt+0x87a8>
  4080b4:	mvn	w0, w0
  4080b8:	ldr	w1, [sp, #224]
  4080bc:	and	w0, w1, w0
  4080c0:	str	w0, [sp, #224]
  4080c4:	ldr	w0, [sp, #224]
  4080c8:	cmp	w0, #0x0
  4080cc:	b.eq	408140 <__fxstatat@plt+0x5150>  // b.none
  4080d0:	ldr	w2, [sp, #228]
  4080d4:	ldr	x1, [sp, #240]
  4080d8:	ldr	w0, [sp, #756]
  4080dc:	bl	40730c <__fxstatat@plt+0x431c>
  4080e0:	cmp	w0, #0x0
  4080e4:	b.eq	408140 <__fxstatat@plt+0x5150>  // b.none
  4080e8:	bl	402f30 <__errno_location@plt>
  4080ec:	ldr	w19, [x0]
  4080f0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4080f4:	add	x0, x0, #0xa90
  4080f8:	bl	402f70 <gettext@plt>
  4080fc:	mov	x20, x0
  408100:	ldr	x1, [sp, #240]
  408104:	mov	w0, #0x4                   	// #4
  408108:	bl	412310 <__fxstatat@plt+0xf320>
  40810c:	mov	x3, x0
  408110:	mov	x2, x20
  408114:	mov	w1, w19
  408118:	mov	w0, #0x0                   	// #0
  40811c:	bl	402870 <error@plt>
  408120:	ldr	x0, [sp, #232]
  408124:	ldrb	w0, [x0, #36]
  408128:	cmp	w0, #0x0
  40812c:	b.eq	408140 <__fxstatat@plt+0x5150>  // b.none
  408130:	strb	wzr, [sp, #747]
  408134:	b	408144 <__fxstatat@plt+0x5154>
  408138:	nop
  40813c:	b	408144 <__fxstatat@plt+0x5154>
  408140:	nop
  408144:	ldr	w0, [sp, #756]
  408148:	bl	402ba0 <close@plt>
  40814c:	cmp	w0, #0x0
  408150:	b.ge	408194 <__fxstatat@plt+0x51a4>  // b.tcont
  408154:	bl	402f30 <__errno_location@plt>
  408158:	ldr	w19, [x0]
  40815c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  408160:	add	x0, x0, #0xab0
  408164:	bl	402f70 <gettext@plt>
  408168:	mov	x20, x0
  40816c:	ldr	x1, [sp, #240]
  408170:	mov	w0, #0x4                   	// #4
  408174:	bl	412310 <__fxstatat@plt+0xf320>
  408178:	mov	x3, x0
  40817c:	mov	x2, x20
  408180:	mov	w1, w19
  408184:	mov	w0, #0x0                   	// #0
  408188:	bl	402870 <error@plt>
  40818c:	strb	wzr, [sp, #747]
  408190:	b	408198 <__fxstatat@plt+0x51a8>
  408194:	nop
  408198:	ldr	w0, [sp, #716]
  40819c:	bl	402ba0 <close@plt>
  4081a0:	cmp	w0, #0x0
  4081a4:	b.ge	4081e4 <__fxstatat@plt+0x51f4>  // b.tcont
  4081a8:	bl	402f30 <__errno_location@plt>
  4081ac:	ldr	w19, [x0]
  4081b0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4081b4:	add	x0, x0, #0xab0
  4081b8:	bl	402f70 <gettext@plt>
  4081bc:	mov	x20, x0
  4081c0:	ldr	x1, [sp, #248]
  4081c4:	mov	w0, #0x4                   	// #4
  4081c8:	bl	412310 <__fxstatat@plt+0xf320>
  4081cc:	mov	x3, x0
  4081d0:	mov	x2, x20
  4081d4:	mov	w1, w19
  4081d8:	mov	w0, #0x0                   	// #0
  4081dc:	bl	402870 <error@plt>
  4081e0:	strb	wzr, [sp, #747]
  4081e4:	ldr	x0, [sp, #760]
  4081e8:	bl	402d00 <free@plt>
  4081ec:	ldr	x0, [sp, #720]
  4081f0:	bl	402d00 <free@plt>
  4081f4:	ldrb	w0, [sp, #747]
  4081f8:	ldp	x19, x20, [sp, #48]
  4081fc:	ldr	x21, [sp, #64]
  408200:	ldp	x29, x30, [sp, #32]
  408204:	add	sp, sp, #0x300
  408208:	ret
  40820c:	stp	x29, x30, [sp, #-368]!
  408210:	mov	x29, sp
  408214:	str	x0, [sp, #56]
  408218:	str	x1, [sp, #48]
  40821c:	str	x2, [sp, #40]
  408220:	str	x3, [sp, #32]
  408224:	str	x4, [sp, #24]
  408228:	str	x5, [sp, #16]
  40822c:	ldr	x0, [sp, #48]
  408230:	ldr	x1, [x0, #8]
  408234:	ldr	x0, [sp, #32]
  408238:	ldr	x0, [x0, #8]
  40823c:	cmp	x1, x0
  408240:	b.ne	408264 <__fxstatat@plt+0x5274>  // b.any
  408244:	ldr	x0, [sp, #48]
  408248:	ldr	x1, [x0]
  40824c:	ldr	x0, [sp, #32]
  408250:	ldr	x0, [x0]
  408254:	cmp	x1, x0
  408258:	b.ne	408264 <__fxstatat@plt+0x5274>  // b.any
  40825c:	mov	w0, #0x1                   	// #1
  408260:	b	408268 <__fxstatat@plt+0x5278>
  408264:	mov	w0, #0x0                   	// #0
  408268:	strb	w0, [sp, #350]
  40826c:	ldrb	w0, [sp, #350]
  408270:	and	w0, w0, #0x1
  408274:	strb	w0, [sp, #350]
  408278:	ldr	x0, [sp, #16]
  40827c:	strb	wzr, [x0]
  408280:	ldrb	w0, [sp, #350]
  408284:	cmp	w0, #0x0
  408288:	b.eq	4082b0 <__fxstatat@plt+0x52c0>  // b.none
  40828c:	ldr	x0, [sp, #24]
  408290:	ldrb	w0, [x0, #23]
  408294:	cmp	w0, #0x0
  408298:	b.eq	4082b0 <__fxstatat@plt+0x52c0>  // b.none
  40829c:	ldr	x0, [sp, #16]
  4082a0:	mov	w1, #0x1                   	// #1
  4082a4:	strb	w1, [x0]
  4082a8:	mov	w0, #0x1                   	// #1
  4082ac:	b	40889c <__fxstatat@plt+0x58ac>
  4082b0:	ldr	x0, [sp, #24]
  4082b4:	ldr	w0, [x0, #4]
  4082b8:	cmp	w0, #0x2
  4082bc:	b.ne	4083a4 <__fxstatat@plt+0x53b4>  // b.any
  4082c0:	ldrb	w0, [sp, #350]
  4082c4:	strb	w0, [sp, #351]
  4082c8:	ldr	x0, [sp, #48]
  4082cc:	ldr	w0, [x0, #16]
  4082d0:	and	w0, w0, #0xf000
  4082d4:	cmp	w0, #0xa, lsl #12
  4082d8:	b.ne	408390 <__fxstatat@plt+0x53a0>  // b.any
  4082dc:	ldr	x0, [sp, #32]
  4082e0:	ldr	w0, [x0, #16]
  4082e4:	and	w0, w0, #0xf000
  4082e8:	cmp	w0, #0xa, lsl #12
  4082ec:	b.ne	408390 <__fxstatat@plt+0x53a0>  // b.any
  4082f0:	ldr	x1, [sp, #40]
  4082f4:	ldr	x0, [sp, #56]
  4082f8:	bl	412a64 <__fxstatat@plt+0xfa74>
  4082fc:	strb	w0, [sp, #349]
  408300:	ldrb	w0, [sp, #349]
  408304:	eor	w0, w0, #0x1
  408308:	and	w0, w0, #0xff
  40830c:	cmp	w0, #0x0
  408310:	b.eq	40836c <__fxstatat@plt+0x537c>  // b.none
  408314:	ldr	x0, [sp, #24]
  408318:	ldr	w0, [x0]
  40831c:	cmp	w0, #0x0
  408320:	b.eq	40832c <__fxstatat@plt+0x533c>  // b.none
  408324:	mov	w0, #0x1                   	// #1
  408328:	b	40889c <__fxstatat@plt+0x58ac>
  40832c:	ldrb	w0, [sp, #351]
  408330:	cmp	w0, #0x0
  408334:	b.eq	40836c <__fxstatat@plt+0x537c>  // b.none
  408338:	ldr	x0, [sp, #16]
  40833c:	mov	w1, #0x1                   	// #1
  408340:	strb	w1, [x0]
  408344:	ldr	x0, [sp, #24]
  408348:	ldrb	w0, [x0, #24]
  40834c:	cmp	w0, #0x0
  408350:	cset	w0, ne  // ne = any
  408354:	and	w0, w0, #0xff
  408358:	eor	w0, w0, #0x1
  40835c:	and	w0, w0, #0xff
  408360:	and	w0, w0, #0x1
  408364:	and	w0, w0, #0xff
  408368:	b	40889c <__fxstatat@plt+0x58ac>
  40836c:	ldrb	w0, [sp, #349]
  408370:	cmp	w0, #0x0
  408374:	cset	w0, ne  // ne = any
  408378:	and	w0, w0, #0xff
  40837c:	eor	w0, w0, #0x1
  408380:	and	w0, w0, #0xff
  408384:	and	w0, w0, #0x1
  408388:	and	w0, w0, #0xff
  40838c:	b	40889c <__fxstatat@plt+0x58ac>
  408390:	ldr	x0, [sp, #48]
  408394:	str	x0, [sp, #360]
  408398:	ldr	x0, [sp, #32]
  40839c:	str	x0, [sp, #352]
  4083a0:	b	408494 <__fxstatat@plt+0x54a4>
  4083a4:	ldrb	w0, [sp, #350]
  4083a8:	eor	w0, w0, #0x1
  4083ac:	and	w0, w0, #0xff
  4083b0:	cmp	w0, #0x0
  4083b4:	b.eq	4083c0 <__fxstatat@plt+0x53d0>  // b.none
  4083b8:	mov	w0, #0x1                   	// #1
  4083bc:	b	40889c <__fxstatat@plt+0x58ac>
  4083c0:	add	x0, sp, #0xc8
  4083c4:	mov	x1, x0
  4083c8:	ldr	x0, [sp, #40]
  4083cc:	bl	419438 <__fxstatat@plt+0x16448>
  4083d0:	cmp	w0, #0x0
  4083d4:	b.ne	4083f0 <__fxstatat@plt+0x5400>  // b.any
  4083d8:	add	x0, sp, #0x48
  4083dc:	mov	x1, x0
  4083e0:	ldr	x0, [sp, #56]
  4083e4:	bl	419438 <__fxstatat@plt+0x16448>
  4083e8:	cmp	w0, #0x0
  4083ec:	b.eq	4083f8 <__fxstatat@plt+0x5408>  // b.none
  4083f0:	mov	w0, #0x1                   	// #1
  4083f4:	b	40889c <__fxstatat@plt+0x58ac>
  4083f8:	add	x0, sp, #0x48
  4083fc:	str	x0, [sp, #360]
  408400:	add	x0, sp, #0xc8
  408404:	str	x0, [sp, #352]
  408408:	ldr	x0, [sp, #360]
  40840c:	ldr	x1, [x0, #8]
  408410:	ldr	x0, [sp, #352]
  408414:	ldr	x0, [x0, #8]
  408418:	cmp	x1, x0
  40841c:	b.ne	408440 <__fxstatat@plt+0x5450>  // b.any
  408420:	ldr	x0, [sp, #360]
  408424:	ldr	x1, [x0]
  408428:	ldr	x0, [sp, #352]
  40842c:	ldr	x0, [x0]
  408430:	cmp	x1, x0
  408434:	b.ne	408440 <__fxstatat@plt+0x5450>  // b.any
  408438:	mov	w0, #0x1                   	// #1
  40843c:	b	408444 <__fxstatat@plt+0x5454>
  408440:	mov	w0, #0x0                   	// #0
  408444:	strb	w0, [sp, #351]
  408448:	ldrb	w0, [sp, #351]
  40844c:	and	w0, w0, #0x1
  408450:	strb	w0, [sp, #351]
  408454:	ldr	x0, [sp, #360]
  408458:	ldr	w0, [x0, #16]
  40845c:	and	w0, w0, #0xf000
  408460:	cmp	w0, #0xa, lsl #12
  408464:	b.ne	408494 <__fxstatat@plt+0x54a4>  // b.any
  408468:	ldr	x0, [sp, #352]
  40846c:	ldr	w0, [x0, #16]
  408470:	and	w0, w0, #0xf000
  408474:	cmp	w0, #0xa, lsl #12
  408478:	b.ne	408494 <__fxstatat@plt+0x54a4>  // b.any
  40847c:	ldr	x0, [sp, #24]
  408480:	ldrb	w0, [x0, #21]
  408484:	cmp	w0, #0x0
  408488:	b.eq	408494 <__fxstatat@plt+0x54a4>  // b.none
  40848c:	mov	w0, #0x1                   	// #1
  408490:	b	40889c <__fxstatat@plt+0x58ac>
  408494:	ldr	x0, [sp, #24]
  408498:	ldr	w0, [x0]
  40849c:	cmp	w0, #0x0
  4084a0:	b.eq	408548 <__fxstatat@plt+0x5558>  // b.none
  4084a4:	ldrb	w0, [sp, #351]
  4084a8:	eor	w0, w0, #0x1
  4084ac:	and	w0, w0, #0xff
  4084b0:	cmp	w0, #0x0
  4084b4:	b.eq	408518 <__fxstatat@plt+0x5528>  // b.none
  4084b8:	ldr	x0, [sp, #24]
  4084bc:	ldrb	w0, [x0, #24]
  4084c0:	eor	w0, w0, #0x1
  4084c4:	and	w0, w0, #0xff
  4084c8:	cmp	w0, #0x0
  4084cc:	b.eq	408510 <__fxstatat@plt+0x5520>  // b.none
  4084d0:	ldr	x0, [sp, #24]
  4084d4:	ldr	w0, [x0, #4]
  4084d8:	cmp	w0, #0x2
  4084dc:	b.eq	408510 <__fxstatat@plt+0x5520>  // b.none
  4084e0:	ldr	x0, [sp, #360]
  4084e4:	ldr	w0, [x0, #16]
  4084e8:	and	w0, w0, #0xf000
  4084ec:	cmp	w0, #0xa, lsl #12
  4084f0:	b.ne	408510 <__fxstatat@plt+0x5520>  // b.any
  4084f4:	ldr	x0, [sp, #352]
  4084f8:	ldr	w0, [x0, #16]
  4084fc:	and	w0, w0, #0xf000
  408500:	cmp	w0, #0xa, lsl #12
  408504:	b.eq	408510 <__fxstatat@plt+0x5520>  // b.none
  408508:	mov	w0, #0x0                   	// #0
  40850c:	b	40889c <__fxstatat@plt+0x58ac>
  408510:	mov	w0, #0x1                   	// #1
  408514:	b	40889c <__fxstatat@plt+0x58ac>
  408518:	ldr	x1, [sp, #40]
  40851c:	ldr	x0, [sp, #56]
  408520:	bl	412a64 <__fxstatat@plt+0xfa74>
  408524:	and	w0, w0, #0xff
  408528:	cmp	w0, #0x0
  40852c:	cset	w0, ne  // ne = any
  408530:	and	w0, w0, #0xff
  408534:	eor	w0, w0, #0x1
  408538:	and	w0, w0, #0xff
  40853c:	and	w0, w0, #0x1
  408540:	and	w0, w0, #0xff
  408544:	b	40889c <__fxstatat@plt+0x58ac>
  408548:	ldr	x0, [sp, #24]
  40854c:	ldrb	w0, [x0, #24]
  408550:	cmp	w0, #0x0
  408554:	b.ne	408568 <__fxstatat@plt+0x5578>  // b.any
  408558:	ldr	x0, [sp, #24]
  40855c:	ldrb	w0, [x0, #21]
  408560:	cmp	w0, #0x0
  408564:	b.eq	4085e8 <__fxstatat@plt+0x55f8>  // b.none
  408568:	ldr	x0, [sp, #352]
  40856c:	ldr	w0, [x0, #16]
  408570:	and	w0, w0, #0xf000
  408574:	cmp	w0, #0xa, lsl #12
  408578:	b.ne	408584 <__fxstatat@plt+0x5594>  // b.any
  40857c:	mov	w0, #0x1                   	// #1
  408580:	b	40889c <__fxstatat@plt+0x58ac>
  408584:	ldrb	w0, [sp, #351]
  408588:	cmp	w0, #0x0
  40858c:	b.eq	4085e8 <__fxstatat@plt+0x55f8>  // b.none
  408590:	ldr	x0, [sp, #352]
  408594:	ldr	w0, [x0, #20]
  408598:	cmp	w0, #0x1
  40859c:	b.ls	4085e8 <__fxstatat@plt+0x55f8>  // b.plast
  4085a0:	ldr	x1, [sp, #40]
  4085a4:	ldr	x0, [sp, #56]
  4085a8:	bl	412a64 <__fxstatat@plt+0xfa74>
  4085ac:	and	w0, w0, #0xff
  4085b0:	eor	w0, w0, #0x1
  4085b4:	and	w0, w0, #0xff
  4085b8:	cmp	w0, #0x0
  4085bc:	b.eq	4085e8 <__fxstatat@plt+0x55f8>  // b.none
  4085c0:	ldr	x0, [sp, #24]
  4085c4:	ldrb	w0, [x0, #24]
  4085c8:	cmp	w0, #0x0
  4085cc:	cset	w0, ne  // ne = any
  4085d0:	and	w0, w0, #0xff
  4085d4:	eor	w0, w0, #0x1
  4085d8:	and	w0, w0, #0xff
  4085dc:	and	w0, w0, #0x1
  4085e0:	and	w0, w0, #0xff
  4085e4:	b	40889c <__fxstatat@plt+0x58ac>
  4085e8:	ldr	x0, [sp, #360]
  4085ec:	ldr	w0, [x0, #16]
  4085f0:	and	w0, w0, #0xf000
  4085f4:	cmp	w0, #0xa, lsl #12
  4085f8:	b.eq	40866c <__fxstatat@plt+0x567c>  // b.none
  4085fc:	ldr	x0, [sp, #352]
  408600:	ldr	w0, [x0, #16]
  408604:	and	w0, w0, #0xf000
  408608:	cmp	w0, #0xa, lsl #12
  40860c:	b.eq	40866c <__fxstatat@plt+0x567c>  // b.none
  408610:	ldr	x0, [sp, #360]
  408614:	ldr	x1, [x0, #8]
  408618:	ldr	x0, [sp, #352]
  40861c:	ldr	x0, [x0, #8]
  408620:	cmp	x1, x0
  408624:	b.ne	408640 <__fxstatat@plt+0x5650>  // b.any
  408628:	ldr	x0, [sp, #360]
  40862c:	ldr	x1, [x0]
  408630:	ldr	x0, [sp, #352]
  408634:	ldr	x0, [x0]
  408638:	cmp	x1, x0
  40863c:	b.eq	408648 <__fxstatat@plt+0x5658>  // b.none
  408640:	mov	w0, #0x1                   	// #1
  408644:	b	40889c <__fxstatat@plt+0x58ac>
  408648:	ldr	x0, [sp, #24]
  40864c:	ldrb	w0, [x0, #23]
  408650:	cmp	w0, #0x0
  408654:	b.eq	40866c <__fxstatat@plt+0x567c>  // b.none
  408658:	ldr	x0, [sp, #16]
  40865c:	mov	w1, #0x1                   	// #1
  408660:	strb	w1, [x0]
  408664:	mov	w0, #0x1                   	// #1
  408668:	b	40889c <__fxstatat@plt+0x58ac>
  40866c:	ldr	x0, [sp, #24]
  408670:	ldrb	w0, [x0, #24]
  408674:	cmp	w0, #0x0
  408678:	b.eq	4086fc <__fxstatat@plt+0x570c>  // b.none
  40867c:	ldr	x0, [sp, #48]
  408680:	ldr	w0, [x0, #16]
  408684:	and	w0, w0, #0xf000
  408688:	cmp	w0, #0xa, lsl #12
  40868c:	b.ne	4086fc <__fxstatat@plt+0x570c>  // b.any
  408690:	ldr	x0, [sp, #352]
  408694:	ldr	w0, [x0, #20]
  408698:	cmp	w0, #0x1
  40869c:	b.ls	4086fc <__fxstatat@plt+0x570c>  // b.plast
  4086a0:	ldr	x0, [sp, #56]
  4086a4:	bl	402c40 <canonicalize_file_name@plt>
  4086a8:	str	x0, [sp, #336]
  4086ac:	ldr	x0, [sp, #336]
  4086b0:	cmp	x0, #0x0
  4086b4:	b.eq	4086fc <__fxstatat@plt+0x570c>  // b.none
  4086b8:	ldr	x1, [sp, #40]
  4086bc:	ldr	x0, [sp, #336]
  4086c0:	bl	412a64 <__fxstatat@plt+0xfa74>
  4086c4:	and	w0, w0, #0xff
  4086c8:	cmp	w0, #0x0
  4086cc:	cset	w0, ne  // ne = any
  4086d0:	and	w0, w0, #0xff
  4086d4:	eor	w0, w0, #0x1
  4086d8:	and	w0, w0, #0xff
  4086dc:	strb	w0, [sp, #335]
  4086e0:	ldrb	w0, [sp, #335]
  4086e4:	and	w0, w0, #0x1
  4086e8:	strb	w0, [sp, #335]
  4086ec:	ldr	x0, [sp, #336]
  4086f0:	bl	402d00 <free@plt>
  4086f4:	ldrb	w0, [sp, #335]
  4086f8:	b	40889c <__fxstatat@plt+0x58ac>
  4086fc:	ldr	x0, [sp, #24]
  408700:	ldrb	w0, [x0, #44]
  408704:	cmp	w0, #0x0
  408708:	b.eq	408728 <__fxstatat@plt+0x5738>  // b.none
  40870c:	ldr	x0, [sp, #352]
  408710:	ldr	w0, [x0, #16]
  408714:	and	w0, w0, #0xf000
  408718:	cmp	w0, #0xa, lsl #12
  40871c:	b.ne	408728 <__fxstatat@plt+0x5738>  // b.any
  408720:	mov	w0, #0x1                   	// #1
  408724:	b	40889c <__fxstatat@plt+0x58ac>
  408728:	ldr	x0, [sp, #24]
  40872c:	ldr	w0, [x0, #4]
  408730:	cmp	w0, #0x2
  408734:	b.ne	408898 <__fxstatat@plt+0x58a8>  // b.any
  408738:	ldr	x0, [sp, #360]
  40873c:	ldr	w0, [x0, #16]
  408740:	and	w0, w0, #0xf000
  408744:	cmp	w0, #0xa, lsl #12
  408748:	b.eq	408798 <__fxstatat@plt+0x57a8>  // b.none
  40874c:	ldr	x1, [sp, #360]
  408750:	add	x0, sp, #0x48
  408754:	ldp	x2, x3, [x1]
  408758:	stp	x2, x3, [x0]
  40875c:	ldp	x2, x3, [x1, #16]
  408760:	stp	x2, x3, [x0, #16]
  408764:	ldp	x2, x3, [x1, #32]
  408768:	stp	x2, x3, [x0, #32]
  40876c:	ldp	x2, x3, [x1, #48]
  408770:	stp	x2, x3, [x0, #48]
  408774:	ldp	x2, x3, [x1, #64]
  408778:	stp	x2, x3, [x0, #64]
  40877c:	ldp	x2, x3, [x1, #80]
  408780:	stp	x2, x3, [x0, #80]
  408784:	ldp	x2, x3, [x1, #96]
  408788:	stp	x2, x3, [x0, #96]
  40878c:	ldp	x2, x3, [x1, #112]
  408790:	stp	x2, x3, [x0, #112]
  408794:	b	4087b8 <__fxstatat@plt+0x57c8>
  408798:	add	x0, sp, #0x48
  40879c:	mov	x1, x0
  4087a0:	ldr	x0, [sp, #56]
  4087a4:	bl	419418 <__fxstatat@plt+0x16428>
  4087a8:	cmp	w0, #0x0
  4087ac:	b.eq	4087b8 <__fxstatat@plt+0x57c8>  // b.none
  4087b0:	mov	w0, #0x1                   	// #1
  4087b4:	b	40889c <__fxstatat@plt+0x58ac>
  4087b8:	ldr	x0, [sp, #352]
  4087bc:	ldr	w0, [x0, #16]
  4087c0:	and	w0, w0, #0xf000
  4087c4:	cmp	w0, #0xa, lsl #12
  4087c8:	b.eq	408818 <__fxstatat@plt+0x5828>  // b.none
  4087cc:	ldr	x1, [sp, #352]
  4087d0:	add	x0, sp, #0xc8
  4087d4:	ldp	x2, x3, [x1]
  4087d8:	stp	x2, x3, [x0]
  4087dc:	ldp	x2, x3, [x1, #16]
  4087e0:	stp	x2, x3, [x0, #16]
  4087e4:	ldp	x2, x3, [x1, #32]
  4087e8:	stp	x2, x3, [x0, #32]
  4087ec:	ldp	x2, x3, [x1, #48]
  4087f0:	stp	x2, x3, [x0, #48]
  4087f4:	ldp	x2, x3, [x1, #64]
  4087f8:	stp	x2, x3, [x0, #64]
  4087fc:	ldp	x2, x3, [x1, #80]
  408800:	stp	x2, x3, [x0, #80]
  408804:	ldp	x2, x3, [x1, #96]
  408808:	stp	x2, x3, [x0, #96]
  40880c:	ldp	x2, x3, [x1, #112]
  408810:	stp	x2, x3, [x0, #112]
  408814:	b	408838 <__fxstatat@plt+0x5848>
  408818:	add	x0, sp, #0xc8
  40881c:	mov	x1, x0
  408820:	ldr	x0, [sp, #40]
  408824:	bl	419418 <__fxstatat@plt+0x16428>
  408828:	cmp	w0, #0x0
  40882c:	b.eq	408838 <__fxstatat@plt+0x5848>  // b.none
  408830:	mov	w0, #0x1                   	// #1
  408834:	b	40889c <__fxstatat@plt+0x58ac>
  408838:	ldr	x1, [sp, #80]
  40883c:	ldr	x0, [sp, #208]
  408840:	cmp	x1, x0
  408844:	b.ne	408858 <__fxstatat@plt+0x5868>  // b.any
  408848:	ldr	x1, [sp, #72]
  40884c:	ldr	x0, [sp, #200]
  408850:	cmp	x1, x0
  408854:	b.eq	408860 <__fxstatat@plt+0x5870>  // b.none
  408858:	mov	w0, #0x1                   	// #1
  40885c:	b	40889c <__fxstatat@plt+0x58ac>
  408860:	ldr	x0, [sp, #24]
  408864:	ldrb	w0, [x0, #23]
  408868:	cmp	w0, #0x0
  40886c:	b.eq	408898 <__fxstatat@plt+0x58a8>  // b.none
  408870:	ldr	x0, [sp, #352]
  408874:	ldr	w0, [x0, #16]
  408878:	and	w0, w0, #0xf000
  40887c:	cmp	w0, #0xa, lsl #12
  408880:	cset	w0, ne  // ne = any
  408884:	and	w1, w0, #0xff
  408888:	ldr	x0, [sp, #16]
  40888c:	strb	w1, [x0]
  408890:	mov	w0, #0x1                   	// #1
  408894:	b	40889c <__fxstatat@plt+0x58ac>
  408898:	mov	w0, #0x0                   	// #0
  40889c:	ldp	x29, x30, [sp], #368
  4088a0:	ret
  4088a4:	stp	x29, x30, [sp, #-32]!
  4088a8:	mov	x29, sp
  4088ac:	str	x0, [sp, #24]
  4088b0:	str	w1, [sp, #20]
  4088b4:	ldr	w0, [sp, #20]
  4088b8:	and	w0, w0, #0xf000
  4088bc:	cmp	w0, #0xa, lsl #12
  4088c0:	b.eq	4088e8 <__fxstatat@plt+0x58f8>  // b.none
  4088c4:	bl	415810 <__fxstatat@plt+0x12820>
  4088c8:	and	w0, w0, #0xff
  4088cc:	cmp	w0, #0x0
  4088d0:	b.ne	4088e8 <__fxstatat@plt+0x58f8>  // b.any
  4088d4:	mov	w1, #0x2                   	// #2
  4088d8:	ldr	x0, [sp, #24]
  4088dc:	bl	402970 <euidaccess@plt>
  4088e0:	cmp	w0, #0x0
  4088e4:	b.ne	4088f0 <__fxstatat@plt+0x5900>  // b.any
  4088e8:	mov	w0, #0x1                   	// #1
  4088ec:	b	4088f4 <__fxstatat@plt+0x5904>
  4088f0:	mov	w0, #0x0                   	// #0
  4088f4:	and	w0, w0, #0x1
  4088f8:	and	w0, w0, #0xff
  4088fc:	ldp	x29, x30, [sp], #32
  408900:	ret
  408904:	stp	x29, x30, [sp, #-96]!
  408908:	mov	x29, sp
  40890c:	stp	x19, x20, [sp, #16]
  408910:	str	x21, [sp, #32]
  408914:	str	x0, [sp, #72]
  408918:	str	x1, [sp, #64]
  40891c:	str	x2, [sp, #56]
  408920:	ldr	x0, [sp, #56]
  408924:	ldr	w0, [x0, #16]
  408928:	mov	w1, w0
  40892c:	ldr	x0, [sp, #64]
  408930:	bl	4088a4 <__fxstatat@plt+0x58b4>
  408934:	and	w0, w0, #0xff
  408938:	eor	w0, w0, #0x1
  40893c:	and	w0, w0, #0xff
  408940:	cmp	w0, #0x0
  408944:	b.eq	408a10 <__fxstatat@plt+0x5a20>  // b.none
  408948:	ldr	x0, [sp, #56]
  40894c:	ldr	w0, [x0, #16]
  408950:	add	x1, sp, #0x50
  408954:	bl	40e224 <__fxstatat@plt+0xb234>
  408958:	strb	wzr, [sp, #90]
  40895c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  408960:	add	x0, x0, #0x490
  408964:	ldr	x20, [x0]
  408968:	ldr	x0, [sp, #72]
  40896c:	ldrb	w0, [x0, #24]
  408970:	cmp	w0, #0x0
  408974:	b.ne	408998 <__fxstatat@plt+0x59a8>  // b.any
  408978:	ldr	x0, [sp, #72]
  40897c:	ldrb	w0, [x0, #21]
  408980:	cmp	w0, #0x0
  408984:	b.ne	408998 <__fxstatat@plt+0x59a8>  // b.any
  408988:	ldr	x0, [sp, #72]
  40898c:	ldrb	w0, [x0, #22]
  408990:	cmp	w0, #0x0
  408994:	b.eq	4089ac <__fxstatat@plt+0x59bc>  // b.none
  408998:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40899c:	add	x0, x0, #0xac8
  4089a0:	bl	402f70 <gettext@plt>
  4089a4:	mov	x19, x0
  4089a8:	b	4089bc <__fxstatat@plt+0x59cc>
  4089ac:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4089b0:	add	x0, x0, #0xaf8
  4089b4:	bl	402f70 <gettext@plt>
  4089b8:	mov	x19, x0
  4089bc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4089c0:	add	x0, x0, #0x960
  4089c4:	ldr	x21, [x0]
  4089c8:	ldr	x1, [sp, #64]
  4089cc:	mov	w0, #0x4                   	// #4
  4089d0:	bl	412310 <__fxstatat@plt+0xf320>
  4089d4:	mov	x2, x0
  4089d8:	ldr	x0, [sp, #56]
  4089dc:	ldr	w0, [x0, #16]
  4089e0:	mov	w0, w0
  4089e4:	and	x1, x0, #0xfff
  4089e8:	add	x0, sp, #0x50
  4089ec:	add	x0, x0, #0x1
  4089f0:	mov	x5, x0
  4089f4:	mov	x4, x1
  4089f8:	mov	x3, x2
  4089fc:	mov	x2, x21
  408a00:	mov	x1, x19
  408a04:	mov	x0, x20
  408a08:	bl	402fb0 <fprintf@plt>
  408a0c:	b	408a58 <__fxstatat@plt+0x5a68>
  408a10:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  408a14:	add	x0, x0, #0x490
  408a18:	ldr	x19, [x0]
  408a1c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  408a20:	add	x0, x0, #0xb30
  408a24:	bl	402f70 <gettext@plt>
  408a28:	mov	x21, x0
  408a2c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  408a30:	add	x0, x0, #0x960
  408a34:	ldr	x20, [x0]
  408a38:	ldr	x1, [sp, #64]
  408a3c:	mov	w0, #0x4                   	// #4
  408a40:	bl	412310 <__fxstatat@plt+0xf320>
  408a44:	mov	x3, x0
  408a48:	mov	x2, x20
  408a4c:	mov	x1, x21
  408a50:	mov	x0, x19
  408a54:	bl	402fb0 <fprintf@plt>
  408a58:	bl	415fb0 <__fxstatat@plt+0x12fc0>
  408a5c:	and	w0, w0, #0xff
  408a60:	ldp	x19, x20, [sp, #16]
  408a64:	ldr	x21, [sp, #32]
  408a68:	ldp	x29, x30, [sp], #96
  408a6c:	ret
  408a70:	stp	x29, x30, [sp, #-32]!
  408a74:	mov	x29, sp
  408a78:	str	x0, [sp, #24]
  408a7c:	adrp	x0, 410000 <__fxstatat@plt+0xd010>
  408a80:	add	x4, x0, #0x1a0
  408a84:	adrp	x0, 410000 <__fxstatat@plt+0xd010>
  408a88:	add	x3, x0, #0x7c
  408a8c:	adrp	x0, 40f000 <__fxstatat@plt+0xc010>
  408a90:	add	x2, x0, #0xfec
  408a94:	mov	x1, #0x0                   	// #0
  408a98:	mov	x0, #0x3d                  	// #61
  408a9c:	bl	40f15c <__fxstatat@plt+0xc16c>
  408aa0:	mov	x1, x0
  408aa4:	ldr	x0, [sp, #24]
  408aa8:	str	x1, [x0, #64]
  408aac:	nop
  408ab0:	ldp	x29, x30, [sp], #32
  408ab4:	ret
  408ab8:	stp	x29, x30, [sp, #-32]!
  408abc:	mov	x29, sp
  408ac0:	str	x0, [sp, #24]
  408ac4:	adrp	x0, 410000 <__fxstatat@plt+0xd010>
  408ac8:	add	x4, x0, #0x1a0
  408acc:	adrp	x0, 410000 <__fxstatat@plt+0xd010>
  408ad0:	add	x3, x0, #0x7c
  408ad4:	adrp	x0, 410000 <__fxstatat@plt+0xd010>
  408ad8:	add	x2, x0, #0x44
  408adc:	mov	x1, #0x0                   	// #0
  408ae0:	mov	x0, #0x3d                  	// #61
  408ae4:	bl	40f15c <__fxstatat@plt+0xc16c>
  408ae8:	mov	x1, x0
  408aec:	ldr	x0, [sp, #24]
  408af0:	str	x1, [x0, #72]
  408af4:	nop
  408af8:	ldp	x29, x30, [sp], #32
  408afc:	ret
  408b00:	stp	x29, x30, [sp, #-48]!
  408b04:	mov	x29, sp
  408b08:	str	x0, [sp, #40]
  408b0c:	str	x1, [sp, #32]
  408b10:	str	x2, [sp, #24]
  408b14:	ldr	x0, [sp, #40]
  408b18:	ldrb	w0, [x0, #24]
  408b1c:	cmp	w0, #0x0
  408b20:	b.ne	408b44 <__fxstatat@plt+0x5b54>  // b.any
  408b24:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  408b28:	add	x3, x0, #0x230
  408b2c:	mov	w2, #0x6d2                 	// #1746
  408b30:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  408b34:	add	x1, x0, #0xb48
  408b38:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  408b3c:	add	x0, x0, #0xb58
  408b40:	bl	402f20 <__assert_fail@plt>
  408b44:	ldr	x0, [sp, #40]
  408b48:	ldr	w0, [x0, #8]
  408b4c:	cmp	w0, #0x2
  408b50:	b.eq	408bd0 <__fxstatat@plt+0x5be0>  // b.none
  408b54:	ldr	x0, [sp, #40]
  408b58:	ldr	w0, [x0, #8]
  408b5c:	cmp	w0, #0x3
  408b60:	b.eq	408bac <__fxstatat@plt+0x5bbc>  // b.none
  408b64:	ldr	x0, [sp, #40]
  408b68:	ldr	w0, [x0, #8]
  408b6c:	cmp	w0, #0x4
  408b70:	b.ne	408bd8 <__fxstatat@plt+0x5be8>  // b.any
  408b74:	ldr	x0, [sp, #40]
  408b78:	ldrb	w0, [x0, #47]
  408b7c:	cmp	w0, #0x0
  408b80:	b.eq	408bd8 <__fxstatat@plt+0x5be8>  // b.none
  408b84:	ldr	x0, [sp, #24]
  408b88:	ldr	w0, [x0, #16]
  408b8c:	mov	w1, w0
  408b90:	ldr	x0, [sp, #32]
  408b94:	bl	4088a4 <__fxstatat@plt+0x58b4>
  408b98:	and	w0, w0, #0xff
  408b9c:	eor	w0, w0, #0x1
  408ba0:	and	w0, w0, #0xff
  408ba4:	cmp	w0, #0x0
  408ba8:	b.eq	408bd8 <__fxstatat@plt+0x5be8>  // b.none
  408bac:	ldr	x2, [sp, #24]
  408bb0:	ldr	x1, [sp, #32]
  408bb4:	ldr	x0, [sp, #40]
  408bb8:	bl	408904 <__fxstatat@plt+0x5914>
  408bbc:	and	w0, w0, #0xff
  408bc0:	eor	w0, w0, #0x1
  408bc4:	and	w0, w0, #0xff
  408bc8:	cmp	w0, #0x0
  408bcc:	b.eq	408bd8 <__fxstatat@plt+0x5be8>  // b.none
  408bd0:	mov	w0, #0x1                   	// #1
  408bd4:	b	408bdc <__fxstatat@plt+0x5bec>
  408bd8:	mov	w0, #0x0                   	// #0
  408bdc:	and	w0, w0, #0x1
  408be0:	and	w0, w0, #0xff
  408be4:	ldp	x29, x30, [sp], #48
  408be8:	ret
  408bec:	stp	x29, x30, [sp, #-64]!
  408bf0:	mov	x29, sp
  408bf4:	str	x19, [sp, #16]
  408bf8:	str	x0, [sp, #56]
  408bfc:	str	x1, [sp, #48]
  408c00:	str	x2, [sp, #40]
  408c04:	ldr	x2, [sp, #56]
  408c08:	mov	w1, #0x4                   	// #4
  408c0c:	mov	w0, #0x0                   	// #0
  408c10:	bl	412284 <__fxstatat@plt+0xf294>
  408c14:	mov	x19, x0
  408c18:	ldr	x2, [sp, #48]
  408c1c:	mov	w1, #0x4                   	// #4
  408c20:	mov	w0, #0x1                   	// #1
  408c24:	bl	412284 <__fxstatat@plt+0xf294>
  408c28:	mov	x2, x0
  408c2c:	mov	x1, x19
  408c30:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  408c34:	add	x0, x0, #0xb68
  408c38:	bl	402f10 <printf@plt>
  408c3c:	ldr	x0, [sp, #40]
  408c40:	cmp	x0, #0x0
  408c44:	b.eq	408c70 <__fxstatat@plt+0x5c80>  // b.none
  408c48:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  408c4c:	add	x0, x0, #0xb78
  408c50:	bl	402f70 <gettext@plt>
  408c54:	mov	x19, x0
  408c58:	ldr	x1, [sp, #40]
  408c5c:	mov	w0, #0x4                   	// #4
  408c60:	bl	412310 <__fxstatat@plt+0xf320>
  408c64:	mov	x1, x0
  408c68:	mov	x0, x19
  408c6c:	bl	402f10 <printf@plt>
  408c70:	mov	w0, #0xa                   	// #10
  408c74:	bl	402b10 <putchar_unlocked@plt>
  408c78:	nop
  408c7c:	ldr	x19, [sp, #16]
  408c80:	ldp	x29, x30, [sp], #64
  408c84:	ret
  408c88:	stp	x29, x30, [sp, #-32]!
  408c8c:	mov	x29, sp
  408c90:	str	x19, [sp, #16]
  408c94:	mov	x0, #0x0                   	// #0
  408c98:	bl	413110 <__fxstatat@plt+0x10120>
  408c9c:	cmp	w0, #0x0
  408ca0:	b.eq	408cc8 <__fxstatat@plt+0x5cd8>  // b.none
  408ca4:	bl	402f30 <__errno_location@plt>
  408ca8:	ldr	w19, [x0]
  408cac:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  408cb0:	add	x0, x0, #0xb88
  408cb4:	bl	402f70 <gettext@plt>
  408cb8:	mov	x2, x0
  408cbc:	mov	w1, w19
  408cc0:	mov	w0, #0x1                   	// #1
  408cc4:	bl	402870 <error@plt>
  408cc8:	nop
  408ccc:	ldr	x19, [sp, #16]
  408cd0:	ldp	x29, x30, [sp], #32
  408cd4:	ret
  408cd8:	stp	x29, x30, [sp, #-80]!
  408cdc:	mov	x29, sp
  408ce0:	stp	x19, x20, [sp, #16]
  408ce4:	str	x0, [sp, #56]
  408ce8:	str	x1, [sp, #48]
  408cec:	strb	w2, [sp, #47]
  408cf0:	strb	w3, [sp, #46]
  408cf4:	strb	w4, [sp, #45]
  408cf8:	ldrb	w0, [sp, #45]
  408cfc:	cmp	w0, #0x0
  408d00:	b.eq	408d0c <__fxstatat@plt+0x5d1c>  // b.none
  408d04:	mov	w0, #0x400                 	// #1024
  408d08:	b	408d10 <__fxstatat@plt+0x5d20>
  408d0c:	mov	w0, #0x0                   	// #0
  408d10:	mov	w6, #0xffffffff            	// #-1
  408d14:	ldrb	w5, [sp, #47]
  408d18:	mov	w4, w0
  408d1c:	ldr	x3, [sp, #48]
  408d20:	mov	w2, #0xffffff9c            	// #-100
  408d24:	ldr	x1, [sp, #56]
  408d28:	mov	w0, #0xffffff9c            	// #-100
  408d2c:	bl	40c2ec <__fxstatat@plt+0x92fc>
  408d30:	str	w0, [sp, #76]
  408d34:	ldr	w0, [sp, #76]
  408d38:	cmp	w0, #0x0
  408d3c:	b.le	408d94 <__fxstatat@plt+0x5da4>
  408d40:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  408d44:	add	x0, x0, #0xbc0
  408d48:	bl	402f70 <gettext@plt>
  408d4c:	mov	x19, x0
  408d50:	ldr	x2, [sp, #48]
  408d54:	mov	w1, #0x4                   	// #4
  408d58:	mov	w0, #0x0                   	// #0
  408d5c:	bl	412284 <__fxstatat@plt+0xf294>
  408d60:	mov	x20, x0
  408d64:	ldr	x2, [sp, #56]
  408d68:	mov	w1, #0x4                   	// #4
  408d6c:	mov	w0, #0x1                   	// #1
  408d70:	bl	412284 <__fxstatat@plt+0xf294>
  408d74:	mov	x4, x0
  408d78:	mov	x3, x20
  408d7c:	mov	x2, x19
  408d80:	ldr	w1, [sp, #76]
  408d84:	mov	w0, #0x0                   	// #0
  408d88:	bl	402870 <error@plt>
  408d8c:	mov	w0, #0x0                   	// #0
  408d90:	b	408dd8 <__fxstatat@plt+0x5de8>
  408d94:	ldr	w0, [sp, #76]
  408d98:	cmp	w0, #0x0
  408d9c:	b.ge	408dd4 <__fxstatat@plt+0x5de4>  // b.tcont
  408da0:	ldrb	w0, [sp, #46]
  408da4:	cmp	w0, #0x0
  408da8:	b.eq	408dd4 <__fxstatat@plt+0x5de4>  // b.none
  408dac:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  408db0:	add	x0, x0, #0xa00
  408db4:	bl	402f70 <gettext@plt>
  408db8:	mov	x19, x0
  408dbc:	ldr	x1, [sp, #48]
  408dc0:	mov	w0, #0x4                   	// #4
  408dc4:	bl	412310 <__fxstatat@plt+0xf320>
  408dc8:	mov	x1, x0
  408dcc:	mov	x0, x19
  408dd0:	bl	402f10 <printf@plt>
  408dd4:	mov	w0, #0x1                   	// #1
  408dd8:	ldp	x19, x20, [sp, #16]
  408ddc:	ldp	x29, x30, [sp], #80
  408de0:	ret
  408de4:	sub	sp, sp, #0x10
  408de8:	str	x0, [sp, #8]
  408dec:	strb	w1, [sp, #7]
  408df0:	ldr	x0, [sp, #8]
  408df4:	ldr	w0, [x0, #4]
  408df8:	cmp	w0, #0x4
  408dfc:	b.eq	408e1c <__fxstatat@plt+0x5e2c>  // b.none
  408e00:	ldr	x0, [sp, #8]
  408e04:	ldr	w0, [x0, #4]
  408e08:	cmp	w0, #0x3
  408e0c:	b.ne	408e24 <__fxstatat@plt+0x5e34>  // b.any
  408e10:	ldrb	w0, [sp, #7]
  408e14:	cmp	w0, #0x0
  408e18:	b.eq	408e24 <__fxstatat@plt+0x5e34>  // b.none
  408e1c:	mov	w0, #0x1                   	// #1
  408e20:	b	408e28 <__fxstatat@plt+0x5e38>
  408e24:	mov	w0, #0x0                   	// #0
  408e28:	and	w0, w0, #0x1
  408e2c:	and	w0, w0, #0xff
  408e30:	add	sp, sp, #0x10
  408e34:	ret
  408e38:	stp	x29, x30, [sp, #-240]!
  408e3c:	mov	x29, sp
  408e40:	str	x0, [sp, #40]
  408e44:	str	x1, [sp, #32]
  408e48:	str	x2, [sp, #24]
  408e4c:	ldr	x0, [sp, #40]
  408e50:	bl	402840 <strlen@plt>
  408e54:	str	x0, [sp, #232]
  408e58:	ldr	x0, [sp, #24]
  408e5c:	bl	40dd70 <__fxstatat@plt+0xad80>
  408e60:	str	x0, [sp, #224]
  408e64:	ldr	x0, [sp, #224]
  408e68:	bl	402840 <strlen@plt>
  408e6c:	str	x0, [sp, #216]
  408e70:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  408e74:	add	x0, x0, #0x940
  408e78:	ldr	x0, [x0]
  408e7c:	bl	402840 <strlen@plt>
  408e80:	str	x0, [sp, #208]
  408e84:	ldr	x1, [sp, #216]
  408e88:	ldr	x0, [sp, #208]
  408e8c:	add	x0, x1, x0
  408e90:	ldr	x1, [sp, #232]
  408e94:	cmp	x1, x0
  408e98:	b.ne	408ee0 <__fxstatat@plt+0x5ef0>  // b.any
  408e9c:	ldr	x2, [sp, #216]
  408ea0:	ldr	x1, [sp, #224]
  408ea4:	ldr	x0, [sp, #40]
  408ea8:	bl	402c50 <memcmp@plt>
  408eac:	cmp	w0, #0x0
  408eb0:	b.ne	408ee0 <__fxstatat@plt+0x5ef0>  // b.any
  408eb4:	ldr	x1, [sp, #40]
  408eb8:	ldr	x0, [sp, #216]
  408ebc:	add	x2, x1, x0
  408ec0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  408ec4:	add	x0, x0, #0x940
  408ec8:	ldr	x0, [x0]
  408ecc:	mov	x1, x0
  408ed0:	mov	x0, x2
  408ed4:	bl	402c80 <strcmp@plt>
  408ed8:	cmp	w0, #0x0
  408edc:	b.eq	408ee8 <__fxstatat@plt+0x5ef8>  // b.none
  408ee0:	mov	w0, #0x0                   	// #0
  408ee4:	b	408f9c <__fxstatat@plt+0x5fac>
  408ee8:	ldr	x0, [sp, #24]
  408eec:	bl	402840 <strlen@plt>
  408ef0:	str	x0, [sp, #200]
  408ef4:	ldr	x1, [sp, #200]
  408ef8:	ldr	x0, [sp, #208]
  408efc:	add	x0, x1, x0
  408f00:	add	x0, x0, #0x1
  408f04:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  408f08:	str	x0, [sp, #192]
  408f0c:	ldr	x2, [sp, #200]
  408f10:	ldr	x1, [sp, #24]
  408f14:	ldr	x0, [sp, #192]
  408f18:	bl	402d60 <mempcpy@plt>
  408f1c:	mov	x2, x0
  408f20:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  408f24:	add	x0, x0, #0x940
  408f28:	ldr	x0, [x0]
  408f2c:	mov	x1, x0
  408f30:	mov	x0, x2
  408f34:	bl	402e20 <strcpy@plt>
  408f38:	add	x0, sp, #0x38
  408f3c:	mov	x1, x0
  408f40:	ldr	x0, [sp, #192]
  408f44:	bl	419418 <__fxstatat@plt+0x16428>
  408f48:	str	w0, [sp, #188]
  408f4c:	ldr	x0, [sp, #192]
  408f50:	bl	402d00 <free@plt>
  408f54:	ldr	w0, [sp, #188]
  408f58:	cmp	w0, #0x0
  408f5c:	b.ne	408f90 <__fxstatat@plt+0x5fa0>  // b.any
  408f60:	ldr	x0, [sp, #32]
  408f64:	ldr	x1, [x0, #8]
  408f68:	ldr	x0, [sp, #64]
  408f6c:	cmp	x1, x0
  408f70:	b.ne	408f90 <__fxstatat@plt+0x5fa0>  // b.any
  408f74:	ldr	x0, [sp, #32]
  408f78:	ldr	x1, [x0]
  408f7c:	ldr	x0, [sp, #56]
  408f80:	cmp	x1, x0
  408f84:	b.ne	408f90 <__fxstatat@plt+0x5fa0>  // b.any
  408f88:	mov	w0, #0x1                   	// #1
  408f8c:	b	408f94 <__fxstatat@plt+0x5fa4>
  408f90:	mov	w0, #0x0                   	// #0
  408f94:	and	w0, w0, #0x1
  408f98:	and	w0, w0, #0xff
  408f9c:	ldp	x29, x30, [sp], #240
  408fa0:	ret
  408fa4:	sub	sp, sp, #0x340
  408fa8:	stp	x29, x30, [sp]
  408fac:	mov	x29, sp
  408fb0:	stp	x19, x20, [sp, #16]
  408fb4:	str	x21, [sp, #32]
  408fb8:	str	x0, [x29, #104]
  408fbc:	str	x1, [x29, #96]
  408fc0:	strb	w2, [x29, #95]
  408fc4:	str	x3, [x29, #80]
  408fc8:	str	x4, [x29, #72]
  408fcc:	str	x5, [x29, #64]
  408fd0:	strb	w6, [x29, #94]
  408fd4:	str	x7, [x29, #56]
  408fd8:	strb	wzr, [x29, #819]
  408fdc:	str	xzr, [x29, #808]
  408fe0:	str	xzr, [x29, #800]
  408fe4:	strb	wzr, [x29, #798]
  408fe8:	strb	wzr, [x29, #797]
  408fec:	strb	wzr, [x29, #796]
  408ff0:	ldr	x0, [x29, #832]
  408ff4:	strb	wzr, [x0]
  408ff8:	ldr	x0, [x29, #64]
  408ffc:	ldr	w0, [x0, #52]
  409000:	str	w0, [x29, #792]
  409004:	ldr	x0, [x29, #64]
  409008:	ldrb	w0, [x0, #24]
  40900c:	cmp	w0, #0x0
  409010:	b.eq	409080 <__fxstatat@plt+0x6090>  // b.none
  409014:	ldr	w0, [x29, #792]
  409018:	cmp	w0, #0x0
  40901c:	b.ge	409054 <__fxstatat@plt+0x6064>  // b.tcont
  409020:	mov	w4, #0x1                   	// #1
  409024:	ldr	x3, [x29, #96]
  409028:	mov	w2, #0xffffff9c            	// #-100
  40902c:	ldr	x1, [x29, #104]
  409030:	mov	w0, #0xffffff9c            	// #-100
  409034:	bl	4126a8 <__fxstatat@plt+0xf6b8>
  409038:	cmp	w0, #0x0
  40903c:	b.eq	40904c <__fxstatat@plt+0x605c>  // b.none
  409040:	bl	402f30 <__errno_location@plt>
  409044:	ldr	w0, [x0]
  409048:	b	409050 <__fxstatat@plt+0x6060>
  40904c:	mov	w0, #0x0                   	// #0
  409050:	str	w0, [x29, #792]
  409054:	ldr	w0, [x29, #792]
  409058:	cmp	w0, #0x0
  40905c:	cset	w0, eq  // eq = none
  409060:	and	w0, w0, #0xff
  409064:	strb	w0, [x29, #95]
  409068:	ldr	x0, [x29, #840]
  40906c:	cmp	x0, #0x0
  409070:	b.eq	409080 <__fxstatat@plt+0x6090>  // b.none
  409074:	ldrb	w1, [x29, #95]
  409078:	ldr	x0, [x29, #840]
  40907c:	strb	w1, [x0]
  409080:	ldr	w0, [x29, #792]
  409084:	cmp	w0, #0x0
  409088:	b.ne	4090a0 <__fxstatat@plt+0x60b0>  // b.any
  40908c:	ldr	x0, [x29, #64]
  409090:	ldrb	w0, [x0, #49]
  409094:	eor	w0, w0, #0x1
  409098:	and	w0, w0, #0xff
  40909c:	b	4090d0 <__fxstatat@plt+0x60e0>
  4090a0:	ldr	w0, [x29, #792]
  4090a4:	cmp	w0, #0x11
  4090a8:	b.ne	4090bc <__fxstatat@plt+0x60cc>  // b.any
  4090ac:	ldr	x0, [x29, #64]
  4090b0:	ldr	w0, [x0, #8]
  4090b4:	cmp	w0, #0x2
  4090b8:	b.eq	4090c4 <__fxstatat@plt+0x60d4>  // b.none
  4090bc:	mov	w0, #0x1                   	// #1
  4090c0:	b	4090c8 <__fxstatat@plt+0x60d8>
  4090c4:	mov	w0, #0x0                   	// #0
  4090c8:	and	w0, w0, #0x1
  4090cc:	and	w0, w0, #0xff
  4090d0:	cmp	w0, #0x0
  4090d4:	b.eq	40921c <__fxstatat@plt+0x622c>  // b.none
  4090d8:	ldr	w0, [x29, #792]
  4090dc:	cmp	w0, #0x0
  4090e0:	b.ne	4090ec <__fxstatat@plt+0x60fc>  // b.any
  4090e4:	ldr	x0, [x29, #96]
  4090e8:	b	4090f0 <__fxstatat@plt+0x6100>
  4090ec:	ldr	x0, [x29, #104]
  4090f0:	str	x0, [x29, #760]
  4090f4:	ldr	x0, [x29, #64]
  4090f8:	ldr	w0, [x0, #4]
  4090fc:	cmp	w0, #0x2
  409100:	b.ne	409124 <__fxstatat@plt+0x6134>  // b.any
  409104:	add	x0, x29, #0x1f8
  409108:	mov	x1, x0
  40910c:	ldr	x0, [x29, #760]
  409110:	bl	419438 <__fxstatat@plt+0x16448>
  409114:	cmp	w0, #0x0
  409118:	cset	w0, ne  // ne = any
  40911c:	and	w0, w0, #0xff
  409120:	b	409140 <__fxstatat@plt+0x6150>
  409124:	add	x0, x29, #0x1f8
  409128:	mov	x1, x0
  40912c:	ldr	x0, [x29, #760]
  409130:	bl	419418 <__fxstatat@plt+0x16428>
  409134:	cmp	w0, #0x0
  409138:	cset	w0, ne  // ne = any
  40913c:	and	w0, w0, #0xff
  409140:	cmp	w0, #0x0
  409144:	b.eq	409188 <__fxstatat@plt+0x6198>  // b.none
  409148:	bl	402f30 <__errno_location@plt>
  40914c:	ldr	w19, [x0]
  409150:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409154:	add	x0, x0, #0xbe8
  409158:	bl	402f70 <gettext@plt>
  40915c:	mov	x20, x0
  409160:	ldr	x1, [x29, #760]
  409164:	mov	w0, #0x4                   	// #4
  409168:	bl	412310 <__fxstatat@plt+0xf320>
  40916c:	mov	x3, x0
  409170:	mov	x2, x20
  409174:	mov	w1, w19
  409178:	mov	w0, #0x0                   	// #0
  40917c:	bl	402870 <error@plt>
  409180:	mov	w0, #0x0                   	// #0
  409184:	b	40b3fc <__fxstatat@plt+0x840c>
  409188:	ldr	w0, [x29, #520]
  40918c:	str	w0, [x29, #828]
  409190:	ldr	w0, [x29, #828]
  409194:	and	w0, w0, #0xf000
  409198:	cmp	w0, #0x4, lsl #12
  40919c:	b.ne	40921c <__fxstatat@plt+0x622c>  // b.any
  4091a0:	ldr	x0, [x29, #64]
  4091a4:	ldrb	w0, [x0, #42]
  4091a8:	eor	w0, w0, #0x1
  4091ac:	and	w0, w0, #0xff
  4091b0:	cmp	w0, #0x0
  4091b4:	b.eq	40921c <__fxstatat@plt+0x622c>  // b.none
  4091b8:	ldr	x0, [x29, #64]
  4091bc:	ldrb	w0, [x0, #25]
  4091c0:	eor	w0, w0, #0x1
  4091c4:	and	w0, w0, #0xff
  4091c8:	cmp	w0, #0x0
  4091cc:	b.eq	4091e4 <__fxstatat@plt+0x61f4>  // b.none
  4091d0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4091d4:	add	x0, x0, #0xbf8
  4091d8:	bl	402f70 <gettext@plt>
  4091dc:	mov	x19, x0
  4091e0:	b	4091f4 <__fxstatat@plt+0x6204>
  4091e4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4091e8:	add	x0, x0, #0xc20
  4091ec:	bl	402f70 <gettext@plt>
  4091f0:	mov	x19, x0
  4091f4:	ldr	x1, [x29, #104]
  4091f8:	mov	w0, #0x4                   	// #4
  4091fc:	bl	412310 <__fxstatat@plt+0xf320>
  409200:	mov	x3, x0
  409204:	mov	x2, x19
  409208:	mov	w1, #0x0                   	// #0
  40920c:	mov	w0, #0x0                   	// #0
  409210:	bl	402870 <error@plt>
  409214:	mov	w0, #0x0                   	// #0
  409218:	b	40b3fc <__fxstatat@plt+0x840c>
  40921c:	ldrb	w0, [x29, #94]
  409220:	cmp	w0, #0x0
  409224:	b.eq	4092cc <__fxstatat@plt+0x62dc>  // b.none
  409228:	ldr	x0, [x29, #64]
  40922c:	ldr	x0, [x0, #72]
  409230:	cmp	x0, #0x0
  409234:	b.eq	4092cc <__fxstatat@plt+0x62dc>  // b.none
  409238:	ldr	w0, [x29, #828]
  40923c:	and	w0, w0, #0xf000
  409240:	cmp	w0, #0x4, lsl #12
  409244:	b.eq	4092b4 <__fxstatat@plt+0x62c4>  // b.none
  409248:	ldr	x0, [x29, #64]
  40924c:	ldr	w0, [x0]
  409250:	cmp	w0, #0x0
  409254:	b.ne	4092b4 <__fxstatat@plt+0x62c4>  // b.any
  409258:	ldr	x0, [x29, #64]
  40925c:	ldr	x0, [x0, #72]
  409260:	add	x1, x29, #0x1f8
  409264:	mov	x2, x1
  409268:	ldr	x1, [x29, #104]
  40926c:	bl	40e0fc <__fxstatat@plt+0xb10c>
  409270:	and	w0, w0, #0xff
  409274:	cmp	w0, #0x0
  409278:	b.eq	4092b4 <__fxstatat@plt+0x62c4>  // b.none
  40927c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409280:	add	x0, x0, #0xc38
  409284:	bl	402f70 <gettext@plt>
  409288:	mov	x19, x0
  40928c:	ldr	x1, [x29, #104]
  409290:	mov	w0, #0x4                   	// #4
  409294:	bl	412310 <__fxstatat@plt+0xf320>
  409298:	mov	x3, x0
  40929c:	mov	x2, x19
  4092a0:	mov	w1, #0x0                   	// #0
  4092a4:	mov	w0, #0x0                   	// #0
  4092a8:	bl	402870 <error@plt>
  4092ac:	mov	w0, #0x1                   	// #1
  4092b0:	b	40b3fc <__fxstatat@plt+0x840c>
  4092b4:	ldr	x0, [x29, #64]
  4092b8:	ldr	x0, [x0, #72]
  4092bc:	add	x1, x29, #0x1f8
  4092c0:	mov	x2, x1
  4092c4:	ldr	x1, [x29, #104]
  4092c8:	bl	40e054 <__fxstatat@plt+0xb064>
  4092cc:	ldrb	w1, [x29, #94]
  4092d0:	ldr	x0, [x29, #64]
  4092d4:	bl	408de4 <__fxstatat@plt+0x5df4>
  4092d8:	strb	w0, [x29, #759]
  4092dc:	ldrb	w0, [x29, #95]
  4092e0:	eor	w0, w0, #0x1
  4092e4:	and	w0, w0, #0xff
  4092e8:	cmp	w0, #0x0
  4092ec:	b.eq	409c2c <__fxstatat@plt+0x6c3c>  // b.none
  4092f0:	ldr	w0, [x29, #792]
  4092f4:	cmp	w0, #0x11
  4092f8:	b.ne	40930c <__fxstatat@plt+0x631c>  // b.any
  4092fc:	ldr	x0, [x29, #64]
  409300:	ldr	w0, [x0, #8]
  409304:	cmp	w0, #0x2
  409308:	b.eq	409488 <__fxstatat@plt+0x6498>  // b.none
  40930c:	ldr	w0, [x29, #828]
  409310:	and	w0, w0, #0xf000
  409314:	cmp	w0, #0x8, lsl #12
  409318:	b.eq	409354 <__fxstatat@plt+0x6364>  // b.none
  40931c:	ldr	x0, [x29, #64]
  409320:	ldrb	w0, [x0, #20]
  409324:	eor	w0, w0, #0x1
  409328:	and	w0, w0, #0xff
  40932c:	cmp	w0, #0x0
  409330:	b.ne	4093a4 <__fxstatat@plt+0x63b4>  // b.any
  409334:	ldr	w0, [x29, #828]
  409338:	and	w0, w0, #0xf000
  40933c:	cmp	w0, #0x4, lsl #12
  409340:	b.eq	4093a4 <__fxstatat@plt+0x63b4>  // b.none
  409344:	ldr	w0, [x29, #828]
  409348:	and	w0, w0, #0xf000
  40934c:	cmp	w0, #0xa, lsl #12
  409350:	b.eq	4093a4 <__fxstatat@plt+0x63b4>  // b.none
  409354:	ldr	x0, [x29, #64]
  409358:	ldrb	w0, [x0, #24]
  40935c:	cmp	w0, #0x0
  409360:	b.ne	4093a4 <__fxstatat@plt+0x63b4>  // b.any
  409364:	ldr	x0, [x29, #64]
  409368:	ldrb	w0, [x0, #44]
  40936c:	cmp	w0, #0x0
  409370:	b.ne	4093a4 <__fxstatat@plt+0x63b4>  // b.any
  409374:	ldr	x0, [x29, #64]
  409378:	ldrb	w0, [x0, #23]
  40937c:	cmp	w0, #0x0
  409380:	b.ne	4093a4 <__fxstatat@plt+0x63b4>  // b.any
  409384:	ldr	x0, [x29, #64]
  409388:	ldr	w0, [x0]
  40938c:	cmp	w0, #0x0
  409390:	b.ne	4093a4 <__fxstatat@plt+0x63b4>  // b.any
  409394:	ldr	x0, [x29, #64]
  409398:	ldrb	w0, [x0, #21]
  40939c:	cmp	w0, #0x0
  4093a0:	b.eq	4093ac <__fxstatat@plt+0x63bc>  // b.none
  4093a4:	mov	w0, #0x1                   	// #1
  4093a8:	b	4093b0 <__fxstatat@plt+0x63c0>
  4093ac:	mov	w0, #0x0                   	// #0
  4093b0:	strb	w0, [x29, #758]
  4093b4:	ldrb	w0, [x29, #758]
  4093b8:	and	w0, w0, #0x1
  4093bc:	strb	w0, [x29, #758]
  4093c0:	ldrb	w0, [x29, #758]
  4093c4:	cmp	w0, #0x0
  4093c8:	b.eq	4093d4 <__fxstatat@plt+0x63e4>  // b.none
  4093cc:	mov	w0, #0x100                 	// #256
  4093d0:	b	4093d8 <__fxstatat@plt+0x63e8>
  4093d4:	mov	w0, #0x0                   	// #0
  4093d8:	str	w0, [x29, #752]
  4093dc:	add	x0, x29, #0x178
  4093e0:	ldr	w3, [x29, #752]
  4093e4:	mov	x2, x0
  4093e8:	ldr	x1, [x29, #96]
  4093ec:	mov	w0, #0xffffff9c            	// #-100
  4093f0:	bl	419448 <__fxstatat@plt+0x16458>
  4093f4:	cmp	w0, #0x0
  4093f8:	b.ne	409410 <__fxstatat@plt+0x6420>  // b.any
  4093fc:	ldrb	w0, [x29, #758]
  409400:	strb	w0, [x29, #796]
  409404:	mov	w0, #0x11                  	// #17
  409408:	str	w0, [x29, #792]
  40940c:	b	409488 <__fxstatat@plt+0x6498>
  409410:	bl	402f30 <__errno_location@plt>
  409414:	ldr	w0, [x0]
  409418:	cmp	w0, #0x28
  40941c:	b.ne	409430 <__fxstatat@plt+0x6440>  // b.any
  409420:	ldr	x0, [x29, #64]
  409424:	ldrb	w0, [x0, #22]
  409428:	cmp	w0, #0x0
  40942c:	b.ne	409488 <__fxstatat@plt+0x6498>  // b.any
  409430:	bl	402f30 <__errno_location@plt>
  409434:	ldr	w0, [x0]
  409438:	cmp	w0, #0x2
  40943c:	b.eq	409480 <__fxstatat@plt+0x6490>  // b.none
  409440:	bl	402f30 <__errno_location@plt>
  409444:	ldr	w19, [x0]
  409448:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40944c:	add	x0, x0, #0xbe8
  409450:	bl	402f70 <gettext@plt>
  409454:	mov	x20, x0
  409458:	ldr	x1, [x29, #96]
  40945c:	mov	w0, #0x4                   	// #4
  409460:	bl	412310 <__fxstatat@plt+0xf320>
  409464:	mov	x3, x0
  409468:	mov	x2, x20
  40946c:	mov	w1, w19
  409470:	mov	w0, #0x0                   	// #0
  409474:	bl	402870 <error@plt>
  409478:	mov	w0, #0x0                   	// #0
  40947c:	b	40b3fc <__fxstatat@plt+0x840c>
  409480:	mov	w0, #0x1                   	// #1
  409484:	strb	w0, [x29, #95]
  409488:	ldr	w0, [x29, #792]
  40948c:	cmp	w0, #0x11
  409490:	b.ne	409c2c <__fxstatat@plt+0x6c3c>  // b.any
  409494:	strb	wzr, [x29, #375]
  409498:	ldr	x0, [x29, #64]
  40949c:	ldr	w0, [x0, #8]
  4094a0:	cmp	w0, #0x2
  4094a4:	b.eq	409538 <__fxstatat@plt+0x6548>  // b.none
  4094a8:	add	x2, x29, #0x177
  4094ac:	add	x1, x29, #0x178
  4094b0:	add	x0, x29, #0x1f8
  4094b4:	mov	x5, x2
  4094b8:	ldr	x4, [x29, #64]
  4094bc:	mov	x3, x1
  4094c0:	ldr	x2, [x29, #96]
  4094c4:	mov	x1, x0
  4094c8:	ldr	x0, [x29, #104]
  4094cc:	bl	40820c <__fxstatat@plt+0x521c>
  4094d0:	and	w0, w0, #0xff
  4094d4:	eor	w0, w0, #0x1
  4094d8:	and	w0, w0, #0xff
  4094dc:	cmp	w0, #0x0
  4094e0:	b.eq	409538 <__fxstatat@plt+0x6548>  // b.none
  4094e4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4094e8:	add	x0, x0, #0xc70
  4094ec:	bl	402f70 <gettext@plt>
  4094f0:	mov	x19, x0
  4094f4:	ldr	x2, [x29, #104]
  4094f8:	mov	w1, #0x4                   	// #4
  4094fc:	mov	w0, #0x0                   	// #0
  409500:	bl	412284 <__fxstatat@plt+0xf294>
  409504:	mov	x20, x0
  409508:	ldr	x2, [x29, #96]
  40950c:	mov	w1, #0x4                   	// #4
  409510:	mov	w0, #0x1                   	// #1
  409514:	bl	412284 <__fxstatat@plt+0xf294>
  409518:	mov	x4, x0
  40951c:	mov	x3, x20
  409520:	mov	x2, x19
  409524:	mov	w1, #0x0                   	// #0
  409528:	mov	w0, #0x0                   	// #0
  40952c:	bl	402870 <error@plt>
  409530:	mov	w0, #0x0                   	// #0
  409534:	b	40b3fc <__fxstatat@plt+0x840c>
  409538:	ldr	x0, [x29, #64]
  40953c:	ldrb	w0, [x0, #45]
  409540:	cmp	w0, #0x0
  409544:	b.eq	409640 <__fxstatat@plt+0x6650>  // b.none
  409548:	ldr	w0, [x29, #828]
  40954c:	and	w0, w0, #0xf000
  409550:	cmp	w0, #0x4, lsl #12
  409554:	b.eq	409640 <__fxstatat@plt+0x6650>  // b.none
  409558:	ldr	x0, [x29, #64]
  40955c:	ldrb	w0, [x0, #31]
  409560:	cmp	w0, #0x0
  409564:	b.eq	409598 <__fxstatat@plt+0x65a8>  // b.none
  409568:	ldr	x0, [x29, #64]
  40956c:	ldrb	w0, [x0, #24]
  409570:	eor	w0, w0, #0x1
  409574:	and	w0, w0, #0xff
  409578:	cmp	w0, #0x0
  40957c:	b.ne	409590 <__fxstatat@plt+0x65a0>  // b.any
  409580:	ldr	x1, [x29, #376]
  409584:	ldr	x0, [x29, #504]
  409588:	cmp	x1, x0
  40958c:	b.eq	409598 <__fxstatat@plt+0x65a8>  // b.none
  409590:	mov	w0, #0x1                   	// #1
  409594:	b	40959c <__fxstatat@plt+0x65ac>
  409598:	mov	w0, #0x0                   	// #0
  40959c:	str	w0, [x29, #748]
  4095a0:	add	x1, x29, #0x1f8
  4095a4:	add	x0, x29, #0x178
  4095a8:	ldr	w3, [x29, #748]
  4095ac:	mov	x2, x1
  4095b0:	mov	x1, x0
  4095b4:	ldr	x0, [x29, #96]
  4095b8:	bl	4139e0 <__fxstatat@plt+0x109f0>
  4095bc:	cmp	w0, #0x0
  4095c0:	b.lt	409640 <__fxstatat@plt+0x6650>  // b.tstop
  4095c4:	ldr	x0, [x29, #840]
  4095c8:	cmp	x0, #0x0
  4095cc:	b.eq	4095dc <__fxstatat@plt+0x65ec>  // b.none
  4095d0:	ldr	x0, [x29, #840]
  4095d4:	mov	w1, #0x1                   	// #1
  4095d8:	strb	w1, [x0]
  4095dc:	ldr	x0, [x29, #512]
  4095e0:	ldr	x1, [x29, #504]
  4095e4:	mov	x2, x1
  4095e8:	mov	x1, x0
  4095ec:	ldr	x0, [x29, #96]
  4095f0:	bl	40b97c <__fxstatat@plt+0x898c>
  4095f4:	str	x0, [x29, #808]
  4095f8:	ldr	x0, [x29, #808]
  4095fc:	cmp	x0, #0x0
  409600:	b.eq	409638 <__fxstatat@plt+0x6648>  // b.none
  409604:	ldr	x0, [x29, #64]
  409608:	ldrb	w0, [x0, #46]
  40960c:	ldrb	w4, [x29, #759]
  409610:	mov	w3, w0
  409614:	mov	w2, #0x1                   	// #1
  409618:	ldr	x1, [x29, #96]
  40961c:	ldr	x0, [x29, #808]
  409620:	bl	408cd8 <__fxstatat@plt+0x5ce8>
  409624:	and	w0, w0, #0xff
  409628:	eor	w0, w0, #0x1
  40962c:	and	w0, w0, #0xff
  409630:	cmp	w0, #0x0
  409634:	b.ne	40b300 <__fxstatat@plt+0x8310>  // b.any
  409638:	mov	w0, #0x1                   	// #1
  40963c:	b	40b3fc <__fxstatat@plt+0x840c>
  409640:	ldr	x0, [x29, #64]
  409644:	ldrb	w0, [x0, #24]
  409648:	cmp	w0, #0x0
  40964c:	b.eq	409690 <__fxstatat@plt+0x66a0>  // b.none
  409650:	add	x0, x29, #0x178
  409654:	mov	x2, x0
  409658:	ldr	x1, [x29, #96]
  40965c:	ldr	x0, [x29, #64]
  409660:	bl	408b00 <__fxstatat@plt+0x5b10>
  409664:	and	w0, w0, #0xff
  409668:	cmp	w0, #0x0
  40966c:	b.eq	4096f0 <__fxstatat@plt+0x6700>  // b.none
  409670:	ldr	x0, [x29, #840]
  409674:	cmp	x0, #0x0
  409678:	b.eq	409688 <__fxstatat@plt+0x6698>  // b.none
  40967c:	ldr	x0, [x29, #840]
  409680:	mov	w1, #0x1                   	// #1
  409684:	strb	w1, [x0]
  409688:	mov	w0, #0x1                   	// #1
  40968c:	b	40b3fc <__fxstatat@plt+0x840c>
  409690:	ldr	w0, [x29, #828]
  409694:	and	w0, w0, #0xf000
  409698:	cmp	w0, #0x4, lsl #12
  40969c:	b.eq	4096f0 <__fxstatat@plt+0x6700>  // b.none
  4096a0:	ldr	x0, [x29, #64]
  4096a4:	ldr	w0, [x0, #8]
  4096a8:	cmp	w0, #0x2
  4096ac:	b.eq	4096e8 <__fxstatat@plt+0x66f8>  // b.none
  4096b0:	ldr	x0, [x29, #64]
  4096b4:	ldr	w0, [x0, #8]
  4096b8:	cmp	w0, #0x3
  4096bc:	b.ne	4096f0 <__fxstatat@plt+0x6700>  // b.any
  4096c0:	add	x0, x29, #0x178
  4096c4:	mov	x2, x0
  4096c8:	ldr	x1, [x29, #96]
  4096cc:	ldr	x0, [x29, #64]
  4096d0:	bl	408904 <__fxstatat@plt+0x5914>
  4096d4:	and	w0, w0, #0xff
  4096d8:	eor	w0, w0, #0x1
  4096dc:	and	w0, w0, #0xff
  4096e0:	cmp	w0, #0x0
  4096e4:	b.eq	4096f0 <__fxstatat@plt+0x6700>  // b.none
  4096e8:	mov	w0, #0x1                   	// #1
  4096ec:	b	40b3fc <__fxstatat@plt+0x840c>
  4096f0:	ldrb	w0, [x29, #375]
  4096f4:	cmp	w0, #0x0
  4096f8:	b.eq	409704 <__fxstatat@plt+0x6714>  // b.none
  4096fc:	mov	w0, #0x1                   	// #1
  409700:	b	40b3fc <__fxstatat@plt+0x840c>
  409704:	ldr	w0, [x29, #392]
  409708:	and	w0, w0, #0xf000
  40970c:	cmp	w0, #0x4, lsl #12
  409710:	b.eq	40982c <__fxstatat@plt+0x683c>  // b.none
  409714:	ldr	w0, [x29, #828]
  409718:	and	w0, w0, #0xf000
  40971c:	cmp	w0, #0x4, lsl #12
  409720:	b.ne	409798 <__fxstatat@plt+0x67a8>  // b.any
  409724:	ldr	x0, [x29, #64]
  409728:	ldrb	w0, [x0, #24]
  40972c:	cmp	w0, #0x0
  409730:	b.eq	409744 <__fxstatat@plt+0x6754>  // b.none
  409734:	ldr	x0, [x29, #64]
  409738:	ldr	w0, [x0]
  40973c:	cmp	w0, #0x0
  409740:	b.ne	409798 <__fxstatat@plt+0x67a8>  // b.any
  409744:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409748:	add	x0, x0, #0xc90
  40974c:	bl	402f70 <gettext@plt>
  409750:	mov	x19, x0
  409754:	ldr	x2, [x29, #96]
  409758:	mov	w1, #0x4                   	// #4
  40975c:	mov	w0, #0x0                   	// #0
  409760:	bl	412284 <__fxstatat@plt+0xf294>
  409764:	mov	x20, x0
  409768:	ldr	x2, [x29, #104]
  40976c:	mov	w1, #0x4                   	// #4
  409770:	mov	w0, #0x1                   	// #1
  409774:	bl	412284 <__fxstatat@plt+0xf294>
  409778:	mov	x4, x0
  40977c:	mov	x3, x20
  409780:	mov	x2, x19
  409784:	mov	w1, #0x0                   	// #0
  409788:	mov	w0, #0x0                   	// #0
  40978c:	bl	402870 <error@plt>
  409790:	mov	w0, #0x0                   	// #0
  409794:	b	40b3fc <__fxstatat@plt+0x840c>
  409798:	ldrb	w0, [x29, #94]
  40979c:	cmp	w0, #0x0
  4097a0:	b.eq	40982c <__fxstatat@plt+0x683c>  // b.none
  4097a4:	ldr	x0, [x29, #64]
  4097a8:	ldr	w0, [x0]
  4097ac:	cmp	w0, #0x3
  4097b0:	b.eq	40982c <__fxstatat@plt+0x683c>  // b.none
  4097b4:	ldr	x0, [x29, #64]
  4097b8:	ldr	x0, [x0, #64]
  4097bc:	add	x1, x29, #0x178
  4097c0:	mov	x2, x1
  4097c4:	ldr	x1, [x29, #96]
  4097c8:	bl	40e0fc <__fxstatat@plt+0xb10c>
  4097cc:	and	w0, w0, #0xff
  4097d0:	cmp	w0, #0x0
  4097d4:	b.eq	40982c <__fxstatat@plt+0x683c>  // b.none
  4097d8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4097dc:	add	x0, x0, #0xcc8
  4097e0:	bl	402f70 <gettext@plt>
  4097e4:	mov	x19, x0
  4097e8:	ldr	x2, [x29, #96]
  4097ec:	mov	w1, #0x4                   	// #4
  4097f0:	mov	w0, #0x0                   	// #0
  4097f4:	bl	412284 <__fxstatat@plt+0xf294>
  4097f8:	mov	x20, x0
  4097fc:	ldr	x2, [x29, #104]
  409800:	mov	w1, #0x4                   	// #4
  409804:	mov	w0, #0x1                   	// #1
  409808:	bl	412284 <__fxstatat@plt+0xf294>
  40980c:	mov	x4, x0
  409810:	mov	x3, x20
  409814:	mov	x2, x19
  409818:	mov	w1, #0x0                   	// #0
  40981c:	mov	w0, #0x0                   	// #0
  409820:	bl	402870 <error@plt>
  409824:	mov	w0, #0x0                   	// #0
  409828:	b	40b3fc <__fxstatat@plt+0x840c>
  40982c:	ldr	w0, [x29, #828]
  409830:	and	w0, w0, #0xf000
  409834:	cmp	w0, #0x4, lsl #12
  409838:	b.eq	4098a4 <__fxstatat@plt+0x68b4>  // b.none
  40983c:	ldr	w0, [x29, #392]
  409840:	and	w0, w0, #0xf000
  409844:	cmp	w0, #0x4, lsl #12
  409848:	b.ne	4098a4 <__fxstatat@plt+0x68b4>  // b.any
  40984c:	ldr	x0, [x29, #64]
  409850:	ldrb	w0, [x0, #24]
  409854:	cmp	w0, #0x0
  409858:	b.eq	40986c <__fxstatat@plt+0x687c>  // b.none
  40985c:	ldr	x0, [x29, #64]
  409860:	ldr	w0, [x0]
  409864:	cmp	w0, #0x0
  409868:	b.ne	4098a4 <__fxstatat@plt+0x68b4>  // b.any
  40986c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409870:	add	x0, x0, #0xcf8
  409874:	bl	402f70 <gettext@plt>
  409878:	mov	x19, x0
  40987c:	ldr	x1, [x29, #96]
  409880:	mov	w0, #0x4                   	// #4
  409884:	bl	412310 <__fxstatat@plt+0xf320>
  409888:	mov	x3, x0
  40988c:	mov	x2, x19
  409890:	mov	w1, #0x0                   	// #0
  409894:	mov	w0, #0x0                   	// #0
  409898:	bl	402870 <error@plt>
  40989c:	mov	w0, #0x0                   	// #0
  4098a0:	b	40b3fc <__fxstatat@plt+0x840c>
  4098a4:	ldr	x0, [x29, #64]
  4098a8:	ldrb	w0, [x0, #24]
  4098ac:	cmp	w0, #0x0
  4098b0:	b.eq	409938 <__fxstatat@plt+0x6948>  // b.none
  4098b4:	ldr	w0, [x29, #520]
  4098b8:	and	w0, w0, #0xf000
  4098bc:	cmp	w0, #0x4, lsl #12
  4098c0:	b.ne	409938 <__fxstatat@plt+0x6948>  // b.any
  4098c4:	ldr	w0, [x29, #392]
  4098c8:	and	w0, w0, #0xf000
  4098cc:	cmp	w0, #0x4, lsl #12
  4098d0:	b.eq	409938 <__fxstatat@plt+0x6948>  // b.none
  4098d4:	ldr	x0, [x29, #64]
  4098d8:	ldr	w0, [x0]
  4098dc:	cmp	w0, #0x0
  4098e0:	b.ne	409938 <__fxstatat@plt+0x6948>  // b.any
  4098e4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4098e8:	add	x0, x0, #0xd30
  4098ec:	bl	402f70 <gettext@plt>
  4098f0:	mov	x19, x0
  4098f4:	ldr	x2, [x29, #104]
  4098f8:	mov	w1, #0x3                   	// #3
  4098fc:	mov	w0, #0x0                   	// #0
  409900:	bl	412448 <__fxstatat@plt+0xf458>
  409904:	mov	x20, x0
  409908:	ldr	x2, [x29, #96]
  40990c:	mov	w1, #0x3                   	// #3
  409910:	mov	w0, #0x0                   	// #0
  409914:	bl	412448 <__fxstatat@plt+0xf458>
  409918:	mov	x4, x0
  40991c:	mov	x3, x20
  409920:	mov	x2, x19
  409924:	mov	w1, #0x0                   	// #0
  409928:	mov	w0, #0x0                   	// #0
  40992c:	bl	402870 <error@plt>
  409930:	mov	w0, #0x0                   	// #0
  409934:	b	40b3fc <__fxstatat@plt+0x840c>
  409938:	ldr	x0, [x29, #64]
  40993c:	ldr	w0, [x0]
  409940:	cmp	w0, #0x0
  409944:	b.eq	409b18 <__fxstatat@plt+0x6b28>  // b.none
  409948:	ldr	x0, [x29, #104]
  40994c:	bl	40dd70 <__fxstatat@plt+0xad80>
  409950:	str	x0, [x29, #736]
  409954:	ldr	x0, [x29, #736]
  409958:	bl	405574 <__fxstatat@plt+0x2584>
  40995c:	and	w0, w0, #0xff
  409960:	eor	w0, w0, #0x1
  409964:	and	w0, w0, #0xff
  409968:	cmp	w0, #0x0
  40996c:	b.eq	409b18 <__fxstatat@plt+0x6b28>  // b.none
  409970:	ldr	x0, [x29, #64]
  409974:	ldrb	w0, [x0, #24]
  409978:	cmp	w0, #0x0
  40997c:	b.ne	409990 <__fxstatat@plt+0x69a0>  // b.any
  409980:	ldr	w0, [x29, #392]
  409984:	and	w0, w0, #0xf000
  409988:	cmp	w0, #0x4, lsl #12
  40998c:	b.eq	409b18 <__fxstatat@plt+0x6b28>  // b.none
  409990:	ldr	x0, [x29, #64]
  409994:	ldr	w0, [x0]
  409998:	cmp	w0, #0x3
  40999c:	b.eq	409a34 <__fxstatat@plt+0x6a44>  // b.none
  4099a0:	add	x0, x29, #0x1f8
  4099a4:	ldr	x2, [x29, #96]
  4099a8:	mov	x1, x0
  4099ac:	ldr	x0, [x29, #736]
  4099b0:	bl	408e38 <__fxstatat@plt+0x5e48>
  4099b4:	and	w0, w0, #0xff
  4099b8:	cmp	w0, #0x0
  4099bc:	b.eq	409a34 <__fxstatat@plt+0x6a44>  // b.none
  4099c0:	ldr	x0, [x29, #64]
  4099c4:	ldrb	w0, [x0, #24]
  4099c8:	cmp	w0, #0x0
  4099cc:	b.eq	4099e0 <__fxstatat@plt+0x69f0>  // b.none
  4099d0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4099d4:	add	x0, x0, #0xd68
  4099d8:	bl	402f70 <gettext@plt>
  4099dc:	b	4099ec <__fxstatat@plt+0x69fc>
  4099e0:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  4099e4:	add	x0, x0, #0xda0
  4099e8:	bl	402f70 <gettext@plt>
  4099ec:	str	x0, [x29, #728]
  4099f0:	ldr	x2, [x29, #96]
  4099f4:	mov	w1, #0x4                   	// #4
  4099f8:	mov	w0, #0x0                   	// #0
  4099fc:	bl	412284 <__fxstatat@plt+0xf294>
  409a00:	mov	x19, x0
  409a04:	ldr	x2, [x29, #104]
  409a08:	mov	w1, #0x4                   	// #4
  409a0c:	mov	w0, #0x1                   	// #1
  409a10:	bl	412284 <__fxstatat@plt+0xf294>
  409a14:	mov	x4, x0
  409a18:	mov	x3, x19
  409a1c:	ldr	x2, [x29, #728]
  409a20:	mov	w1, #0x0                   	// #0
  409a24:	mov	w0, #0x0                   	// #0
  409a28:	bl	402870 <error@plt>
  409a2c:	mov	w0, #0x0                   	// #0
  409a30:	b	40b3fc <__fxstatat@plt+0x840c>
  409a34:	ldr	x0, [x29, #64]
  409a38:	ldr	w0, [x0]
  409a3c:	mov	w2, w0
  409a40:	ldr	x1, [x29, #96]
  409a44:	mov	w0, #0xffffff9c            	// #-100
  409a48:	bl	40d6cc <__fxstatat@plt+0xa6dc>
  409a4c:	str	x0, [x29, #720]
  409a50:	ldr	x0, [x29, #720]
  409a54:	cmp	x0, #0x0
  409a58:	b.eq	409abc <__fxstatat@plt+0x6acc>  // b.none
  409a5c:	ldr	x0, [x29, #720]
  409a60:	str	x0, [x29, #712]
  409a64:	ldr	x0, [x29, #712]
  409a68:	bl	402840 <strlen@plt>
  409a6c:	add	x0, x0, #0x1
  409a70:	str	x0, [x29, #704]
  409a74:	ldr	x0, [x29, #704]
  409a78:	add	x0, x0, #0xf
  409a7c:	lsr	x0, x0, #4
  409a80:	lsl	x0, x0, #4
  409a84:	sub	sp, sp, x0
  409a88:	mov	x0, sp
  409a8c:	add	x0, x0, #0xf
  409a90:	lsr	x0, x0, #4
  409a94:	lsl	x0, x0, #4
  409a98:	str	x0, [x29, #696]
  409a9c:	ldr	x2, [x29, #704]
  409aa0:	ldr	x1, [x29, #712]
  409aa4:	ldr	x0, [x29, #696]
  409aa8:	bl	402820 <memcpy@plt>
  409aac:	str	x0, [x29, #800]
  409ab0:	ldr	x0, [x29, #720]
  409ab4:	bl	402d00 <free@plt>
  409ab8:	b	409b0c <__fxstatat@plt+0x6b1c>
  409abc:	bl	402f30 <__errno_location@plt>
  409ac0:	ldr	w0, [x0]
  409ac4:	cmp	w0, #0x2
  409ac8:	b.eq	409b0c <__fxstatat@plt+0x6b1c>  // b.none
  409acc:	bl	402f30 <__errno_location@plt>
  409ad0:	ldr	w19, [x0]
  409ad4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409ad8:	add	x0, x0, #0xdd8
  409adc:	bl	402f70 <gettext@plt>
  409ae0:	mov	x20, x0
  409ae4:	ldr	x1, [x29, #96]
  409ae8:	mov	w0, #0x4                   	// #4
  409aec:	bl	412310 <__fxstatat@plt+0xf320>
  409af0:	mov	x3, x0
  409af4:	mov	x2, x20
  409af8:	mov	w1, w19
  409afc:	mov	w0, #0x0                   	// #0
  409b00:	bl	402870 <error@plt>
  409b04:	mov	w0, #0x0                   	// #0
  409b08:	b	40b3fc <__fxstatat@plt+0x840c>
  409b0c:	mov	w0, #0x1                   	// #1
  409b10:	strb	w0, [x29, #95]
  409b14:	b	409c2c <__fxstatat@plt+0x6c3c>
  409b18:	ldr	w0, [x29, #392]
  409b1c:	and	w0, w0, #0xf000
  409b20:	cmp	w0, #0x4, lsl #12
  409b24:	b.eq	409c2c <__fxstatat@plt+0x6c3c>  // b.none
  409b28:	ldr	x0, [x29, #64]
  409b2c:	ldrb	w0, [x0, #24]
  409b30:	eor	w0, w0, #0x1
  409b34:	and	w0, w0, #0xff
  409b38:	cmp	w0, #0x0
  409b3c:	b.eq	409c2c <__fxstatat@plt+0x6c3c>  // b.none
  409b40:	ldr	x0, [x29, #64]
  409b44:	ldrb	w0, [x0, #21]
  409b48:	cmp	w0, #0x0
  409b4c:	b.ne	409b8c <__fxstatat@plt+0x6b9c>  // b.any
  409b50:	ldr	x0, [x29, #64]
  409b54:	ldrb	w0, [x0, #34]
  409b58:	cmp	w0, #0x0
  409b5c:	b.eq	409b6c <__fxstatat@plt+0x6b7c>  // b.none
  409b60:	ldr	w0, [x29, #396]
  409b64:	cmp	w0, #0x1
  409b68:	b.hi	409b8c <__fxstatat@plt+0x6b9c>  // b.pmore
  409b6c:	ldr	x0, [x29, #64]
  409b70:	ldr	w0, [x0, #4]
  409b74:	cmp	w0, #0x2
  409b78:	b.ne	409c2c <__fxstatat@plt+0x6c3c>  // b.any
  409b7c:	ldr	w0, [x29, #520]
  409b80:	and	w0, w0, #0xf000
  409b84:	cmp	w0, #0x8, lsl #12
  409b88:	b.eq	409c2c <__fxstatat@plt+0x6c3c>  // b.none
  409b8c:	ldr	x0, [x29, #96]
  409b90:	bl	402f60 <unlink@plt>
  409b94:	cmp	w0, #0x0
  409b98:	b.eq	409bec <__fxstatat@plt+0x6bfc>  // b.none
  409b9c:	bl	402f30 <__errno_location@plt>
  409ba0:	ldr	w0, [x0]
  409ba4:	cmp	w0, #0x2
  409ba8:	b.eq	409bec <__fxstatat@plt+0x6bfc>  // b.none
  409bac:	bl	402f30 <__errno_location@plt>
  409bb0:	ldr	w19, [x0]
  409bb4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409bb8:	add	x0, x0, #0x9e8
  409bbc:	bl	402f70 <gettext@plt>
  409bc0:	mov	x20, x0
  409bc4:	ldr	x1, [x29, #96]
  409bc8:	mov	w0, #0x4                   	// #4
  409bcc:	bl	412310 <__fxstatat@plt+0xf320>
  409bd0:	mov	x3, x0
  409bd4:	mov	x2, x20
  409bd8:	mov	w1, w19
  409bdc:	mov	w0, #0x0                   	// #0
  409be0:	bl	402870 <error@plt>
  409be4:	mov	w0, #0x0                   	// #0
  409be8:	b	40b3fc <__fxstatat@plt+0x840c>
  409bec:	mov	w0, #0x1                   	// #1
  409bf0:	strb	w0, [x29, #95]
  409bf4:	ldr	x0, [x29, #64]
  409bf8:	ldrb	w0, [x0, #46]
  409bfc:	cmp	w0, #0x0
  409c00:	b.eq	409c2c <__fxstatat@plt+0x6c3c>  // b.none
  409c04:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409c08:	add	x0, x0, #0xa00
  409c0c:	bl	402f70 <gettext@plt>
  409c10:	mov	x19, x0
  409c14:	ldr	x1, [x29, #96]
  409c18:	mov	w0, #0x4                   	// #4
  409c1c:	bl	412310 <__fxstatat@plt+0xf320>
  409c20:	mov	x1, x0
  409c24:	mov	x0, x19
  409c28:	bl	402f10 <printf@plt>
  409c2c:	ldrb	w0, [x29, #94]
  409c30:	cmp	w0, #0x0
  409c34:	b.eq	409d4c <__fxstatat@plt+0x6d5c>  // b.none
  409c38:	ldr	x0, [x29, #64]
  409c3c:	ldr	x0, [x0, #64]
  409c40:	cmp	x0, #0x0
  409c44:	b.eq	409d4c <__fxstatat@plt+0x6d5c>  // b.none
  409c48:	ldr	x0, [x29, #64]
  409c4c:	ldrb	w0, [x0, #24]
  409c50:	eor	w0, w0, #0x1
  409c54:	and	w0, w0, #0xff
  409c58:	cmp	w0, #0x0
  409c5c:	b.eq	409d4c <__fxstatat@plt+0x6d5c>  // b.none
  409c60:	ldr	x0, [x29, #64]
  409c64:	ldr	w0, [x0]
  409c68:	cmp	w0, #0x0
  409c6c:	b.ne	409d4c <__fxstatat@plt+0x6d5c>  // b.any
  409c70:	mov	w0, #0x1                   	// #1
  409c74:	strb	w0, [x29, #791]
  409c78:	ldrb	w0, [x29, #796]
  409c7c:	cmp	w0, #0x0
  409c80:	b.eq	409c90 <__fxstatat@plt+0x6ca0>  // b.none
  409c84:	add	x0, x29, #0x178
  409c88:	str	x0, [x29, #776]
  409c8c:	b	409cb8 <__fxstatat@plt+0x6cc8>
  409c90:	add	x0, x29, #0xf0
  409c94:	mov	x1, x0
  409c98:	ldr	x0, [x29, #96]
  409c9c:	bl	419438 <__fxstatat@plt+0x16448>
  409ca0:	cmp	w0, #0x0
  409ca4:	b.ne	409cb4 <__fxstatat@plt+0x6cc4>  // b.any
  409ca8:	add	x0, x29, #0xf0
  409cac:	str	x0, [x29, #776]
  409cb0:	b	409cb8 <__fxstatat@plt+0x6cc8>
  409cb4:	strb	wzr, [x29, #791]
  409cb8:	ldrb	w0, [x29, #791]
  409cbc:	cmp	w0, #0x0
  409cc0:	b.eq	409d4c <__fxstatat@plt+0x6d5c>  // b.none
  409cc4:	ldr	x0, [x29, #776]
  409cc8:	ldr	w0, [x0, #16]
  409ccc:	and	w0, w0, #0xf000
  409cd0:	cmp	w0, #0xa, lsl #12
  409cd4:	b.ne	409d4c <__fxstatat@plt+0x6d5c>  // b.any
  409cd8:	ldr	x0, [x29, #64]
  409cdc:	ldr	x0, [x0, #64]
  409ce0:	ldr	x2, [x29, #776]
  409ce4:	ldr	x1, [x29, #96]
  409ce8:	bl	40e0fc <__fxstatat@plt+0xb10c>
  409cec:	and	w0, w0, #0xff
  409cf0:	cmp	w0, #0x0
  409cf4:	b.eq	409d4c <__fxstatat@plt+0x6d5c>  // b.none
  409cf8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409cfc:	add	x0, x0, #0xdf0
  409d00:	bl	402f70 <gettext@plt>
  409d04:	mov	x19, x0
  409d08:	ldr	x2, [x29, #104]
  409d0c:	mov	w1, #0x4                   	// #4
  409d10:	mov	w0, #0x0                   	// #0
  409d14:	bl	412284 <__fxstatat@plt+0xf294>
  409d18:	mov	x20, x0
  409d1c:	ldr	x2, [x29, #96]
  409d20:	mov	w1, #0x4                   	// #4
  409d24:	mov	w0, #0x1                   	// #1
  409d28:	bl	412284 <__fxstatat@plt+0xf294>
  409d2c:	mov	x4, x0
  409d30:	mov	x3, x20
  409d34:	mov	x2, x19
  409d38:	mov	w1, #0x0                   	// #0
  409d3c:	mov	w0, #0x0                   	// #0
  409d40:	bl	402870 <error@plt>
  409d44:	mov	w0, #0x0                   	// #0
  409d48:	b	40b3fc <__fxstatat@plt+0x840c>
  409d4c:	ldr	x0, [x29, #64]
  409d50:	ldrb	w0, [x0, #46]
  409d54:	cmp	w0, #0x0
  409d58:	b.eq	409d94 <__fxstatat@plt+0x6da4>  // b.none
  409d5c:	ldr	x0, [x29, #64]
  409d60:	ldrb	w0, [x0, #24]
  409d64:	eor	w0, w0, #0x1
  409d68:	and	w0, w0, #0xff
  409d6c:	cmp	w0, #0x0
  409d70:	b.eq	409d94 <__fxstatat@plt+0x6da4>  // b.none
  409d74:	ldr	w0, [x29, #828]
  409d78:	and	w0, w0, #0xf000
  409d7c:	cmp	w0, #0x4, lsl #12
  409d80:	b.eq	409d94 <__fxstatat@plt+0x6da4>  // b.none
  409d84:	ldr	x2, [x29, #800]
  409d88:	ldr	x1, [x29, #96]
  409d8c:	ldr	x0, [x29, #104]
  409d90:	bl	408bec <__fxstatat@plt+0x5bfc>
  409d94:	ldr	w0, [x29, #792]
  409d98:	cmp	w0, #0x0
  409d9c:	b.ne	409da8 <__fxstatat@plt+0x6db8>  // b.any
  409da0:	str	xzr, [x29, #808]
  409da4:	b	409eb4 <__fxstatat@plt+0x6ec4>
  409da8:	ldr	x0, [x29, #64]
  409dac:	ldrb	w0, [x0, #42]
  409db0:	cmp	w0, #0x0
  409db4:	b.eq	409e08 <__fxstatat@plt+0x6e18>  // b.none
  409db8:	ldr	w0, [x29, #828]
  409dbc:	and	w0, w0, #0xf000
  409dc0:	cmp	w0, #0x4, lsl #12
  409dc4:	b.ne	409e08 <__fxstatat@plt+0x6e18>  // b.any
  409dc8:	ldrb	w0, [x29, #94]
  409dcc:	cmp	w0, #0x0
  409dd0:	b.eq	409df4 <__fxstatat@plt+0x6e04>  // b.none
  409dd4:	ldr	x0, [x29, #512]
  409dd8:	ldr	x1, [x29, #504]
  409ddc:	mov	x2, x1
  409de0:	mov	x1, x0
  409de4:	ldr	x0, [x29, #96]
  409de8:	bl	40b97c <__fxstatat@plt+0x898c>
  409dec:	str	x0, [x29, #808]
  409df0:	b	409eb4 <__fxstatat@plt+0x6ec4>
  409df4:	ldr	x0, [x29, #512]
  409df8:	ldr	x1, [x29, #504]
  409dfc:	bl	40b920 <__fxstatat@plt+0x8930>
  409e00:	str	x0, [x29, #808]
  409e04:	b	409eb4 <__fxstatat@plt+0x6ec4>
  409e08:	ldr	x0, [x29, #64]
  409e0c:	ldrb	w0, [x0, #24]
  409e10:	cmp	w0, #0x0
  409e14:	b.eq	409e38 <__fxstatat@plt+0x6e48>  // b.none
  409e18:	ldr	w0, [x29, #524]
  409e1c:	cmp	w0, #0x1
  409e20:	b.ne	409e38 <__fxstatat@plt+0x6e48>  // b.any
  409e24:	ldr	x0, [x29, #512]
  409e28:	ldr	x1, [x29, #504]
  409e2c:	bl	40b920 <__fxstatat@plt+0x8930>
  409e30:	str	x0, [x29, #808]
  409e34:	b	409eb4 <__fxstatat@plt+0x6ec4>
  409e38:	ldr	x0, [x29, #64]
  409e3c:	ldrb	w0, [x0, #34]
  409e40:	cmp	w0, #0x0
  409e44:	b.eq	409eb4 <__fxstatat@plt+0x6ec4>  // b.none
  409e48:	ldr	x0, [x29, #64]
  409e4c:	ldrb	w0, [x0, #23]
  409e50:	eor	w0, w0, #0x1
  409e54:	and	w0, w0, #0xff
  409e58:	cmp	w0, #0x0
  409e5c:	b.eq	409eb4 <__fxstatat@plt+0x6ec4>  // b.none
  409e60:	ldr	w0, [x29, #524]
  409e64:	cmp	w0, #0x1
  409e68:	b.hi	409e98 <__fxstatat@plt+0x6ea8>  // b.pmore
  409e6c:	ldrb	w0, [x29, #94]
  409e70:	cmp	w0, #0x0
  409e74:	b.eq	409e88 <__fxstatat@plt+0x6e98>  // b.none
  409e78:	ldr	x0, [x29, #64]
  409e7c:	ldr	w0, [x0, #4]
  409e80:	cmp	w0, #0x3
  409e84:	b.eq	409e98 <__fxstatat@plt+0x6ea8>  // b.none
  409e88:	ldr	x0, [x29, #64]
  409e8c:	ldr	w0, [x0, #4]
  409e90:	cmp	w0, #0x4
  409e94:	b.ne	409eb4 <__fxstatat@plt+0x6ec4>  // b.any
  409e98:	ldr	x0, [x29, #512]
  409e9c:	ldr	x1, [x29, #504]
  409ea0:	mov	x2, x1
  409ea4:	mov	x1, x0
  409ea8:	ldr	x0, [x29, #96]
  409eac:	bl	40b97c <__fxstatat@plt+0x898c>
  409eb0:	str	x0, [x29, #808]
  409eb4:	ldr	x0, [x29, #808]
  409eb8:	cmp	x0, #0x0
  409ebc:	b.eq	40a098 <__fxstatat@plt+0x70a8>  // b.none
  409ec0:	ldr	w0, [x29, #828]
  409ec4:	and	w0, w0, #0xf000
  409ec8:	cmp	w0, #0x4, lsl #12
  409ecc:	b.ne	40a05c <__fxstatat@plt+0x706c>  // b.any
  409ed0:	ldr	x1, [x29, #808]
  409ed4:	ldr	x0, [x29, #104]
  409ed8:	bl	412a64 <__fxstatat@plt+0xfa74>
  409edc:	and	w0, w0, #0xff
  409ee0:	cmp	w0, #0x0
  409ee4:	b.eq	409f5c <__fxstatat@plt+0x6f6c>  // b.none
  409ee8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409eec:	add	x0, x0, #0xe28
  409ef0:	bl	402f70 <gettext@plt>
  409ef4:	mov	x19, x0
  409ef8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  409efc:	add	x0, x0, #0x520
  409f00:	ldr	x0, [x0]
  409f04:	mov	x2, x0
  409f08:	mov	w1, #0x4                   	// #4
  409f0c:	mov	w0, #0x0                   	// #0
  409f10:	bl	412284 <__fxstatat@plt+0xf294>
  409f14:	mov	x20, x0
  409f18:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  409f1c:	add	x0, x0, #0x528
  409f20:	ldr	x0, [x0]
  409f24:	mov	x2, x0
  409f28:	mov	w1, #0x4                   	// #4
  409f2c:	mov	w0, #0x1                   	// #1
  409f30:	bl	412284 <__fxstatat@plt+0xf294>
  409f34:	mov	x4, x0
  409f38:	mov	x3, x20
  409f3c:	mov	x2, x19
  409f40:	mov	w1, #0x0                   	// #0
  409f44:	mov	w0, #0x0                   	// #0
  409f48:	bl	402870 <error@plt>
  409f4c:	ldr	x0, [x29, #832]
  409f50:	mov	w1, #0x1                   	// #1
  409f54:	strb	w1, [x0]
  409f58:	b	40b31c <__fxstatat@plt+0x832c>
  409f5c:	ldr	x1, [x29, #808]
  409f60:	ldr	x0, [x29, #96]
  409f64:	bl	412a64 <__fxstatat@plt+0xfa74>
  409f68:	and	w0, w0, #0xff
  409f6c:	cmp	w0, #0x0
  409f70:	b.eq	409fe0 <__fxstatat@plt+0x6ff0>  // b.none
  409f74:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  409f78:	add	x0, x0, #0xe58
  409f7c:	bl	402f70 <gettext@plt>
  409f80:	mov	x19, x0
  409f84:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  409f88:	add	x0, x0, #0x520
  409f8c:	ldr	x0, [x0]
  409f90:	mov	x1, x0
  409f94:	mov	w0, #0x4                   	// #4
  409f98:	bl	412310 <__fxstatat@plt+0xf320>
  409f9c:	mov	x3, x0
  409fa0:	mov	x2, x19
  409fa4:	mov	w1, #0x0                   	// #0
  409fa8:	mov	w0, #0x0                   	// #0
  409fac:	bl	402870 <error@plt>
  409fb0:	ldr	x0, [x29, #64]
  409fb4:	ldrb	w0, [x0, #24]
  409fb8:	cmp	w0, #0x0
  409fbc:	b.eq	409fd8 <__fxstatat@plt+0x6fe8>  // b.none
  409fc0:	ldr	x0, [x29, #840]
  409fc4:	cmp	x0, #0x0
  409fc8:	b.eq	409fd8 <__fxstatat@plt+0x6fe8>  // b.none
  409fcc:	ldr	x0, [x29, #840]
  409fd0:	mov	w1, #0x1                   	// #1
  409fd4:	strb	w1, [x0]
  409fd8:	mov	w0, #0x1                   	// #1
  409fdc:	b	40b3fc <__fxstatat@plt+0x840c>
  409fe0:	ldr	x0, [x29, #64]
  409fe4:	ldr	w0, [x0, #4]
  409fe8:	cmp	w0, #0x4
  409fec:	b.eq	40a098 <__fxstatat@plt+0x70a8>  // b.none
  409ff0:	ldrb	w0, [x29, #94]
  409ff4:	cmp	w0, #0x0
  409ff8:	b.eq	40a00c <__fxstatat@plt+0x701c>  // b.none
  409ffc:	ldr	x0, [x29, #64]
  40a000:	ldr	w0, [x0, #4]
  40a004:	cmp	w0, #0x3
  40a008:	b.eq	40a098 <__fxstatat@plt+0x70a8>  // b.none
  40a00c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a010:	add	x0, x0, #0xe90
  40a014:	bl	402f70 <gettext@plt>
  40a018:	mov	x19, x0
  40a01c:	ldr	x2, [x29, #96]
  40a020:	mov	w1, #0x4                   	// #4
  40a024:	mov	w0, #0x0                   	// #0
  40a028:	bl	412284 <__fxstatat@plt+0xf294>
  40a02c:	mov	x20, x0
  40a030:	ldr	x2, [x29, #808]
  40a034:	mov	w1, #0x4                   	// #4
  40a038:	mov	w0, #0x1                   	// #1
  40a03c:	bl	412284 <__fxstatat@plt+0xf294>
  40a040:	mov	x4, x0
  40a044:	mov	x3, x20
  40a048:	mov	x2, x19
  40a04c:	mov	w1, #0x0                   	// #0
  40a050:	mov	w0, #0x0                   	// #0
  40a054:	bl	402870 <error@plt>
  40a058:	b	40b31c <__fxstatat@plt+0x832c>
  40a05c:	ldr	x0, [x29, #64]
  40a060:	ldrb	w0, [x0, #46]
  40a064:	ldrb	w4, [x29, #759]
  40a068:	mov	w3, w0
  40a06c:	mov	w2, #0x1                   	// #1
  40a070:	ldr	x1, [x29, #96]
  40a074:	ldr	x0, [x29, #808]
  40a078:	bl	408cd8 <__fxstatat@plt+0x5ce8>
  40a07c:	and	w0, w0, #0xff
  40a080:	eor	w0, w0, #0x1
  40a084:	and	w0, w0, #0xff
  40a088:	cmp	w0, #0x0
  40a08c:	b.ne	40b308 <__fxstatat@plt+0x8318>  // b.any
  40a090:	mov	w0, #0x1                   	// #1
  40a094:	b	40b3fc <__fxstatat@plt+0x840c>
  40a098:	ldr	x0, [x29, #64]
  40a09c:	ldrb	w0, [x0, #24]
  40a0a0:	cmp	w0, #0x0
  40a0a4:	b.eq	40a38c <__fxstatat@plt+0x739c>  // b.none
  40a0a8:	ldr	w0, [x29, #792]
  40a0ac:	cmp	w0, #0x11
  40a0b0:	b.ne	40a0dc <__fxstatat@plt+0x70ec>  // b.any
  40a0b4:	ldr	x1, [x29, #96]
  40a0b8:	ldr	x0, [x29, #104]
  40a0bc:	bl	402dc0 <rename@plt>
  40a0c0:	cmp	w0, #0x0
  40a0c4:	b.eq	40a0d4 <__fxstatat@plt+0x70e4>  // b.none
  40a0c8:	bl	402f30 <__errno_location@plt>
  40a0cc:	ldr	w0, [x0]
  40a0d0:	b	40a0d8 <__fxstatat@plt+0x70e8>
  40a0d4:	mov	w0, #0x0                   	// #0
  40a0d8:	str	w0, [x29, #792]
  40a0dc:	ldr	w0, [x29, #792]
  40a0e0:	cmp	w0, #0x0
  40a0e4:	b.ne	40a198 <__fxstatat@plt+0x71a8>  // b.any
  40a0e8:	ldr	x0, [x29, #64]
  40a0ec:	ldrb	w0, [x0, #46]
  40a0f0:	cmp	w0, #0x0
  40a0f4:	b.eq	40a118 <__fxstatat@plt+0x7128>  // b.none
  40a0f8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a0fc:	add	x0, x0, #0xec0
  40a100:	bl	402f70 <gettext@plt>
  40a104:	bl	402f10 <printf@plt>
  40a108:	ldr	x2, [x29, #800]
  40a10c:	ldr	x1, [x29, #96]
  40a110:	ldr	x0, [x29, #104]
  40a114:	bl	408bec <__fxstatat@plt+0x5bfc>
  40a118:	ldr	x0, [x29, #64]
  40a11c:	ldrb	w0, [x0, #33]
  40a120:	cmp	w0, #0x0
  40a124:	b.eq	40a13c <__fxstatat@plt+0x714c>  // b.none
  40a128:	ldr	x3, [x29, #64]
  40a12c:	mov	w2, #0x1                   	// #1
  40a130:	mov	w1, #0x0                   	// #0
  40a134:	ldr	x0, [x29, #96]
  40a138:	bl	4071b4 <__fxstatat@plt+0x41c4>
  40a13c:	ldr	x0, [x29, #840]
  40a140:	cmp	x0, #0x0
  40a144:	b.eq	40a154 <__fxstatat@plt+0x7164>  // b.none
  40a148:	ldr	x0, [x29, #840]
  40a14c:	mov	w1, #0x1                   	// #1
  40a150:	strb	w1, [x0]
  40a154:	ldrb	w0, [x29, #94]
  40a158:	cmp	w0, #0x0
  40a15c:	b.eq	40a190 <__fxstatat@plt+0x71a0>  // b.none
  40a160:	ldr	x0, [x29, #64]
  40a164:	ldrb	w0, [x0, #49]
  40a168:	eor	w0, w0, #0x1
  40a16c:	and	w0, w0, #0xff
  40a170:	cmp	w0, #0x0
  40a174:	b.eq	40a190 <__fxstatat@plt+0x71a0>  // b.none
  40a178:	ldr	x0, [x29, #64]
  40a17c:	ldr	x0, [x0, #64]
  40a180:	add	x1, x29, #0x1f8
  40a184:	mov	x2, x1
  40a188:	ldr	x1, [x29, #96]
  40a18c:	bl	40e054 <__fxstatat@plt+0xb064>
  40a190:	mov	w0, #0x1                   	// #1
  40a194:	b	40b3fc <__fxstatat@plt+0x840c>
  40a198:	ldr	w0, [x29, #792]
  40a19c:	cmp	w0, #0x16
  40a1a0:	b.ne	40a21c <__fxstatat@plt+0x722c>  // b.any
  40a1a4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a1a8:	add	x0, x0, #0xed0
  40a1ac:	bl	402f70 <gettext@plt>
  40a1b0:	mov	x19, x0
  40a1b4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40a1b8:	add	x0, x0, #0x520
  40a1bc:	ldr	x0, [x0]
  40a1c0:	mov	x2, x0
  40a1c4:	mov	w1, #0x4                   	// #4
  40a1c8:	mov	w0, #0x0                   	// #0
  40a1cc:	bl	412284 <__fxstatat@plt+0xf294>
  40a1d0:	mov	x20, x0
  40a1d4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40a1d8:	add	x0, x0, #0x528
  40a1dc:	ldr	x0, [x0]
  40a1e0:	mov	x2, x0
  40a1e4:	mov	w1, #0x4                   	// #4
  40a1e8:	mov	w0, #0x1                   	// #1
  40a1ec:	bl	412284 <__fxstatat@plt+0xf294>
  40a1f0:	mov	x4, x0
  40a1f4:	mov	x3, x20
  40a1f8:	mov	x2, x19
  40a1fc:	mov	w1, #0x0                   	// #0
  40a200:	mov	w0, #0x0                   	// #0
  40a204:	bl	402870 <error@plt>
  40a208:	ldr	x0, [x29, #832]
  40a20c:	mov	w1, #0x1                   	// #1
  40a210:	strb	w1, [x0]
  40a214:	mov	w0, #0x1                   	// #1
  40a218:	b	40b3fc <__fxstatat@plt+0x840c>
  40a21c:	ldr	w0, [x29, #792]
  40a220:	cmp	w0, #0x12
  40a224:	b.eq	40a288 <__fxstatat@plt+0x7298>  // b.none
  40a228:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a22c:	add	x0, x0, #0xf00
  40a230:	bl	402f70 <gettext@plt>
  40a234:	mov	x19, x0
  40a238:	ldr	x2, [x29, #104]
  40a23c:	mov	w1, #0x4                   	// #4
  40a240:	mov	w0, #0x0                   	// #0
  40a244:	bl	412284 <__fxstatat@plt+0xf294>
  40a248:	mov	x20, x0
  40a24c:	ldr	x2, [x29, #96]
  40a250:	mov	w1, #0x4                   	// #4
  40a254:	mov	w0, #0x1                   	// #1
  40a258:	bl	412284 <__fxstatat@plt+0xf294>
  40a25c:	mov	x4, x0
  40a260:	mov	x3, x20
  40a264:	mov	x2, x19
  40a268:	ldr	w1, [x29, #792]
  40a26c:	mov	w0, #0x0                   	// #0
  40a270:	bl	402870 <error@plt>
  40a274:	ldr	x0, [x29, #512]
  40a278:	ldr	x1, [x29, #504]
  40a27c:	bl	40b8c4 <__fxstatat@plt+0x88d4>
  40a280:	mov	w0, #0x0                   	// #0
  40a284:	b	40b3fc <__fxstatat@plt+0x840c>
  40a288:	ldr	w0, [x29, #828]
  40a28c:	and	w0, w0, #0xf000
  40a290:	cmp	w0, #0x4, lsl #12
  40a294:	b.ne	40a2b0 <__fxstatat@plt+0x72c0>  // b.any
  40a298:	ldr	x0, [x29, #96]
  40a29c:	bl	402cb0 <rmdir@plt>
  40a2a0:	cmp	w0, #0x0
  40a2a4:	cset	w0, ne  // ne = any
  40a2a8:	and	w0, w0, #0xff
  40a2ac:	b	40a2c4 <__fxstatat@plt+0x72d4>
  40a2b0:	ldr	x0, [x29, #96]
  40a2b4:	bl	402f60 <unlink@plt>
  40a2b8:	cmp	w0, #0x0
  40a2bc:	cset	w0, ne  // ne = any
  40a2c0:	and	w0, w0, #0xff
  40a2c4:	cmp	w0, #0x0
  40a2c8:	b.eq	40a344 <__fxstatat@plt+0x7354>  // b.none
  40a2cc:	bl	402f30 <__errno_location@plt>
  40a2d0:	ldr	w0, [x0]
  40a2d4:	cmp	w0, #0x2
  40a2d8:	b.eq	40a344 <__fxstatat@plt+0x7354>  // b.none
  40a2dc:	bl	402f30 <__errno_location@plt>
  40a2e0:	ldr	w19, [x0]
  40a2e4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a2e8:	add	x0, x0, #0xf18
  40a2ec:	bl	402f70 <gettext@plt>
  40a2f0:	mov	x20, x0
  40a2f4:	ldr	x2, [x29, #104]
  40a2f8:	mov	w1, #0x4                   	// #4
  40a2fc:	mov	w0, #0x0                   	// #0
  40a300:	bl	412284 <__fxstatat@plt+0xf294>
  40a304:	mov	x21, x0
  40a308:	ldr	x2, [x29, #96]
  40a30c:	mov	w1, #0x4                   	// #4
  40a310:	mov	w0, #0x1                   	// #1
  40a314:	bl	412284 <__fxstatat@plt+0xf294>
  40a318:	mov	x4, x0
  40a31c:	mov	x3, x21
  40a320:	mov	x2, x20
  40a324:	mov	w1, w19
  40a328:	mov	w0, #0x0                   	// #0
  40a32c:	bl	402870 <error@plt>
  40a330:	ldr	x0, [x29, #512]
  40a334:	ldr	x1, [x29, #504]
  40a338:	bl	40b8c4 <__fxstatat@plt+0x88d4>
  40a33c:	mov	w0, #0x0                   	// #0
  40a340:	b	40b3fc <__fxstatat@plt+0x840c>
  40a344:	ldr	x0, [x29, #64]
  40a348:	ldrb	w0, [x0, #46]
  40a34c:	cmp	w0, #0x0
  40a350:	b.eq	40a384 <__fxstatat@plt+0x7394>  // b.none
  40a354:	ldr	w0, [x29, #828]
  40a358:	and	w0, w0, #0xf000
  40a35c:	cmp	w0, #0x4, lsl #12
  40a360:	b.eq	40a384 <__fxstatat@plt+0x7394>  // b.none
  40a364:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a368:	add	x0, x0, #0xf58
  40a36c:	bl	402f70 <gettext@plt>
  40a370:	bl	402f10 <printf@plt>
  40a374:	ldr	x2, [x29, #800]
  40a378:	ldr	x1, [x29, #96]
  40a37c:	ldr	x0, [x29, #104]
  40a380:	bl	408bec <__fxstatat@plt+0x5bfc>
  40a384:	mov	w0, #0x1                   	// #1
  40a388:	strb	w0, [x29, #95]
  40a38c:	ldr	x0, [x29, #64]
  40a390:	ldrb	w0, [x0, #43]
  40a394:	cmp	w0, #0x0
  40a398:	b.eq	40a3ac <__fxstatat@plt+0x73bc>  // b.none
  40a39c:	ldr	x0, [x29, #64]
  40a3a0:	ldr	w0, [x0, #16]
  40a3a4:	and	w0, w0, #0xfff
  40a3a8:	b	40a3b4 <__fxstatat@plt+0x73c4>
  40a3ac:	ldr	w0, [x29, #828]
  40a3b0:	and	w0, w0, #0xfff
  40a3b4:	str	w0, [x29, #692]
  40a3b8:	ldr	x0, [x29, #64]
  40a3bc:	ldrb	w0, [x0, #29]
  40a3c0:	eor	w0, w0, #0x1
  40a3c4:	and	w0, w0, #0xff
  40a3c8:	cmp	w0, #0x0
  40a3cc:	b.eq	40a3f0 <__fxstatat@plt+0x7400>  // b.none
  40a3d0:	ldr	w0, [x29, #828]
  40a3d4:	and	w0, w0, #0xf000
  40a3d8:	cmp	w0, #0x4, lsl #12
  40a3dc:	b.ne	40a3e8 <__fxstatat@plt+0x73f8>  // b.any
  40a3e0:	mov	w0, #0x12                  	// #18
  40a3e4:	b	40a3f4 <__fxstatat@plt+0x7404>
  40a3e8:	mov	w0, #0x0                   	// #0
  40a3ec:	b	40a3f4 <__fxstatat@plt+0x7404>
  40a3f0:	mov	w0, #0x3f                  	// #63
  40a3f4:	ldr	w1, [x29, #692]
  40a3f8:	and	w0, w0, w1
  40a3fc:	str	w0, [x29, #820]
  40a400:	mov	w0, #0x1                   	// #1
  40a404:	strb	w0, [x29, #799]
  40a408:	ldrb	w0, [x29, #95]
  40a40c:	ldr	x4, [x29, #64]
  40a410:	mov	w3, w0
  40a414:	ldr	w2, [x29, #828]
  40a418:	ldr	x1, [x29, #96]
  40a41c:	ldr	x0, [x29, #104]
  40a420:	bl	406f18 <__fxstatat@plt+0x3f28>
  40a424:	and	w0, w0, #0xff
  40a428:	eor	w0, w0, #0x1
  40a42c:	and	w0, w0, #0xff
  40a430:	cmp	w0, #0x0
  40a434:	b.eq	40a440 <__fxstatat@plt+0x7450>  // b.none
  40a438:	mov	w0, #0x0                   	// #0
  40a43c:	b	40b3fc <__fxstatat@plt+0x840c>
  40a440:	ldr	w0, [x29, #828]
  40a444:	and	w0, w0, #0xf000
  40a448:	cmp	w0, #0x4, lsl #12
  40a44c:	b.ne	40a784 <__fxstatat@plt+0x7794>  // b.any
  40a450:	add	x0, x29, #0x1f8
  40a454:	ldr	x1, [x29, #72]
  40a458:	bl	406540 <__fxstatat@plt+0x3550>
  40a45c:	and	w0, w0, #0xff
  40a460:	cmp	w0, #0x0
  40a464:	b.eq	40a49c <__fxstatat@plt+0x74ac>  // b.none
  40a468:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a46c:	add	x0, x0, #0xf60
  40a470:	bl	402f70 <gettext@plt>
  40a474:	mov	x19, x0
  40a478:	ldr	x1, [x29, #104]
  40a47c:	mov	w0, #0x4                   	// #4
  40a480:	bl	412310 <__fxstatat@plt+0xf320>
  40a484:	mov	x3, x0
  40a488:	mov	x2, x19
  40a48c:	mov	w1, #0x0                   	// #0
  40a490:	mov	w0, #0x0                   	// #0
  40a494:	bl	402870 <error@plt>
  40a498:	b	40b31c <__fxstatat@plt+0x832c>
  40a49c:	sub	sp, sp, #0x20
  40a4a0:	mov	x0, sp
  40a4a4:	add	x0, x0, #0xf
  40a4a8:	lsr	x0, x0, #4
  40a4ac:	lsl	x0, x0, #4
  40a4b0:	str	x0, [x29, #640]
  40a4b4:	ldr	x0, [x29, #640]
  40a4b8:	ldr	x1, [x29, #72]
  40a4bc:	str	x1, [x0]
  40a4c0:	ldr	x1, [x29, #512]
  40a4c4:	ldr	x0, [x29, #640]
  40a4c8:	str	x1, [x0, #8]
  40a4cc:	ldr	x1, [x29, #504]
  40a4d0:	ldr	x0, [x29, #640]
  40a4d4:	str	x1, [x0, #16]
  40a4d8:	ldrb	w0, [x29, #95]
  40a4dc:	cmp	w0, #0x0
  40a4e0:	b.ne	40a4f4 <__fxstatat@plt+0x7504>  // b.any
  40a4e4:	ldr	w0, [x29, #392]
  40a4e8:	and	w0, w0, #0xf000
  40a4ec:	cmp	w0, #0x4, lsl #12
  40a4f0:	b.eq	40a6bc <__fxstatat@plt+0x76cc>  // b.none
  40a4f4:	ldr	w0, [x29, #820]
  40a4f8:	mvn	w1, w0
  40a4fc:	ldr	w0, [x29, #692]
  40a500:	and	w0, w1, w0
  40a504:	mov	w1, w0
  40a508:	ldr	x0, [x29, #96]
  40a50c:	bl	402f90 <mkdir@plt>
  40a510:	cmp	w0, #0x0
  40a514:	b.eq	40a554 <__fxstatat@plt+0x7564>  // b.none
  40a518:	bl	402f30 <__errno_location@plt>
  40a51c:	ldr	w19, [x0]
  40a520:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a524:	add	x0, x0, #0xf88
  40a528:	bl	402f70 <gettext@plt>
  40a52c:	mov	x20, x0
  40a530:	ldr	x1, [x29, #96]
  40a534:	mov	w0, #0x4                   	// #4
  40a538:	bl	412310 <__fxstatat@plt+0xf320>
  40a53c:	mov	x3, x0
  40a540:	mov	x2, x20
  40a544:	mov	w1, w19
  40a548:	mov	w0, #0x0                   	// #0
  40a54c:	bl	402870 <error@plt>
  40a550:	b	40b31c <__fxstatat@plt+0x832c>
  40a554:	add	x0, x29, #0x178
  40a558:	mov	x1, x0
  40a55c:	ldr	x0, [x29, #96]
  40a560:	bl	419438 <__fxstatat@plt+0x16448>
  40a564:	cmp	w0, #0x0
  40a568:	b.eq	40a5a8 <__fxstatat@plt+0x75b8>  // b.none
  40a56c:	bl	402f30 <__errno_location@plt>
  40a570:	ldr	w19, [x0]
  40a574:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a578:	add	x0, x0, #0xbe8
  40a57c:	bl	402f70 <gettext@plt>
  40a580:	mov	x20, x0
  40a584:	ldr	x1, [x29, #96]
  40a588:	mov	w0, #0x4                   	// #4
  40a58c:	bl	412310 <__fxstatat@plt+0xf320>
  40a590:	mov	x3, x0
  40a594:	mov	x2, x20
  40a598:	mov	w1, w19
  40a59c:	mov	w0, #0x0                   	// #0
  40a5a0:	bl	402870 <error@plt>
  40a5a4:	b	40b31c <__fxstatat@plt+0x832c>
  40a5a8:	ldr	w0, [x29, #392]
  40a5ac:	and	w0, w0, #0x1c0
  40a5b0:	cmp	w0, #0x1c0
  40a5b4:	b.eq	40a620 <__fxstatat@plt+0x7630>  // b.none
  40a5b8:	ldr	w0, [x29, #392]
  40a5bc:	str	w0, [x29, #824]
  40a5c0:	mov	w0, #0x1                   	// #1
  40a5c4:	strb	w0, [x29, #819]
  40a5c8:	ldr	w0, [x29, #824]
  40a5cc:	orr	w0, w0, #0x1c0
  40a5d0:	mov	w1, w0
  40a5d4:	ldr	x0, [x29, #96]
  40a5d8:	bl	402a50 <chmod@plt>
  40a5dc:	cmp	w0, #0x0
  40a5e0:	b.eq	40a620 <__fxstatat@plt+0x7630>  // b.none
  40a5e4:	bl	402f30 <__errno_location@plt>
  40a5e8:	ldr	w19, [x0]
  40a5ec:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a5f0:	add	x0, x0, #0xfa8
  40a5f4:	bl	402f70 <gettext@plt>
  40a5f8:	mov	x20, x0
  40a5fc:	ldr	x1, [x29, #96]
  40a600:	mov	w0, #0x4                   	// #4
  40a604:	bl	412310 <__fxstatat@plt+0xf320>
  40a608:	mov	x3, x0
  40a60c:	mov	x2, x20
  40a610:	mov	w1, w19
  40a614:	mov	w0, #0x0                   	// #0
  40a618:	bl	402870 <error@plt>
  40a61c:	b	40b31c <__fxstatat@plt+0x832c>
  40a620:	ldr	x0, [x29, #56]
  40a624:	ldrb	w0, [x0]
  40a628:	eor	w0, w0, #0x1
  40a62c:	and	w0, w0, #0xff
  40a630:	cmp	w0, #0x0
  40a634:	b.eq	40a65c <__fxstatat@plt+0x766c>  // b.none
  40a638:	ldr	x0, [x29, #384]
  40a63c:	ldr	x1, [x29, #376]
  40a640:	mov	x2, x1
  40a644:	mov	x1, x0
  40a648:	ldr	x0, [x29, #96]
  40a64c:	bl	40b97c <__fxstatat@plt+0x898c>
  40a650:	ldr	x0, [x29, #56]
  40a654:	mov	w1, #0x1                   	// #1
  40a658:	strb	w1, [x0]
  40a65c:	ldr	x0, [x29, #64]
  40a660:	ldrb	w0, [x0, #46]
  40a664:	cmp	w0, #0x0
  40a668:	b.eq	40a720 <__fxstatat@plt+0x7730>  // b.none
  40a66c:	ldr	x0, [x29, #64]
  40a670:	ldrb	w0, [x0, #24]
  40a674:	cmp	w0, #0x0
  40a678:	b.eq	40a6a8 <__fxstatat@plt+0x76b8>  // b.none
  40a67c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a680:	add	x0, x0, #0xfc8
  40a684:	bl	402f70 <gettext@plt>
  40a688:	mov	x19, x0
  40a68c:	ldr	x1, [x29, #96]
  40a690:	mov	w0, #0x4                   	// #4
  40a694:	bl	412310 <__fxstatat@plt+0xf320>
  40a698:	mov	x1, x0
  40a69c:	mov	x0, x19
  40a6a0:	bl	402f10 <printf@plt>
  40a6a4:	b	40a720 <__fxstatat@plt+0x7730>
  40a6a8:	mov	x2, #0x0                   	// #0
  40a6ac:	ldr	x1, [x29, #96]
  40a6b0:	ldr	x0, [x29, #104]
  40a6b4:	bl	408bec <__fxstatat@plt+0x5bfc>
  40a6b8:	b	40a720 <__fxstatat@plt+0x7730>
  40a6bc:	str	wzr, [x29, #820]
  40a6c0:	ldr	x0, [x29, #64]
  40a6c4:	ldrb	w0, [x0, #33]
  40a6c8:	cmp	w0, #0x0
  40a6cc:	b.ne	40a6e0 <__fxstatat@plt+0x76f0>  // b.any
  40a6d0:	ldr	x0, [x29, #64]
  40a6d4:	ldrb	w0, [x0, #37]
  40a6d8:	cmp	w0, #0x0
  40a6dc:	b.eq	40a720 <__fxstatat@plt+0x7730>  // b.none
  40a6e0:	ldr	x0, [x29, #64]
  40a6e4:	ldrb	w0, [x0, #37]
  40a6e8:	ldr	x3, [x29, #64]
  40a6ec:	mov	w2, #0x0                   	// #0
  40a6f0:	mov	w1, w0
  40a6f4:	ldr	x0, [x29, #96]
  40a6f8:	bl	4071b4 <__fxstatat@plt+0x41c4>
  40a6fc:	and	w0, w0, #0xff
  40a700:	eor	w0, w0, #0x1
  40a704:	and	w0, w0, #0xff
  40a708:	cmp	w0, #0x0
  40a70c:	b.eq	40a720 <__fxstatat@plt+0x7730>  // b.none
  40a710:	ldr	x0, [x29, #64]
  40a714:	ldrb	w0, [x0, #38]
  40a718:	cmp	w0, #0x0
  40a71c:	b.ne	40b310 <__fxstatat@plt+0x8320>  // b.any
  40a720:	ldr	x0, [x29, #64]
  40a724:	ldrb	w0, [x0, #28]
  40a728:	cmp	w0, #0x0
  40a72c:	b.eq	40a750 <__fxstatat@plt+0x7760>  // b.none
  40a730:	ldr	x0, [x29, #80]
  40a734:	cmp	x0, #0x0
  40a738:	b.eq	40a750 <__fxstatat@plt+0x7760>  // b.none
  40a73c:	ldr	x0, [x29, #80]
  40a740:	ldr	x1, [x0]
  40a744:	ldr	x0, [x29, #504]
  40a748:	cmp	x1, x0
  40a74c:	b.ne	40ad88 <__fxstatat@plt+0x7d98>  // b.any
  40a750:	ldrb	w1, [x29, #95]
  40a754:	add	x0, x29, #0x1f8
  40a758:	ldr	x7, [x29, #832]
  40a75c:	ldr	x6, [x29, #56]
  40a760:	ldr	x5, [x29, #64]
  40a764:	ldr	x4, [x29, #640]
  40a768:	mov	x3, x0
  40a76c:	mov	w2, w1
  40a770:	ldr	x1, [x29, #96]
  40a774:	ldr	x0, [x29, #104]
  40a778:	bl	406a14 <__fxstatat@plt+0x3a24>
  40a77c:	strb	w0, [x29, #799]
  40a780:	b	40ad88 <__fxstatat@plt+0x7d98>
  40a784:	ldr	x0, [x29, #64]
  40a788:	ldrb	w0, [x0, #44]
  40a78c:	cmp	w0, #0x0
  40a790:	b.eq	40a914 <__fxstatat@plt+0x7924>  // b.none
  40a794:	mov	w0, #0x1                   	// #1
  40a798:	strb	w0, [x29, #797]
  40a79c:	ldr	x0, [x29, #104]
  40a7a0:	ldrb	w0, [x0]
  40a7a4:	cmp	w0, #0x2f
  40a7a8:	b.eq	40a894 <__fxstatat@plt+0x78a4>  // b.none
  40a7ac:	ldr	x0, [x29, #96]
  40a7b0:	bl	40dbe0 <__fxstatat@plt+0xabf0>
  40a7b4:	str	x0, [x29, #656]
  40a7b8:	ldr	x1, [x29, #656]
  40a7bc:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a7c0:	add	x0, x0, #0xfe0
  40a7c4:	bl	402c80 <strcmp@plt>
  40a7c8:	cmp	w0, #0x0
  40a7cc:	b.eq	40a824 <__fxstatat@plt+0x7834>  // b.none
  40a7d0:	add	x0, x29, #0x70
  40a7d4:	mov	x1, x0
  40a7d8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a7dc:	add	x0, x0, #0xfe0
  40a7e0:	bl	419418 <__fxstatat@plt+0x16428>
  40a7e4:	cmp	w0, #0x0
  40a7e8:	b.ne	40a824 <__fxstatat@plt+0x7834>  // b.any
  40a7ec:	add	x0, x29, #0xf0
  40a7f0:	mov	x1, x0
  40a7f4:	ldr	x0, [x29, #656]
  40a7f8:	bl	419418 <__fxstatat@plt+0x16428>
  40a7fc:	cmp	w0, #0x0
  40a800:	b.ne	40a824 <__fxstatat@plt+0x7834>  // b.any
  40a804:	ldr	x1, [x29, #120]
  40a808:	ldr	x0, [x29, #248]
  40a80c:	cmp	x1, x0
  40a810:	b.ne	40a82c <__fxstatat@plt+0x783c>  // b.any
  40a814:	ldr	x1, [x29, #112]
  40a818:	ldr	x0, [x29, #240]
  40a81c:	cmp	x1, x0
  40a820:	b.ne	40a82c <__fxstatat@plt+0x783c>  // b.any
  40a824:	mov	w0, #0x1                   	// #1
  40a828:	b	40a830 <__fxstatat@plt+0x7840>
  40a82c:	mov	w0, #0x0                   	// #0
  40a830:	strb	w0, [x29, #655]
  40a834:	ldrb	w0, [x29, #655]
  40a838:	and	w0, w0, #0x1
  40a83c:	strb	w0, [x29, #655]
  40a840:	ldr	x0, [x29, #656]
  40a844:	bl	402d00 <free@plt>
  40a848:	ldrb	w0, [x29, #655]
  40a84c:	eor	w0, w0, #0x1
  40a850:	and	w0, w0, #0xff
  40a854:	cmp	w0, #0x0
  40a858:	b.eq	40a894 <__fxstatat@plt+0x78a4>  // b.none
  40a85c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40a860:	add	x0, x0, #0xfe8
  40a864:	bl	402f70 <gettext@plt>
  40a868:	mov	x19, x0
  40a86c:	ldr	x2, [x29, #96]
  40a870:	mov	w1, #0x3                   	// #3
  40a874:	mov	w0, #0x0                   	// #0
  40a878:	bl	412448 <__fxstatat@plt+0xf458>
  40a87c:	mov	x3, x0
  40a880:	mov	x2, x19
  40a884:	mov	w1, #0x0                   	// #0
  40a888:	mov	w0, #0x0                   	// #0
  40a88c:	bl	402870 <error@plt>
  40a890:	b	40b31c <__fxstatat@plt+0x832c>
  40a894:	ldr	x0, [x29, #64]
  40a898:	ldrb	w0, [x0, #22]
  40a89c:	mov	w4, #0xffffffff            	// #-1
  40a8a0:	mov	w3, w0
  40a8a4:	ldr	x2, [x29, #96]
  40a8a8:	mov	w1, #0xffffff9c            	// #-100
  40a8ac:	ldr	x0, [x29, #104]
  40a8b0:	bl	40c4a0 <__fxstatat@plt+0x94b0>
  40a8b4:	str	w0, [x29, #648]
  40a8b8:	ldr	w0, [x29, #648]
  40a8bc:	cmp	w0, #0x0
  40a8c0:	b.le	40ad88 <__fxstatat@plt+0x7d98>
  40a8c4:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40a8c8:	add	x0, x0, #0x28
  40a8cc:	bl	402f70 <gettext@plt>
  40a8d0:	mov	x19, x0
  40a8d4:	ldr	x2, [x29, #96]
  40a8d8:	mov	w1, #0x4                   	// #4
  40a8dc:	mov	w0, #0x0                   	// #0
  40a8e0:	bl	412284 <__fxstatat@plt+0xf294>
  40a8e4:	mov	x20, x0
  40a8e8:	ldr	x2, [x29, #104]
  40a8ec:	mov	w1, #0x4                   	// #4
  40a8f0:	mov	w0, #0x1                   	// #1
  40a8f4:	bl	412284 <__fxstatat@plt+0xf294>
  40a8f8:	mov	x4, x0
  40a8fc:	mov	x3, x20
  40a900:	mov	x2, x19
  40a904:	ldr	w1, [x29, #648]
  40a908:	mov	w0, #0x0                   	// #0
  40a90c:	bl	402870 <error@plt>
  40a910:	b	40b31c <__fxstatat@plt+0x832c>
  40a914:	ldr	x0, [x29, #64]
  40a918:	ldrb	w0, [x0, #23]
  40a91c:	cmp	w0, #0x0
  40a920:	b.eq	40a990 <__fxstatat@plt+0x79a0>  // b.none
  40a924:	ldr	x0, [x29, #64]
  40a928:	ldrb	w0, [x0, #22]
  40a92c:	cmp	w0, #0x0
  40a930:	b.ne	40a944 <__fxstatat@plt+0x7954>  // b.any
  40a934:	ldr	x0, [x29, #64]
  40a938:	ldr	w0, [x0, #8]
  40a93c:	cmp	w0, #0x3
  40a940:	b.ne	40a94c <__fxstatat@plt+0x795c>  // b.any
  40a944:	mov	w0, #0x1                   	// #1
  40a948:	b	40a950 <__fxstatat@plt+0x7960>
  40a94c:	mov	w0, #0x0                   	// #0
  40a950:	strb	w0, [x29, #671]
  40a954:	ldrb	w0, [x29, #671]
  40a958:	and	w0, w0, #0x1
  40a95c:	strb	w0, [x29, #671]
  40a960:	ldrb	w4, [x29, #759]
  40a964:	mov	w3, #0x0                   	// #0
  40a968:	ldrb	w2, [x29, #671]
  40a96c:	ldr	x1, [x29, #96]
  40a970:	ldr	x0, [x29, #104]
  40a974:	bl	408cd8 <__fxstatat@plt+0x5ce8>
  40a978:	and	w0, w0, #0xff
  40a97c:	eor	w0, w0, #0x1
  40a980:	and	w0, w0, #0xff
  40a984:	cmp	w0, #0x0
  40a988:	b.eq	40ad88 <__fxstatat@plt+0x7d98>  // b.none
  40a98c:	b	40b31c <__fxstatat@plt+0x832c>
  40a990:	ldr	w0, [x29, #828]
  40a994:	and	w0, w0, #0xf000
  40a998:	cmp	w0, #0x8, lsl #12
  40a99c:	b.eq	40a9c0 <__fxstatat@plt+0x79d0>  // b.none
  40a9a0:	ldr	x0, [x29, #64]
  40a9a4:	ldrb	w0, [x0, #20]
  40a9a8:	cmp	w0, #0x0
  40a9ac:	b.eq	40aa10 <__fxstatat@plt+0x7a20>  // b.none
  40a9b0:	ldr	w0, [x29, #828]
  40a9b4:	and	w0, w0, #0xf000
  40a9b8:	cmp	w0, #0xa, lsl #12
  40a9bc:	b.eq	40aa10 <__fxstatat@plt+0x7a20>  // b.none
  40a9c0:	mov	w0, #0x1                   	// #1
  40a9c4:	strb	w0, [x29, #798]
  40a9c8:	ldr	w0, [x29, #692]
  40a9cc:	and	w0, w0, #0x1ff
  40a9d0:	add	x2, x29, #0x1f8
  40a9d4:	add	x1, x29, #0x5f
  40a9d8:	mov	x6, x2
  40a9dc:	mov	x5, x1
  40a9e0:	ldr	w4, [x29, #820]
  40a9e4:	mov	w3, w0
  40a9e8:	ldr	x2, [x29, #64]
  40a9ec:	ldr	x1, [x29, #96]
  40a9f0:	ldr	x0, [x29, #104]
  40a9f4:	bl	4073b0 <__fxstatat@plt+0x43c0>
  40a9f8:	and	w0, w0, #0xff
  40a9fc:	eor	w0, w0, #0x1
  40aa00:	and	w0, w0, #0xff
  40aa04:	cmp	w0, #0x0
  40aa08:	b.eq	40ad88 <__fxstatat@plt+0x7d98>  // b.none
  40aa0c:	b	40b31c <__fxstatat@plt+0x832c>
  40aa10:	ldr	w0, [x29, #828]
  40aa14:	and	w0, w0, #0xf000
  40aa18:	cmp	w0, #0x1, lsl #12
  40aa1c:	b.ne	40aaac <__fxstatat@plt+0x7abc>  // b.any
  40aa20:	ldr	w0, [x29, #820]
  40aa24:	mvn	w1, w0
  40aa28:	ldr	w0, [x29, #828]
  40aa2c:	and	w0, w1, w0
  40aa30:	mov	x2, #0x0                   	// #0
  40aa34:	mov	w1, w0
  40aa38:	ldr	x0, [x29, #96]
  40aa3c:	bl	4162ac <__fxstatat@plt+0x132bc>
  40aa40:	cmp	w0, #0x0
  40aa44:	b.eq	40ad88 <__fxstatat@plt+0x7d98>  // b.none
  40aa48:	ldr	w0, [x29, #820]
  40aa4c:	mvn	w1, w0
  40aa50:	ldr	w0, [x29, #828]
  40aa54:	and	w0, w1, w0
  40aa58:	and	w0, w0, #0xffffefff
  40aa5c:	mov	w1, w0
  40aa60:	ldr	x0, [x29, #96]
  40aa64:	bl	402990 <mkfifo@plt>
  40aa68:	cmp	w0, #0x0
  40aa6c:	b.eq	40ad88 <__fxstatat@plt+0x7d98>  // b.none
  40aa70:	bl	402f30 <__errno_location@plt>
  40aa74:	ldr	w19, [x0]
  40aa78:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40aa7c:	add	x0, x0, #0x50
  40aa80:	bl	402f70 <gettext@plt>
  40aa84:	mov	x20, x0
  40aa88:	ldr	x1, [x29, #96]
  40aa8c:	mov	w0, #0x4                   	// #4
  40aa90:	bl	412310 <__fxstatat@plt+0xf320>
  40aa94:	mov	x3, x0
  40aa98:	mov	x2, x20
  40aa9c:	mov	w1, w19
  40aaa0:	mov	w0, #0x0                   	// #0
  40aaa4:	bl	402870 <error@plt>
  40aaa8:	b	40b31c <__fxstatat@plt+0x832c>
  40aaac:	ldr	w0, [x29, #828]
  40aab0:	and	w0, w0, #0xf000
  40aab4:	cmp	w0, #0x6, lsl #12
  40aab8:	b.eq	40aadc <__fxstatat@plt+0x7aec>  // b.none
  40aabc:	ldr	w0, [x29, #828]
  40aac0:	and	w0, w0, #0xf000
  40aac4:	cmp	w0, #0x2, lsl #12
  40aac8:	b.eq	40aadc <__fxstatat@plt+0x7aec>  // b.none
  40aacc:	ldr	w0, [x29, #828]
  40aad0:	and	w0, w0, #0xf000
  40aad4:	cmp	w0, #0xc, lsl #12
  40aad8:	b.ne	40ab44 <__fxstatat@plt+0x7b54>  // b.any
  40aadc:	ldr	w0, [x29, #820]
  40aae0:	mvn	w1, w0
  40aae4:	ldr	w0, [x29, #828]
  40aae8:	and	w0, w1, w0
  40aaec:	ldr	x1, [x29, #536]
  40aaf0:	mov	x2, x1
  40aaf4:	mov	w1, w0
  40aaf8:	ldr	x0, [x29, #96]
  40aafc:	bl	4162ac <__fxstatat@plt+0x132bc>
  40ab00:	cmp	w0, #0x0
  40ab04:	b.eq	40ad88 <__fxstatat@plt+0x7d98>  // b.none
  40ab08:	bl	402f30 <__errno_location@plt>
  40ab0c:	ldr	w19, [x0]
  40ab10:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40ab14:	add	x0, x0, #0x68
  40ab18:	bl	402f70 <gettext@plt>
  40ab1c:	mov	x20, x0
  40ab20:	ldr	x1, [x29, #96]
  40ab24:	mov	w0, #0x4                   	// #4
  40ab28:	bl	412310 <__fxstatat@plt+0xf320>
  40ab2c:	mov	x3, x0
  40ab30:	mov	x2, x20
  40ab34:	mov	w1, w19
  40ab38:	mov	w0, #0x0                   	// #0
  40ab3c:	bl	402870 <error@plt>
  40ab40:	b	40b31c <__fxstatat@plt+0x832c>
  40ab44:	ldr	w0, [x29, #828]
  40ab48:	and	w0, w0, #0xf000
  40ab4c:	cmp	w0, #0xa, lsl #12
  40ab50:	b.ne	40ad54 <__fxstatat@plt+0x7d64>  // b.any
  40ab54:	ldr	x0, [x29, #552]
  40ab58:	mov	x1, x0
  40ab5c:	ldr	x0, [x29, #104]
  40ab60:	bl	40c740 <__fxstatat@plt+0x9750>
  40ab64:	str	x0, [x29, #680]
  40ab68:	mov	w0, #0x1                   	// #1
  40ab6c:	strb	w0, [x29, #797]
  40ab70:	ldr	x0, [x29, #680]
  40ab74:	cmp	x0, #0x0
  40ab78:	b.ne	40abb8 <__fxstatat@plt+0x7bc8>  // b.any
  40ab7c:	bl	402f30 <__errno_location@plt>
  40ab80:	ldr	w19, [x0]
  40ab84:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40ab88:	add	x0, x0, #0x88
  40ab8c:	bl	402f70 <gettext@plt>
  40ab90:	mov	x20, x0
  40ab94:	ldr	x1, [x29, #104]
  40ab98:	mov	w0, #0x4                   	// #4
  40ab9c:	bl	412310 <__fxstatat@plt+0xf320>
  40aba0:	mov	x3, x0
  40aba4:	mov	x2, x20
  40aba8:	mov	w1, w19
  40abac:	mov	w0, #0x0                   	// #0
  40abb0:	bl	402870 <error@plt>
  40abb4:	b	40b31c <__fxstatat@plt+0x832c>
  40abb8:	ldr	x0, [x29, #64]
  40abbc:	ldrb	w0, [x0, #22]
  40abc0:	mov	w4, #0xffffffff            	// #-1
  40abc4:	mov	w3, w0
  40abc8:	ldr	x2, [x29, #96]
  40abcc:	mov	w1, #0xffffff9c            	// #-100
  40abd0:	ldr	x0, [x29, #680]
  40abd4:	bl	40c4a0 <__fxstatat@plt+0x94b0>
  40abd8:	str	w0, [x29, #772]
  40abdc:	ldr	w0, [x29, #772]
  40abe0:	cmp	w0, #0x0
  40abe4:	b.le	40ac70 <__fxstatat@plt+0x7c80>
  40abe8:	ldr	x0, [x29, #64]
  40abec:	ldrb	w0, [x0, #45]
  40abf0:	cmp	w0, #0x0
  40abf4:	b.eq	40ac70 <__fxstatat@plt+0x7c80>  // b.none
  40abf8:	ldrb	w0, [x29, #95]
  40abfc:	eor	w0, w0, #0x1
  40ac00:	and	w0, w0, #0xff
  40ac04:	cmp	w0, #0x0
  40ac08:	b.eq	40ac70 <__fxstatat@plt+0x7c80>  // b.none
  40ac0c:	ldr	w0, [x29, #392]
  40ac10:	and	w0, w0, #0xf000
  40ac14:	cmp	w0, #0xa, lsl #12
  40ac18:	b.ne	40ac70 <__fxstatat@plt+0x7c80>  // b.any
  40ac1c:	ldr	x19, [x29, #424]
  40ac20:	ldr	x0, [x29, #680]
  40ac24:	bl	402840 <strlen@plt>
  40ac28:	cmp	x19, x0
  40ac2c:	b.ne	40ac70 <__fxstatat@plt+0x7c80>  // b.any
  40ac30:	ldr	x0, [x29, #424]
  40ac34:	mov	x1, x0
  40ac38:	ldr	x0, [x29, #96]
  40ac3c:	bl	40c740 <__fxstatat@plt+0x9750>
  40ac40:	str	x0, [x29, #672]
  40ac44:	ldr	x0, [x29, #672]
  40ac48:	cmp	x0, #0x0
  40ac4c:	b.eq	40ac70 <__fxstatat@plt+0x7c80>  // b.none
  40ac50:	ldr	x1, [x29, #680]
  40ac54:	ldr	x0, [x29, #672]
  40ac58:	bl	402c80 <strcmp@plt>
  40ac5c:	cmp	w0, #0x0
  40ac60:	b.ne	40ac68 <__fxstatat@plt+0x7c78>  // b.any
  40ac64:	str	wzr, [x29, #772]
  40ac68:	ldr	x0, [x29, #672]
  40ac6c:	bl	402d00 <free@plt>
  40ac70:	ldr	x0, [x29, #680]
  40ac74:	bl	402d00 <free@plt>
  40ac78:	ldr	w0, [x29, #772]
  40ac7c:	cmp	w0, #0x0
  40ac80:	b.le	40acb8 <__fxstatat@plt+0x7cc8>
  40ac84:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40ac88:	add	x0, x0, #0xa8
  40ac8c:	bl	402f70 <gettext@plt>
  40ac90:	mov	x19, x0
  40ac94:	ldr	x1, [x29, #96]
  40ac98:	mov	w0, #0x4                   	// #4
  40ac9c:	bl	412310 <__fxstatat@plt+0xf320>
  40aca0:	mov	x3, x0
  40aca4:	mov	x2, x19
  40aca8:	ldr	w1, [x29, #772]
  40acac:	mov	w0, #0x0                   	// #0
  40acb0:	bl	402870 <error@plt>
  40acb4:	b	40b31c <__fxstatat@plt+0x832c>
  40acb8:	ldr	x0, [x29, #64]
  40acbc:	ldrb	w0, [x0, #37]
  40acc0:	cmp	w0, #0x0
  40acc4:	b.eq	40accc <__fxstatat@plt+0x7cdc>  // b.none
  40acc8:	bl	408c88 <__fxstatat@plt+0x5c98>
  40accc:	ldr	x0, [x29, #64]
  40acd0:	ldrb	w0, [x0, #29]
  40acd4:	cmp	w0, #0x0
  40acd8:	b.eq	40ad88 <__fxstatat@plt+0x7d98>  // b.none
  40acdc:	ldr	w0, [x29, #528]
  40ace0:	ldr	w1, [x29, #532]
  40ace4:	mov	w2, w1
  40ace8:	mov	w1, w0
  40acec:	ldr	x0, [x29, #96]
  40acf0:	bl	402cc0 <lchown@plt>
  40acf4:	cmp	w0, #0x0
  40acf8:	b.eq	40ad88 <__fxstatat@plt+0x7d98>  // b.none
  40acfc:	ldr	x0, [x29, #64]
  40ad00:	bl	40b6d8 <__fxstatat@plt+0x86e8>
  40ad04:	and	w0, w0, #0xff
  40ad08:	eor	w0, w0, #0x1
  40ad0c:	and	w0, w0, #0xff
  40ad10:	cmp	w0, #0x0
  40ad14:	b.eq	40ad88 <__fxstatat@plt+0x7d98>  // b.none
  40ad18:	bl	402f30 <__errno_location@plt>
  40ad1c:	ldr	w19, [x0]
  40ad20:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40ad24:	add	x0, x0, #0x890
  40ad28:	bl	402f70 <gettext@plt>
  40ad2c:	ldr	x3, [x29, #96]
  40ad30:	mov	x2, x0
  40ad34:	mov	w1, w19
  40ad38:	mov	w0, #0x0                   	// #0
  40ad3c:	bl	402870 <error@plt>
  40ad40:	ldr	x0, [x29, #64]
  40ad44:	ldrb	w0, [x0, #36]
  40ad48:	cmp	w0, #0x0
  40ad4c:	b.eq	40ad88 <__fxstatat@plt+0x7d98>  // b.none
  40ad50:	b	40b31c <__fxstatat@plt+0x832c>
  40ad54:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40ad58:	add	x0, x0, #0xc8
  40ad5c:	bl	402f70 <gettext@plt>
  40ad60:	mov	x19, x0
  40ad64:	ldr	x1, [x29, #104]
  40ad68:	mov	w0, #0x4                   	// #4
  40ad6c:	bl	412310 <__fxstatat@plt+0xf320>
  40ad70:	mov	x3, x0
  40ad74:	mov	x2, x19
  40ad78:	mov	w1, #0x0                   	// #0
  40ad7c:	mov	w0, #0x0                   	// #0
  40ad80:	bl	402870 <error@plt>
  40ad84:	b	40b31c <__fxstatat@plt+0x832c>
  40ad88:	ldrb	w0, [x29, #95]
  40ad8c:	eor	w0, w0, #0x1
  40ad90:	and	w0, w0, #0xff
  40ad94:	cmp	w0, #0x0
  40ad98:	b.eq	40ae24 <__fxstatat@plt+0x7e34>  // b.none
  40ad9c:	ldr	x0, [x29, #64]
  40ada0:	ldrb	w0, [x0, #20]
  40ada4:	eor	w0, w0, #0x1
  40ada8:	and	w0, w0, #0xff
  40adac:	cmp	w0, #0x0
  40adb0:	b.eq	40ae24 <__fxstatat@plt+0x7e34>  // b.none
  40adb4:	ldr	w0, [x29, #828]
  40adb8:	and	w0, w0, #0xf000
  40adbc:	cmp	w0, #0x4, lsl #12
  40adc0:	b.eq	40ae24 <__fxstatat@plt+0x7e34>  // b.none
  40adc4:	ldr	x0, [x29, #64]
  40adc8:	ldrb	w0, [x0, #33]
  40adcc:	cmp	w0, #0x0
  40add0:	b.ne	40ade4 <__fxstatat@plt+0x7df4>  // b.any
  40add4:	ldr	x0, [x29, #64]
  40add8:	ldrb	w0, [x0, #37]
  40addc:	cmp	w0, #0x0
  40ade0:	b.eq	40ae24 <__fxstatat@plt+0x7e34>  // b.none
  40ade4:	ldr	x0, [x29, #64]
  40ade8:	ldrb	w0, [x0, #37]
  40adec:	ldr	x3, [x29, #64]
  40adf0:	mov	w2, #0x0                   	// #0
  40adf4:	mov	w1, w0
  40adf8:	ldr	x0, [x29, #96]
  40adfc:	bl	4071b4 <__fxstatat@plt+0x41c4>
  40ae00:	and	w0, w0, #0xff
  40ae04:	eor	w0, w0, #0x1
  40ae08:	and	w0, w0, #0xff
  40ae0c:	cmp	w0, #0x0
  40ae10:	b.eq	40ae24 <__fxstatat@plt+0x7e34>  // b.none
  40ae14:	ldr	x0, [x29, #64]
  40ae18:	ldrb	w0, [x0, #38]
  40ae1c:	cmp	w0, #0x0
  40ae20:	b.ne	40b318 <__fxstatat@plt+0x8328>  // b.any
  40ae24:	ldrb	w0, [x29, #94]
  40ae28:	cmp	w0, #0x0
  40ae2c:	b.eq	40ae70 <__fxstatat@plt+0x7e80>  // b.none
  40ae30:	ldr	x0, [x29, #64]
  40ae34:	ldr	x0, [x0, #64]
  40ae38:	cmp	x0, #0x0
  40ae3c:	b.eq	40ae70 <__fxstatat@plt+0x7e80>  // b.none
  40ae40:	add	x0, x29, #0xf0
  40ae44:	mov	x1, x0
  40ae48:	ldr	x0, [x29, #96]
  40ae4c:	bl	419438 <__fxstatat@plt+0x16448>
  40ae50:	cmp	w0, #0x0
  40ae54:	b.ne	40ae70 <__fxstatat@plt+0x7e80>  // b.any
  40ae58:	ldr	x0, [x29, #64]
  40ae5c:	ldr	x0, [x0, #64]
  40ae60:	add	x1, x29, #0xf0
  40ae64:	mov	x2, x1
  40ae68:	ldr	x1, [x29, #96]
  40ae6c:	bl	40e054 <__fxstatat@plt+0xb064>
  40ae70:	ldr	x0, [x29, #64]
  40ae74:	ldrb	w0, [x0, #23]
  40ae78:	cmp	w0, #0x0
  40ae7c:	b.eq	40ae98 <__fxstatat@plt+0x7ea8>  // b.none
  40ae80:	ldr	w0, [x29, #828]
  40ae84:	and	w0, w0, #0xf000
  40ae88:	cmp	w0, #0x4, lsl #12
  40ae8c:	b.eq	40ae98 <__fxstatat@plt+0x7ea8>  // b.none
  40ae90:	ldrb	w0, [x29, #799]
  40ae94:	b	40b3fc <__fxstatat@plt+0x840c>
  40ae98:	ldrb	w0, [x29, #798]
  40ae9c:	cmp	w0, #0x0
  40aea0:	b.eq	40aeac <__fxstatat@plt+0x7ebc>  // b.none
  40aea4:	ldrb	w0, [x29, #799]
  40aea8:	b	40b3fc <__fxstatat@plt+0x840c>
  40aeac:	ldr	x0, [x29, #64]
  40aeb0:	ldrb	w0, [x0, #31]
  40aeb4:	cmp	w0, #0x0
  40aeb8:	b.eq	40af74 <__fxstatat@plt+0x7f84>  // b.none
  40aebc:	add	x0, x29, #0x1f8
  40aec0:	bl	4133cc <__fxstatat@plt+0x103dc>
  40aec4:	stp	x0, x1, [x29, #240]
  40aec8:	add	x0, x29, #0x1f8
  40aecc:	bl	4133fc <__fxstatat@plt+0x1040c>
  40aed0:	stp	x0, x1, [x29, #256]
  40aed4:	ldrb	w0, [x29, #797]
  40aed8:	cmp	w0, #0x0
  40aedc:	b.eq	40af00 <__fxstatat@plt+0x7f10>  // b.none
  40aee0:	add	x0, x29, #0xf0
  40aee4:	mov	x1, x0
  40aee8:	ldr	x0, [x29, #96]
  40aeec:	bl	405858 <__fxstatat@plt+0x2868>
  40aef0:	cmp	w0, #0x0
  40aef4:	cset	w0, ne  // ne = any
  40aef8:	and	w0, w0, #0xff
  40aefc:	b	40af1c <__fxstatat@plt+0x7f2c>
  40af00:	add	x0, x29, #0xf0
  40af04:	mov	x1, x0
  40af08:	ldr	x0, [x29, #96]
  40af0c:	bl	414bcc <__fxstatat@plt+0x11bdc>
  40af10:	cmp	w0, #0x0
  40af14:	cset	w0, ne  // ne = any
  40af18:	and	w0, w0, #0xff
  40af1c:	cmp	w0, #0x0
  40af20:	b.eq	40af74 <__fxstatat@plt+0x7f84>  // b.none
  40af24:	bl	402f30 <__errno_location@plt>
  40af28:	ldr	w19, [x0]
  40af2c:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40af30:	add	x0, x0, #0xa78
  40af34:	bl	402f70 <gettext@plt>
  40af38:	mov	x20, x0
  40af3c:	ldr	x1, [x29, #96]
  40af40:	mov	w0, #0x4                   	// #4
  40af44:	bl	412310 <__fxstatat@plt+0xf320>
  40af48:	mov	x3, x0
  40af4c:	mov	x2, x20
  40af50:	mov	w1, w19
  40af54:	mov	w0, #0x0                   	// #0
  40af58:	bl	402870 <error@plt>
  40af5c:	ldr	x0, [x29, #64]
  40af60:	ldrb	w0, [x0, #36]
  40af64:	cmp	w0, #0x0
  40af68:	b.eq	40af74 <__fxstatat@plt+0x7f84>  // b.none
  40af6c:	mov	w0, #0x0                   	// #0
  40af70:	b	40b3fc <__fxstatat@plt+0x840c>
  40af74:	ldrb	w0, [x29, #797]
  40af78:	eor	w0, w0, #0x1
  40af7c:	and	w0, w0, #0xff
  40af80:	cmp	w0, #0x0
  40af84:	b.eq	40b018 <__fxstatat@plt+0x8028>  // b.none
  40af88:	ldr	x0, [x29, #64]
  40af8c:	ldrb	w0, [x0, #29]
  40af90:	cmp	w0, #0x0
  40af94:	b.eq	40b018 <__fxstatat@plt+0x8028>  // b.none
  40af98:	ldrb	w0, [x29, #95]
  40af9c:	cmp	w0, #0x0
  40afa0:	b.ne	40afc4 <__fxstatat@plt+0x7fd4>  // b.any
  40afa4:	ldr	w1, [x29, #528]
  40afa8:	ldr	w0, [x29, #400]
  40afac:	cmp	w1, w0
  40afb0:	b.ne	40afc4 <__fxstatat@plt+0x7fd4>  // b.any
  40afb4:	ldr	w1, [x29, #532]
  40afb8:	ldr	w0, [x29, #404]
  40afbc:	cmp	w1, w0
  40afc0:	b.eq	40b018 <__fxstatat@plt+0x8028>  // b.none
  40afc4:	ldrb	w2, [x29, #95]
  40afc8:	add	x1, x29, #0x178
  40afcc:	add	x0, x29, #0x1f8
  40afd0:	mov	x5, x1
  40afd4:	mov	w4, w2
  40afd8:	mov	x3, x0
  40afdc:	mov	w2, #0xffffffff            	// #-1
  40afe0:	ldr	x1, [x29, #96]
  40afe4:	ldr	x0, [x29, #64]
  40afe8:	bl	406c3c <__fxstatat@plt+0x3c4c>
  40afec:	cmn	w0, #0x1
  40aff0:	b.eq	40b000 <__fxstatat@plt+0x8010>  // b.none
  40aff4:	cmp	w0, #0x0
  40aff8:	b.eq	40b008 <__fxstatat@plt+0x8018>  // b.none
  40affc:	b	40b01c <__fxstatat@plt+0x802c>
  40b000:	mov	w0, #0x0                   	// #0
  40b004:	b	40b3fc <__fxstatat@plt+0x840c>
  40b008:	ldr	w0, [x29, #828]
  40b00c:	and	w0, w0, #0xfffff1ff
  40b010:	str	w0, [x29, #828]
  40b014:	b	40b01c <__fxstatat@plt+0x802c>
  40b018:	nop
  40b01c:	ldr	x0, [x29, #64]
  40b020:	ldrb	w0, [x0, #39]
  40b024:	cmp	w0, #0x0
  40b028:	b.eq	40b070 <__fxstatat@plt+0x8080>  // b.none
  40b02c:	ldr	x4, [x29, #64]
  40b030:	mov	w3, #0xffffffff            	// #-1
  40b034:	ldr	x2, [x29, #96]
  40b038:	mov	w1, #0xffffffff            	// #-1
  40b03c:	ldr	x0, [x29, #104]
  40b040:	bl	406808 <__fxstatat@plt+0x3818>
  40b044:	and	w0, w0, #0xff
  40b048:	eor	w0, w0, #0x1
  40b04c:	and	w0, w0, #0xff
  40b050:	cmp	w0, #0x0
  40b054:	b.eq	40b070 <__fxstatat@plt+0x8080>  // b.none
  40b058:	ldr	x0, [x29, #64]
  40b05c:	ldrb	w0, [x0, #40]
  40b060:	cmp	w0, #0x0
  40b064:	b.eq	40b070 <__fxstatat@plt+0x8080>  // b.none
  40b068:	mov	w0, #0x0                   	// #0
  40b06c:	b	40b3fc <__fxstatat@plt+0x840c>
  40b070:	ldrb	w0, [x29, #797]
  40b074:	cmp	w0, #0x0
  40b078:	b.eq	40b084 <__fxstatat@plt+0x8094>  // b.none
  40b07c:	ldrb	w0, [x29, #799]
  40b080:	b	40b3fc <__fxstatat@plt+0x840c>
  40b084:	add	x0, x29, #0x1f8
  40b088:	mov	x2, x0
  40b08c:	mov	w1, #0xffffffff            	// #-1
  40b090:	ldr	x0, [x29, #96]
  40b094:	bl	406efc <__fxstatat@plt+0x3f0c>
  40b098:	ldr	x0, [x29, #64]
  40b09c:	ldrb	w0, [x0, #30]
  40b0a0:	cmp	w0, #0x0
  40b0a4:	b.ne	40b0b8 <__fxstatat@plt+0x80c8>  // b.any
  40b0a8:	ldr	x0, [x29, #64]
  40b0ac:	ldrb	w0, [x0, #24]
  40b0b0:	cmp	w0, #0x0
  40b0b4:	b.eq	40b0f0 <__fxstatat@plt+0x8100>  // b.none
  40b0b8:	ldr	w4, [x29, #828]
  40b0bc:	mov	w3, #0xffffffff            	// #-1
  40b0c0:	ldr	x2, [x29, #96]
  40b0c4:	mov	w1, #0xffffffff            	// #-1
  40b0c8:	ldr	x0, [x29, #104]
  40b0cc:	bl	40c5f8 <__fxstatat@plt+0x9608>
  40b0d0:	cmp	w0, #0x0
  40b0d4:	b.eq	40b2ec <__fxstatat@plt+0x82fc>  // b.none
  40b0d8:	ldr	x0, [x29, #64]
  40b0dc:	ldrb	w0, [x0, #36]
  40b0e0:	cmp	w0, #0x0
  40b0e4:	b.eq	40b2ec <__fxstatat@plt+0x82fc>  // b.none
  40b0e8:	mov	w0, #0x0                   	// #0
  40b0ec:	b	40b3fc <__fxstatat@plt+0x840c>
  40b0f0:	ldr	x0, [x29, #64]
  40b0f4:	ldrb	w0, [x0, #43]
  40b0f8:	cmp	w0, #0x0
  40b0fc:	b.eq	40b128 <__fxstatat@plt+0x8138>  // b.none
  40b100:	ldr	x0, [x29, #64]
  40b104:	ldr	w0, [x0, #16]
  40b108:	mov	w2, w0
  40b10c:	mov	w1, #0xffffffff            	// #-1
  40b110:	ldr	x0, [x29, #96]
  40b114:	bl	40c6c4 <__fxstatat@plt+0x96d4>
  40b118:	cmp	w0, #0x0
  40b11c:	b.eq	40b2f8 <__fxstatat@plt+0x8308>  // b.none
  40b120:	mov	w0, #0x0                   	// #0
  40b124:	b	40b3fc <__fxstatat@plt+0x840c>
  40b128:	ldr	x0, [x29, #64]
  40b12c:	ldrb	w0, [x0, #32]
  40b130:	cmp	w0, #0x0
  40b134:	b.eq	40b1a4 <__fxstatat@plt+0x81b4>  // b.none
  40b138:	ldrb	w0, [x29, #95]
  40b13c:	cmp	w0, #0x0
  40b140:	b.eq	40b1a4 <__fxstatat@plt+0x81b4>  // b.none
  40b144:	ldr	w0, [x29, #828]
  40b148:	and	w0, w0, #0xf000
  40b14c:	cmp	w0, #0x4, lsl #12
  40b150:	b.eq	40b164 <__fxstatat@plt+0x8174>  // b.none
  40b154:	ldr	w0, [x29, #828]
  40b158:	and	w0, w0, #0xf000
  40b15c:	cmp	w0, #0xc, lsl #12
  40b160:	b.ne	40b16c <__fxstatat@plt+0x817c>  // b.any
  40b164:	mov	w0, #0x1ff                 	// #511
  40b168:	b	40b170 <__fxstatat@plt+0x8180>
  40b16c:	mov	w0, #0x1b6                 	// #438
  40b170:	str	w0, [x29, #636]
  40b174:	bl	40b798 <__fxstatat@plt+0x87a8>
  40b178:	mvn	w1, w0
  40b17c:	ldr	w0, [x29, #636]
  40b180:	and	w0, w1, w0
  40b184:	mov	w2, w0
  40b188:	mov	w1, #0xffffffff            	// #-1
  40b18c:	ldr	x0, [x29, #96]
  40b190:	bl	40c6c4 <__fxstatat@plt+0x96d4>
  40b194:	cmp	w0, #0x0
  40b198:	b.eq	40b2f4 <__fxstatat@plt+0x8304>  // b.none
  40b19c:	mov	w0, #0x0                   	// #0
  40b1a0:	b	40b3fc <__fxstatat@plt+0x840c>
  40b1a4:	ldr	w0, [x29, #820]
  40b1a8:	cmp	w0, #0x0
  40b1ac:	b.eq	40b270 <__fxstatat@plt+0x8280>  // b.none
  40b1b0:	bl	40b798 <__fxstatat@plt+0x87a8>
  40b1b4:	mvn	w0, w0
  40b1b8:	ldr	w1, [x29, #820]
  40b1bc:	and	w0, w1, w0
  40b1c0:	str	w0, [x29, #820]
  40b1c4:	ldr	w0, [x29, #820]
  40b1c8:	cmp	w0, #0x0
  40b1cc:	b.eq	40b270 <__fxstatat@plt+0x8280>  // b.none
  40b1d0:	ldrb	w0, [x29, #819]
  40b1d4:	eor	w0, w0, #0x1
  40b1d8:	and	w0, w0, #0xff
  40b1dc:	cmp	w0, #0x0
  40b1e0:	b.eq	40b270 <__fxstatat@plt+0x8280>  // b.none
  40b1e4:	ldrb	w0, [x29, #95]
  40b1e8:	cmp	w0, #0x0
  40b1ec:	b.eq	40b248 <__fxstatat@plt+0x8258>  // b.none
  40b1f0:	add	x0, x29, #0x178
  40b1f4:	mov	x1, x0
  40b1f8:	ldr	x0, [x29, #96]
  40b1fc:	bl	419438 <__fxstatat@plt+0x16448>
  40b200:	cmp	w0, #0x0
  40b204:	b.eq	40b248 <__fxstatat@plt+0x8258>  // b.none
  40b208:	bl	402f30 <__errno_location@plt>
  40b20c:	ldr	w19, [x0]
  40b210:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40b214:	add	x0, x0, #0xbe8
  40b218:	bl	402f70 <gettext@plt>
  40b21c:	mov	x20, x0
  40b220:	ldr	x1, [x29, #96]
  40b224:	mov	w0, #0x4                   	// #4
  40b228:	bl	412310 <__fxstatat@plt+0xf320>
  40b22c:	mov	x3, x0
  40b230:	mov	x2, x20
  40b234:	mov	w1, w19
  40b238:	mov	w0, #0x0                   	// #0
  40b23c:	bl	402870 <error@plt>
  40b240:	mov	w0, #0x0                   	// #0
  40b244:	b	40b3fc <__fxstatat@plt+0x840c>
  40b248:	ldr	w0, [x29, #392]
  40b24c:	str	w0, [x29, #824]
  40b250:	ldr	w0, [x29, #824]
  40b254:	mvn	w1, w0
  40b258:	ldr	w0, [x29, #820]
  40b25c:	and	w0, w1, w0
  40b260:	cmp	w0, #0x0
  40b264:	b.eq	40b270 <__fxstatat@plt+0x8280>  // b.none
  40b268:	mov	w0, #0x1                   	// #1
  40b26c:	strb	w0, [x29, #819]
  40b270:	ldrb	w0, [x29, #819]
  40b274:	cmp	w0, #0x0
  40b278:	b.eq	40b2f8 <__fxstatat@plt+0x8308>  // b.none
  40b27c:	ldr	w1, [x29, #824]
  40b280:	ldr	w0, [x29, #820]
  40b284:	orr	w0, w1, w0
  40b288:	mov	w1, w0
  40b28c:	ldr	x0, [x29, #96]
  40b290:	bl	402a50 <chmod@plt>
  40b294:	cmp	w0, #0x0
  40b298:	b.eq	40b2f8 <__fxstatat@plt+0x8308>  // b.none
  40b29c:	bl	402f30 <__errno_location@plt>
  40b2a0:	ldr	w19, [x0]
  40b2a4:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40b2a8:	add	x0, x0, #0xa90
  40b2ac:	bl	402f70 <gettext@plt>
  40b2b0:	mov	x20, x0
  40b2b4:	ldr	x1, [x29, #96]
  40b2b8:	mov	w0, #0x4                   	// #4
  40b2bc:	bl	412310 <__fxstatat@plt+0xf320>
  40b2c0:	mov	x3, x0
  40b2c4:	mov	x2, x20
  40b2c8:	mov	w1, w19
  40b2cc:	mov	w0, #0x0                   	// #0
  40b2d0:	bl	402870 <error@plt>
  40b2d4:	ldr	x0, [x29, #64]
  40b2d8:	ldrb	w0, [x0, #36]
  40b2dc:	cmp	w0, #0x0
  40b2e0:	b.eq	40b2f8 <__fxstatat@plt+0x8308>  // b.none
  40b2e4:	mov	w0, #0x0                   	// #0
  40b2e8:	b	40b3fc <__fxstatat@plt+0x840c>
  40b2ec:	nop
  40b2f0:	b	40b2f8 <__fxstatat@plt+0x8308>
  40b2f4:	nop
  40b2f8:	ldrb	w0, [x29, #799]
  40b2fc:	b	40b3fc <__fxstatat@plt+0x840c>
  40b300:	nop
  40b304:	b	40b31c <__fxstatat@plt+0x832c>
  40b308:	nop
  40b30c:	b	40b31c <__fxstatat@plt+0x832c>
  40b310:	nop
  40b314:	b	40b31c <__fxstatat@plt+0x832c>
  40b318:	nop
  40b31c:	ldr	x0, [x29, #64]
  40b320:	ldrb	w0, [x0, #37]
  40b324:	cmp	w0, #0x0
  40b328:	b.eq	40b330 <__fxstatat@plt+0x8340>  // b.none
  40b32c:	bl	408c88 <__fxstatat@plt+0x5c98>
  40b330:	ldr	x0, [x29, #808]
  40b334:	cmp	x0, #0x0
  40b338:	b.ne	40b348 <__fxstatat@plt+0x8358>  // b.any
  40b33c:	ldr	x0, [x29, #512]
  40b340:	ldr	x1, [x29, #504]
  40b344:	bl	40b8c4 <__fxstatat@plt+0x88d4>
  40b348:	ldr	x0, [x29, #800]
  40b34c:	cmp	x0, #0x0
  40b350:	b.eq	40b3f8 <__fxstatat@plt+0x8408>  // b.none
  40b354:	ldr	x1, [x29, #96]
  40b358:	ldr	x0, [x29, #800]
  40b35c:	bl	402dc0 <rename@plt>
  40b360:	cmp	w0, #0x0
  40b364:	b.eq	40b3a4 <__fxstatat@plt+0x83b4>  // b.none
  40b368:	bl	402f30 <__errno_location@plt>
  40b36c:	ldr	w19, [x0]
  40b370:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b374:	add	x0, x0, #0xe8
  40b378:	bl	402f70 <gettext@plt>
  40b37c:	mov	x20, x0
  40b380:	ldr	x1, [x29, #96]
  40b384:	mov	w0, #0x4                   	// #4
  40b388:	bl	412310 <__fxstatat@plt+0xf320>
  40b38c:	mov	x3, x0
  40b390:	mov	x2, x20
  40b394:	mov	w1, w19
  40b398:	mov	w0, #0x0                   	// #0
  40b39c:	bl	402870 <error@plt>
  40b3a0:	b	40b3f8 <__fxstatat@plt+0x8408>
  40b3a4:	ldr	x0, [x29, #64]
  40b3a8:	ldrb	w0, [x0, #46]
  40b3ac:	cmp	w0, #0x0
  40b3b0:	b.eq	40b3f8 <__fxstatat@plt+0x8408>  // b.none
  40b3b4:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b3b8:	add	x0, x0, #0x100
  40b3bc:	bl	402f70 <gettext@plt>
  40b3c0:	mov	x19, x0
  40b3c4:	ldr	x2, [x29, #800]
  40b3c8:	mov	w1, #0x4                   	// #4
  40b3cc:	mov	w0, #0x0                   	// #0
  40b3d0:	bl	412284 <__fxstatat@plt+0xf294>
  40b3d4:	mov	x20, x0
  40b3d8:	ldr	x2, [x29, #96]
  40b3dc:	mov	w1, #0x4                   	// #4
  40b3e0:	mov	w0, #0x1                   	// #1
  40b3e4:	bl	412284 <__fxstatat@plt+0xf294>
  40b3e8:	mov	x2, x0
  40b3ec:	mov	x1, x20
  40b3f0:	mov	x0, x19
  40b3f4:	bl	402f10 <printf@plt>
  40b3f8:	mov	w0, #0x0                   	// #0
  40b3fc:	mov	sp, x29
  40b400:	ldp	x19, x20, [sp, #16]
  40b404:	ldr	x21, [sp, #32]
  40b408:	ldp	x29, x30, [sp]
  40b40c:	add	sp, sp, #0x340
  40b410:	ret
  40b414:	stp	x29, x30, [sp, #-32]!
  40b418:	mov	x29, sp
  40b41c:	str	x0, [sp, #24]
  40b420:	ldr	x0, [sp, #24]
  40b424:	cmp	x0, #0x0
  40b428:	b.ne	40b44c <__fxstatat@plt+0x845c>  // b.any
  40b42c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b430:	add	x3, x0, #0x240
  40b434:	mov	w2, #0xb86                 	// #2950
  40b438:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40b43c:	add	x1, x0, #0xb48
  40b440:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b444:	add	x0, x0, #0x118
  40b448:	bl	402f20 <__assert_fail@plt>
  40b44c:	ldr	x0, [sp, #24]
  40b450:	ldr	w0, [x0]
  40b454:	cmp	w0, #0x3
  40b458:	b.ls	40b47c <__fxstatat@plt+0x848c>  // b.plast
  40b45c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b460:	add	x3, x0, #0x240
  40b464:	mov	w2, #0xb87                 	// #2951
  40b468:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40b46c:	add	x1, x0, #0xb48
  40b470:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b474:	add	x0, x0, #0x128
  40b478:	bl	402f20 <__assert_fail@plt>
  40b47c:	ldr	x0, [sp, #24]
  40b480:	ldr	w0, [x0, #12]
  40b484:	cmp	w0, #0x1
  40b488:	b.eq	40b4cc <__fxstatat@plt+0x84dc>  // b.none
  40b48c:	ldr	x0, [sp, #24]
  40b490:	ldr	w0, [x0, #12]
  40b494:	cmp	w0, #0x2
  40b498:	b.eq	40b4cc <__fxstatat@plt+0x84dc>  // b.none
  40b49c:	ldr	x0, [sp, #24]
  40b4a0:	ldr	w0, [x0, #12]
  40b4a4:	cmp	w0, #0x3
  40b4a8:	b.eq	40b4cc <__fxstatat@plt+0x84dc>  // b.none
  40b4ac:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b4b0:	add	x3, x0, #0x240
  40b4b4:	mov	w2, #0xb88                 	// #2952
  40b4b8:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40b4bc:	add	x1, x0, #0xb48
  40b4c0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b4c4:	add	x0, x0, #0x150
  40b4c8:	bl	402f20 <__assert_fail@plt>
  40b4cc:	ldr	x0, [sp, #24]
  40b4d0:	ldr	w0, [x0, #56]
  40b4d4:	cmp	w0, #0x0
  40b4d8:	b.eq	40b51c <__fxstatat@plt+0x852c>  // b.none
  40b4dc:	ldr	x0, [sp, #24]
  40b4e0:	ldr	w0, [x0, #56]
  40b4e4:	cmp	w0, #0x1
  40b4e8:	b.eq	40b51c <__fxstatat@plt+0x852c>  // b.none
  40b4ec:	ldr	x0, [sp, #24]
  40b4f0:	ldr	w0, [x0, #56]
  40b4f4:	cmp	w0, #0x2
  40b4f8:	b.eq	40b51c <__fxstatat@plt+0x852c>  // b.none
  40b4fc:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b500:	add	x3, x0, #0x240
  40b504:	mov	w2, #0xb89                 	// #2953
  40b508:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40b50c:	add	x1, x0, #0xb48
  40b510:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b514:	add	x0, x0, #0x178
  40b518:	bl	402f20 <__assert_fail@plt>
  40b51c:	ldr	x0, [sp, #24]
  40b520:	ldrb	w0, [x0, #23]
  40b524:	eor	w0, w0, #0x1
  40b528:	and	w0, w0, #0xff
  40b52c:	cmp	w0, #0x0
  40b530:	b.ne	40b56c <__fxstatat@plt+0x857c>  // b.any
  40b534:	ldr	x0, [sp, #24]
  40b538:	ldrb	w0, [x0, #44]
  40b53c:	eor	w0, w0, #0x1
  40b540:	and	w0, w0, #0xff
  40b544:	cmp	w0, #0x0
  40b548:	b.ne	40b56c <__fxstatat@plt+0x857c>  // b.any
  40b54c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b550:	add	x3, x0, #0x240
  40b554:	mov	w2, #0xb8a                 	// #2954
  40b558:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40b55c:	add	x1, x0, #0xb48
  40b560:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b564:	add	x0, x0, #0x1a0
  40b568:	bl	402f20 <__assert_fail@plt>
  40b56c:	ldr	x0, [sp, #24]
  40b570:	ldr	w0, [x0, #56]
  40b574:	cmp	w0, #0x2
  40b578:	b.ne	40b5ac <__fxstatat@plt+0x85bc>  // b.any
  40b57c:	ldr	x0, [sp, #24]
  40b580:	ldr	w0, [x0, #12]
  40b584:	cmp	w0, #0x2
  40b588:	b.eq	40b5ac <__fxstatat@plt+0x85bc>  // b.none
  40b58c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b590:	add	x3, x0, #0x240
  40b594:	mov	w2, #0xb8b                 	// #2955
  40b598:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40b59c:	add	x1, x0, #0xb48
  40b5a0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b5a4:	add	x0, x0, #0x1c8
  40b5a8:	bl	402f20 <__assert_fail@plt>
  40b5ac:	mov	w0, #0x1                   	// #1
  40b5b0:	ldp	x29, x30, [sp], #32
  40b5b4:	ret
  40b5b8:	sub	sp, sp, #0x60
  40b5bc:	stp	x29, x30, [sp, #16]
  40b5c0:	add	x29, sp, #0x10
  40b5c4:	str	x0, [sp, #72]
  40b5c8:	str	x1, [sp, #64]
  40b5cc:	strb	w2, [sp, #63]
  40b5d0:	str	x3, [sp, #48]
  40b5d4:	str	x4, [sp, #40]
  40b5d8:	str	x5, [sp, #32]
  40b5dc:	ldr	x0, [sp, #48]
  40b5e0:	bl	40b414 <__fxstatat@plt+0x8424>
  40b5e4:	and	w0, w0, #0xff
  40b5e8:	cmp	w0, #0x0
  40b5ec:	b.ne	40b610 <__fxstatat@plt+0x8620>  // b.any
  40b5f0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b5f4:	add	x3, x0, #0x250
  40b5f8:	mov	w2, #0xb9f                 	// #2975
  40b5fc:	adrp	x0, 41b000 <__fxstatat@plt+0x18010>
  40b600:	add	x1, x0, #0xb48
  40b604:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40b608:	add	x0, x0, #0x218
  40b60c:	bl	402f20 <__assert_fail@plt>
  40b610:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40b614:	add	x0, x0, #0x520
  40b618:	ldr	x1, [sp, #72]
  40b61c:	str	x1, [x0]
  40b620:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40b624:	add	x0, x0, #0x528
  40b628:	ldr	x1, [sp, #64]
  40b62c:	str	x1, [x0]
  40b630:	strb	wzr, [sp, #95]
  40b634:	add	x1, sp, #0x5f
  40b638:	ldr	x0, [sp, #32]
  40b63c:	str	x0, [sp, #8]
  40b640:	ldr	x0, [sp, #40]
  40b644:	str	x0, [sp]
  40b648:	mov	x7, x1
  40b64c:	mov	w6, #0x1                   	// #1
  40b650:	ldr	x5, [sp, #48]
  40b654:	mov	x4, #0x0                   	// #0
  40b658:	mov	x3, #0x0                   	// #0
  40b65c:	ldrb	w2, [sp, #63]
  40b660:	ldr	x1, [sp, #64]
  40b664:	ldr	x0, [sp, #72]
  40b668:	bl	408fa4 <__fxstatat@plt+0x5fb4>
  40b66c:	and	w0, w0, #0xff
  40b670:	ldp	x29, x30, [sp, #16]
  40b674:	add	sp, sp, #0x60
  40b678:	ret
  40b67c:	stp	x29, x30, [sp, #-32]!
  40b680:	mov	x29, sp
  40b684:	str	x0, [sp, #24]
  40b688:	mov	x2, #0x50                  	// #80
  40b68c:	mov	w1, #0x0                   	// #0
  40b690:	ldr	x0, [sp, #24]
  40b694:	bl	402ad0 <memset@plt>
  40b698:	bl	4028a0 <geteuid@plt>
  40b69c:	cmp	w0, #0x0
  40b6a0:	cset	w0, eq  // eq = none
  40b6a4:	and	w1, w0, #0xff
  40b6a8:	ldr	x0, [sp, #24]
  40b6ac:	strb	w1, [x0, #27]
  40b6b0:	ldr	x0, [sp, #24]
  40b6b4:	ldrb	w1, [x0, #27]
  40b6b8:	ldr	x0, [sp, #24]
  40b6bc:	strb	w1, [x0, #26]
  40b6c0:	ldr	x0, [sp, #24]
  40b6c4:	mov	w1, #0xffffffff            	// #-1
  40b6c8:	str	w1, [x0, #52]
  40b6cc:	nop
  40b6d0:	ldp	x29, x30, [sp], #32
  40b6d4:	ret
  40b6d8:	stp	x29, x30, [sp, #-32]!
  40b6dc:	mov	x29, sp
  40b6e0:	str	x0, [sp, #24]
  40b6e4:	bl	402f30 <__errno_location@plt>
  40b6e8:	ldr	w0, [x0]
  40b6ec:	cmp	w0, #0x1
  40b6f0:	b.eq	40b704 <__fxstatat@plt+0x8714>  // b.none
  40b6f4:	bl	402f30 <__errno_location@plt>
  40b6f8:	ldr	w0, [x0]
  40b6fc:	cmp	w0, #0x16
  40b700:	b.ne	40b724 <__fxstatat@plt+0x8734>  // b.any
  40b704:	ldr	x0, [sp, #24]
  40b708:	ldrb	w0, [x0, #26]
  40b70c:	eor	w0, w0, #0x1
  40b710:	and	w0, w0, #0xff
  40b714:	cmp	w0, #0x0
  40b718:	b.eq	40b724 <__fxstatat@plt+0x8734>  // b.none
  40b71c:	mov	w0, #0x1                   	// #1
  40b720:	b	40b728 <__fxstatat@plt+0x8738>
  40b724:	mov	w0, #0x0                   	// #0
  40b728:	and	w0, w0, #0x1
  40b72c:	and	w0, w0, #0xff
  40b730:	ldp	x29, x30, [sp], #32
  40b734:	ret
  40b738:	stp	x29, x30, [sp, #-32]!
  40b73c:	mov	x29, sp
  40b740:	str	x0, [sp, #24]
  40b744:	bl	402f30 <__errno_location@plt>
  40b748:	ldr	w0, [x0]
  40b74c:	cmp	w0, #0x1
  40b750:	b.eq	40b764 <__fxstatat@plt+0x8774>  // b.none
  40b754:	bl	402f30 <__errno_location@plt>
  40b758:	ldr	w0, [x0]
  40b75c:	cmp	w0, #0x16
  40b760:	b.ne	40b784 <__fxstatat@plt+0x8794>  // b.any
  40b764:	ldr	x0, [sp, #24]
  40b768:	ldrb	w0, [x0, #27]
  40b76c:	eor	w0, w0, #0x1
  40b770:	and	w0, w0, #0xff
  40b774:	cmp	w0, #0x0
  40b778:	b.eq	40b784 <__fxstatat@plt+0x8794>  // b.none
  40b77c:	mov	w0, #0x1                   	// #1
  40b780:	b	40b788 <__fxstatat@plt+0x8798>
  40b784:	mov	w0, #0x0                   	// #0
  40b788:	and	w0, w0, #0x1
  40b78c:	and	w0, w0, #0xff
  40b790:	ldp	x29, x30, [sp], #32
  40b794:	ret
  40b798:	stp	x29, x30, [sp, #-16]!
  40b79c:	mov	x29, sp
  40b7a0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40b7a4:	add	x0, x0, #0x410
  40b7a8:	ldr	w0, [x0]
  40b7ac:	cmn	w0, #0x1
  40b7b0:	b.ne	40b7dc <__fxstatat@plt+0x87ec>  // b.any
  40b7b4:	mov	w0, #0x0                   	// #0
  40b7b8:	bl	402ef0 <umask@plt>
  40b7bc:	mov	w1, w0
  40b7c0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40b7c4:	add	x0, x0, #0x410
  40b7c8:	str	w1, [x0]
  40b7cc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40b7d0:	add	x0, x0, #0x410
  40b7d4:	ldr	w0, [x0]
  40b7d8:	bl	402ef0 <umask@plt>
  40b7dc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40b7e0:	add	x0, x0, #0x410
  40b7e4:	ldr	w0, [x0]
  40b7e8:	ldp	x29, x30, [sp], #16
  40b7ec:	ret
  40b7f0:	sub	sp, sp, #0x20
  40b7f4:	str	x0, [sp, #8]
  40b7f8:	str	x1, [sp]
  40b7fc:	ldr	x0, [sp, #8]
  40b800:	str	x0, [sp, #24]
  40b804:	ldr	x0, [sp, #24]
  40b808:	ldr	x0, [x0]
  40b80c:	ldr	x1, [sp]
  40b810:	udiv	x2, x0, x1
  40b814:	ldr	x1, [sp]
  40b818:	mul	x1, x2, x1
  40b81c:	sub	x0, x0, x1
  40b820:	add	sp, sp, #0x20
  40b824:	ret
  40b828:	sub	sp, sp, #0x20
  40b82c:	str	x0, [sp, #8]
  40b830:	str	x1, [sp]
  40b834:	ldr	x0, [sp, #8]
  40b838:	str	x0, [sp, #24]
  40b83c:	ldr	x0, [sp]
  40b840:	str	x0, [sp, #16]
  40b844:	ldr	x0, [sp, #24]
  40b848:	ldr	x1, [x0]
  40b84c:	ldr	x0, [sp, #16]
  40b850:	ldr	x0, [x0]
  40b854:	cmp	x1, x0
  40b858:	b.ne	40b87c <__fxstatat@plt+0x888c>  // b.any
  40b85c:	ldr	x0, [sp, #24]
  40b860:	ldr	x1, [x0, #8]
  40b864:	ldr	x0, [sp, #16]
  40b868:	ldr	x0, [x0, #8]
  40b86c:	cmp	x1, x0
  40b870:	b.ne	40b87c <__fxstatat@plt+0x888c>  // b.any
  40b874:	mov	w0, #0x1                   	// #1
  40b878:	b	40b880 <__fxstatat@plt+0x8890>
  40b87c:	mov	w0, #0x0                   	// #0
  40b880:	and	w0, w0, #0x1
  40b884:	and	w0, w0, #0xff
  40b888:	add	sp, sp, #0x20
  40b88c:	ret
  40b890:	stp	x29, x30, [sp, #-48]!
  40b894:	mov	x29, sp
  40b898:	str	x0, [sp, #24]
  40b89c:	ldr	x0, [sp, #24]
  40b8a0:	str	x0, [sp, #40]
  40b8a4:	ldr	x0, [sp, #40]
  40b8a8:	ldr	x0, [x0, #16]
  40b8ac:	bl	402d00 <free@plt>
  40b8b0:	ldr	x0, [sp, #24]
  40b8b4:	bl	402d00 <free@plt>
  40b8b8:	nop
  40b8bc:	ldp	x29, x30, [sp], #48
  40b8c0:	ret
  40b8c4:	stp	x29, x30, [sp, #-64]!
  40b8c8:	mov	x29, sp
  40b8cc:	str	x0, [sp, #24]
  40b8d0:	str	x1, [sp, #16]
  40b8d4:	ldr	x0, [sp, #24]
  40b8d8:	str	x0, [sp, #32]
  40b8dc:	ldr	x0, [sp, #16]
  40b8e0:	str	x0, [sp, #40]
  40b8e4:	str	xzr, [sp, #48]
  40b8e8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40b8ec:	add	x0, x0, #0x938
  40b8f0:	ldr	x0, [x0]
  40b8f4:	add	x1, sp, #0x20
  40b8f8:	bl	40fe38 <__fxstatat@plt+0xce48>
  40b8fc:	str	x0, [sp, #56]
  40b900:	ldr	x0, [sp, #56]
  40b904:	cmp	x0, #0x0
  40b908:	b.eq	40b914 <__fxstatat@plt+0x8924>  // b.none
  40b90c:	ldr	x0, [sp, #56]
  40b910:	bl	40b890 <__fxstatat@plt+0x88a0>
  40b914:	nop
  40b918:	ldp	x29, x30, [sp], #64
  40b91c:	ret
  40b920:	stp	x29, x30, [sp, #-64]!
  40b924:	mov	x29, sp
  40b928:	str	x0, [sp, #24]
  40b92c:	str	x1, [sp, #16]
  40b930:	ldr	x0, [sp, #24]
  40b934:	str	x0, [sp, #32]
  40b938:	ldr	x0, [sp, #16]
  40b93c:	str	x0, [sp, #40]
  40b940:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40b944:	add	x0, x0, #0x938
  40b948:	ldr	x0, [x0]
  40b94c:	add	x1, sp, #0x20
  40b950:	bl	40e9e8 <__fxstatat@plt+0xb9f8>
  40b954:	str	x0, [sp, #56]
  40b958:	ldr	x0, [sp, #56]
  40b95c:	cmp	x0, #0x0
  40b960:	b.eq	40b970 <__fxstatat@plt+0x8980>  // b.none
  40b964:	ldr	x0, [sp, #56]
  40b968:	ldr	x0, [x0, #16]
  40b96c:	b	40b974 <__fxstatat@plt+0x8984>
  40b970:	mov	x0, #0x0                   	// #0
  40b974:	ldp	x29, x30, [sp], #64
  40b978:	ret
  40b97c:	stp	x29, x30, [sp, #-64]!
  40b980:	mov	x29, sp
  40b984:	str	x0, [sp, #40]
  40b988:	str	x1, [sp, #32]
  40b98c:	str	x2, [sp, #24]
  40b990:	mov	x0, #0x18                  	// #24
  40b994:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  40b998:	str	x0, [sp, #56]
  40b99c:	ldr	x0, [sp, #40]
  40b9a0:	bl	415c64 <__fxstatat@plt+0x12c74>
  40b9a4:	mov	x1, x0
  40b9a8:	ldr	x0, [sp, #56]
  40b9ac:	str	x1, [x0, #16]
  40b9b0:	ldr	x0, [sp, #56]
  40b9b4:	ldr	x1, [sp, #32]
  40b9b8:	str	x1, [x0]
  40b9bc:	ldr	x0, [sp, #56]
  40b9c0:	ldr	x1, [sp, #24]
  40b9c4:	str	x1, [x0, #8]
  40b9c8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40b9cc:	add	x0, x0, #0x938
  40b9d0:	ldr	x0, [x0]
  40b9d4:	ldr	x1, [sp, #56]
  40b9d8:	bl	40fddc <__fxstatat@plt+0xcdec>
  40b9dc:	str	x0, [sp, #48]
  40b9e0:	ldr	x0, [sp, #48]
  40b9e4:	cmp	x0, #0x0
  40b9e8:	b.ne	40b9f0 <__fxstatat@plt+0x8a00>  // b.any
  40b9ec:	bl	415c90 <__fxstatat@plt+0x12ca0>
  40b9f0:	ldr	x1, [sp, #48]
  40b9f4:	ldr	x0, [sp, #56]
  40b9f8:	cmp	x1, x0
  40b9fc:	b.eq	40ba14 <__fxstatat@plt+0x8a24>  // b.none
  40ba00:	ldr	x0, [sp, #56]
  40ba04:	bl	40b890 <__fxstatat@plt+0x88a0>
  40ba08:	ldr	x0, [sp, #48]
  40ba0c:	ldr	x0, [x0, #16]
  40ba10:	b	40ba18 <__fxstatat@plt+0x8a28>
  40ba14:	mov	x0, #0x0                   	// #0
  40ba18:	ldp	x29, x30, [sp], #64
  40ba1c:	ret
  40ba20:	stp	x29, x30, [sp, #-16]!
  40ba24:	mov	x29, sp
  40ba28:	adrp	x0, 40b000 <__fxstatat@plt+0x8010>
  40ba2c:	add	x4, x0, #0x890
  40ba30:	adrp	x0, 40b000 <__fxstatat@plt+0x8010>
  40ba34:	add	x3, x0, #0x828
  40ba38:	adrp	x0, 40b000 <__fxstatat@plt+0x8010>
  40ba3c:	add	x2, x0, #0x7f0
  40ba40:	mov	x1, #0x0                   	// #0
  40ba44:	mov	x0, #0x67                  	// #103
  40ba48:	bl	40f15c <__fxstatat@plt+0xc16c>
  40ba4c:	mov	x1, x0
  40ba50:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40ba54:	add	x0, x0, #0x938
  40ba58:	str	x1, [x0]
  40ba5c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40ba60:	add	x0, x0, #0x938
  40ba64:	ldr	x0, [x0]
  40ba68:	cmp	x0, #0x0
  40ba6c:	b.ne	40ba74 <__fxstatat@plt+0x8a84>  // b.any
  40ba70:	bl	415c90 <__fxstatat@plt+0x12ca0>
  40ba74:	nop
  40ba78:	ldp	x29, x30, [sp], #16
  40ba7c:	ret
  40ba80:	stp	x29, x30, [sp, #-16]!
  40ba84:	mov	x29, sp
  40ba88:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40ba8c:	add	x0, x0, #0x938
  40ba90:	ldr	x0, [x0]
  40ba94:	bl	40f3fc <__fxstatat@plt+0xc40c>
  40ba98:	nop
  40ba9c:	ldp	x29, x30, [sp], #16
  40baa0:	ret
  40baa4:	mov	w0, #0x1                   	// #1
  40baa8:	ret
  40baac:	stp	x29, x30, [sp, #-32]!
  40bab0:	mov	x29, sp
  40bab4:	str	w0, [sp, #28]
  40bab8:	str	x1, [sp, #16]
  40babc:	ldr	x0, [sp, #16]
  40bac0:	ldr	w1, [sp, #28]
  40bac4:	str	w1, [x0]
  40bac8:	ldr	x0, [sp, #16]
  40bacc:	str	xzr, [x0, #24]
  40bad0:	ldr	x0, [sp, #16]
  40bad4:	str	xzr, [x0, #40]
  40bad8:	ldr	x0, [sp, #16]
  40badc:	str	xzr, [x0, #8]
  40bae0:	ldr	x0, [sp, #16]
  40bae4:	strb	wzr, [x0, #32]
  40bae8:	ldr	x0, [sp, #16]
  40baec:	strb	wzr, [x0, #33]
  40baf0:	bl	40baa4 <__fxstatat@plt+0x8ab4>
  40baf4:	and	w0, w0, #0xff
  40baf8:	mov	w1, w0
  40bafc:	ldr	x0, [sp, #16]
  40bb00:	str	w1, [x0, #16]
  40bb04:	nop
  40bb08:	ldp	x29, x30, [sp], #32
  40bb0c:	ret
  40bb10:	mov	x12, #0x1060                	// #4192
  40bb14:	sub	sp, sp, x12
  40bb18:	stp	x29, x30, [sp]
  40bb1c:	mov	x29, sp
  40bb20:	str	x0, [sp, #24]
  40bb24:	str	wzr, [sp, #4188]
  40bb28:	ldr	x0, [sp, #24]
  40bb2c:	ldr	x0, [x0, #40]
  40bb30:	str	x0, [sp, #4176]
  40bb34:	add	x0, sp, #0x20
  40bb38:	str	x0, [sp, #4152]
  40bb3c:	ldr	x0, [sp, #4152]
  40bb40:	add	x0, x0, #0x20
  40bb44:	str	x0, [sp, #4144]
  40bb48:	add	x0, sp, #0x20
  40bb4c:	mov	x2, #0x1000                	// #4096
  40bb50:	mov	w1, #0x0                   	// #0
  40bb54:	bl	402ad0 <memset@plt>
  40bb58:	ldr	x0, [sp, #24]
  40bb5c:	ldr	x0, [x0, #8]
  40bb60:	mov	x1, x0
  40bb64:	ldr	x0, [sp, #4152]
  40bb68:	str	x1, [x0]
  40bb6c:	ldr	x0, [sp, #24]
  40bb70:	ldr	w1, [x0, #16]
  40bb74:	ldr	x0, [sp, #4152]
  40bb78:	str	w1, [x0, #16]
  40bb7c:	ldr	x0, [sp, #4152]
  40bb80:	mov	w1, #0x48                  	// #72
  40bb84:	str	w1, [x0, #24]
  40bb88:	ldr	x0, [sp, #24]
  40bb8c:	ldr	x0, [x0, #8]
  40bb90:	mvn	x1, x0
  40bb94:	ldr	x0, [sp, #4152]
  40bb98:	str	x1, [x0, #8]
  40bb9c:	ldr	x0, [sp, #24]
  40bba0:	ldr	w0, [x0]
  40bba4:	ldr	x2, [sp, #4152]
  40bba8:	mov	x1, #0x660b                	// #26123
  40bbac:	movk	x1, #0xc020, lsl #16
  40bbb0:	bl	402fc0 <ioctl@plt>
  40bbb4:	cmp	w0, #0x0
  40bbb8:	b.ge	40bbe0 <__fxstatat@plt+0x8bf0>  // b.tcont
  40bbbc:	ldr	x0, [sp, #24]
  40bbc0:	ldr	x0, [x0, #8]
  40bbc4:	cmp	x0, #0x0
  40bbc8:	b.ne	40bbd8 <__fxstatat@plt+0x8be8>  // b.any
  40bbcc:	ldr	x0, [sp, #24]
  40bbd0:	mov	w1, #0x1                   	// #1
  40bbd4:	strb	w1, [x0, #32]
  40bbd8:	mov	w0, #0x0                   	// #0
  40bbdc:	b	40c1e0 <__fxstatat@plt+0x91f0>
  40bbe0:	ldr	x0, [sp, #4152]
  40bbe4:	ldr	w0, [x0, #20]
  40bbe8:	cmp	w0, #0x0
  40bbec:	b.ne	40bc14 <__fxstatat@plt+0x8c24>  // b.any
  40bbf0:	ldr	x0, [sp, #24]
  40bbf4:	mov	w1, #0x1                   	// #1
  40bbf8:	strb	w1, [x0, #33]
  40bbfc:	ldr	x0, [sp, #24]
  40bc00:	ldr	x0, [x0, #8]
  40bc04:	cmp	x0, #0x0
  40bc08:	cset	w0, ne  // ne = any
  40bc0c:	and	w0, w0, #0xff
  40bc10:	b	40c1e0 <__fxstatat@plt+0x91f0>
  40bc14:	ldr	x0, [sp, #24]
  40bc18:	ldr	x1, [x0, #24]
  40bc1c:	ldr	x0, [sp, #4152]
  40bc20:	ldr	w0, [x0, #20]
  40bc24:	mov	w0, w0
  40bc28:	mvn	x0, x0
  40bc2c:	cmp	x1, x0
  40bc30:	b.ls	40bc54 <__fxstatat@plt+0x8c64>  // b.plast
  40bc34:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40bc38:	add	x3, x0, #0x2e8
  40bc3c:	mov	w2, #0x7e                  	// #126
  40bc40:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40bc44:	add	x1, x0, #0x258
  40bc48:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40bc4c:	add	x0, x0, #0x270
  40bc50:	bl	402f20 <__assert_fail@plt>
  40bc54:	ldr	x0, [sp, #24]
  40bc58:	ldr	x1, [x0, #24]
  40bc5c:	ldr	x0, [sp, #4152]
  40bc60:	ldr	w0, [x0, #20]
  40bc64:	mov	w0, w0
  40bc68:	add	x1, x1, x0
  40bc6c:	ldr	x0, [sp, #24]
  40bc70:	str	x1, [x0, #24]
  40bc74:	ldr	x0, [sp, #24]
  40bc78:	ldr	x0, [x0, #40]
  40bc7c:	ldr	x1, [sp, #4176]
  40bc80:	sub	x0, x1, x0
  40bc84:	asr	x1, x0, #3
  40bc88:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40bc8c:	movk	x0, #0xaaab
  40bc90:	mul	x0, x1, x0
  40bc94:	str	x0, [sp, #4136]
  40bc98:	ldr	x0, [sp, #24]
  40bc9c:	ldr	x3, [x0, #40]
  40bca0:	ldr	x0, [sp, #24]
  40bca4:	ldr	x0, [x0, #24]
  40bca8:	mov	x2, #0x18                  	// #24
  40bcac:	mov	x1, x0
  40bcb0:	mov	x0, x3
  40bcb4:	bl	4158f4 <__fxstatat@plt+0x12904>
  40bcb8:	mov	x1, x0
  40bcbc:	ldr	x0, [sp, #24]
  40bcc0:	str	x1, [x0, #40]
  40bcc4:	ldr	x0, [sp, #24]
  40bcc8:	ldr	x2, [x0, #40]
  40bccc:	ldr	x1, [sp, #4136]
  40bcd0:	mov	x0, x1
  40bcd4:	lsl	x0, x0, #1
  40bcd8:	add	x0, x0, x1
  40bcdc:	lsl	x0, x0, #3
  40bce0:	add	x0, x2, x0
  40bce4:	str	x0, [sp, #4176]
  40bce8:	str	wzr, [sp, #4172]
  40bcec:	str	wzr, [sp, #4172]
  40bcf0:	b	40c0fc <__fxstatat@plt+0x910c>
  40bcf4:	ldr	w1, [sp, #4172]
  40bcf8:	mov	x0, x1
  40bcfc:	lsl	x0, x0, #3
  40bd00:	sub	x0, x0, x1
  40bd04:	lsl	x0, x0, #3
  40bd08:	mov	x1, x0
  40bd0c:	ldr	x0, [sp, #4144]
  40bd10:	add	x0, x0, x1
  40bd14:	ldr	x2, [x0]
  40bd18:	ldr	w1, [sp, #4172]
  40bd1c:	mov	x0, x1
  40bd20:	lsl	x0, x0, #3
  40bd24:	sub	x0, x0, x1
  40bd28:	lsl	x0, x0, #3
  40bd2c:	mov	x1, x0
  40bd30:	ldr	x0, [sp, #4144]
  40bd34:	add	x0, x0, x1
  40bd38:	ldr	x0, [x0, #16]
  40bd3c:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  40bd40:	sub	x0, x1, x0
  40bd44:	cmp	x2, x0
  40bd48:	b.ls	40bd6c <__fxstatat@plt+0x8d7c>  // b.plast
  40bd4c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40bd50:	add	x3, x0, #0x2e8
  40bd54:	mov	w2, #0x8c                  	// #140
  40bd58:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40bd5c:	add	x1, x0, #0x258
  40bd60:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40bd64:	add	x0, x0, #0x2a8
  40bd68:	bl	402f20 <__assert_fail@plt>
  40bd6c:	ldr	w0, [sp, #4188]
  40bd70:	cmp	w0, #0x0
  40bd74:	b.eq	40be60 <__fxstatat@plt+0x8e70>  // b.none
  40bd78:	ldr	x0, [sp, #4176]
  40bd7c:	ldr	w2, [x0, #16]
  40bd80:	ldr	w1, [sp, #4172]
  40bd84:	mov	x0, x1
  40bd88:	lsl	x0, x0, #3
  40bd8c:	sub	x0, x0, x1
  40bd90:	lsl	x0, x0, #3
  40bd94:	mov	x1, x0
  40bd98:	ldr	x0, [sp, #4144]
  40bd9c:	add	x0, x0, x1
  40bda0:	ldr	w0, [x0, #40]
  40bda4:	and	w0, w0, #0xfffffffe
  40bda8:	cmp	w2, w0
  40bdac:	b.ne	40be60 <__fxstatat@plt+0x8e70>  // b.any
  40bdb0:	ldr	x0, [sp, #4176]
  40bdb4:	ldr	x1, [x0]
  40bdb8:	ldr	x0, [sp, #4176]
  40bdbc:	ldr	x0, [x0, #8]
  40bdc0:	add	x2, x1, x0
  40bdc4:	ldr	w1, [sp, #4172]
  40bdc8:	mov	x0, x1
  40bdcc:	lsl	x0, x0, #3
  40bdd0:	sub	x0, x0, x1
  40bdd4:	lsl	x0, x0, #3
  40bdd8:	mov	x1, x0
  40bddc:	ldr	x0, [sp, #4144]
  40bde0:	add	x0, x0, x1
  40bde4:	ldr	x0, [x0]
  40bde8:	cmp	x2, x0
  40bdec:	b.ne	40be60 <__fxstatat@plt+0x8e70>  // b.any
  40bdf0:	ldr	x0, [sp, #4176]
  40bdf4:	ldr	x0, [x0, #8]
  40bdf8:	mov	x2, x0
  40bdfc:	ldr	w1, [sp, #4172]
  40be00:	mov	x0, x1
  40be04:	lsl	x0, x0, #3
  40be08:	sub	x0, x0, x1
  40be0c:	lsl	x0, x0, #3
  40be10:	mov	x1, x0
  40be14:	ldr	x0, [sp, #4144]
  40be18:	add	x0, x0, x1
  40be1c:	ldr	x0, [x0, #16]
  40be20:	add	x0, x2, x0
  40be24:	mov	x1, x0
  40be28:	ldr	x0, [sp, #4176]
  40be2c:	str	x1, [x0, #8]
  40be30:	ldr	w1, [sp, #4172]
  40be34:	mov	x0, x1
  40be38:	lsl	x0, x0, #3
  40be3c:	sub	x0, x0, x1
  40be40:	lsl	x0, x0, #3
  40be44:	mov	x1, x0
  40be48:	ldr	x0, [sp, #4144]
  40be4c:	add	x0, x0, x1
  40be50:	ldr	w1, [x0, #40]
  40be54:	ldr	x0, [sp, #4176]
  40be58:	str	w1, [x0, #16]
  40be5c:	b	40c0f0 <__fxstatat@plt+0x9100>
  40be60:	ldr	w0, [sp, #4188]
  40be64:	cmp	w0, #0x0
  40be68:	b.ne	40bea4 <__fxstatat@plt+0x8eb4>  // b.any
  40be6c:	ldr	x0, [sp, #24]
  40be70:	ldr	x0, [x0, #8]
  40be74:	mov	x2, x0
  40be78:	ldr	w1, [sp, #4172]
  40be7c:	mov	x0, x1
  40be80:	lsl	x0, x0, #3
  40be84:	sub	x0, x0, x1
  40be88:	lsl	x0, x0, #3
  40be8c:	mov	x1, x0
  40be90:	ldr	x0, [sp, #4144]
  40be94:	add	x0, x0, x1
  40be98:	ldr	x0, [x0]
  40be9c:	cmp	x2, x0
  40bea0:	b.hi	40bef4 <__fxstatat@plt+0x8f04>  // b.pmore
  40bea4:	ldr	w0, [sp, #4188]
  40bea8:	cmp	w0, #0x0
  40beac:	b.eq	40c034 <__fxstatat@plt+0x9044>  // b.none
  40beb0:	ldr	x0, [sp, #4176]
  40beb4:	ldr	x1, [x0]
  40beb8:	ldr	x0, [sp, #4176]
  40bebc:	ldr	x0, [x0, #8]
  40bec0:	add	x0, x1, x0
  40bec4:	mov	x2, x0
  40bec8:	ldr	w1, [sp, #4172]
  40becc:	mov	x0, x1
  40bed0:	lsl	x0, x0, #3
  40bed4:	sub	x0, x0, x1
  40bed8:	lsl	x0, x0, #3
  40bedc:	mov	x1, x0
  40bee0:	ldr	x0, [sp, #4144]
  40bee4:	add	x0, x0, x1
  40bee8:	ldr	x0, [x0]
  40beec:	cmp	x2, x0
  40bef0:	b.ls	40c034 <__fxstatat@plt+0x9044>  // b.plast
  40bef4:	ldr	w0, [sp, #4188]
  40bef8:	cmp	w0, #0x0
  40befc:	b.ne	40bf10 <__fxstatat@plt+0x8f20>  // b.any
  40bf00:	ldr	x0, [sp, #24]
  40bf04:	ldr	x0, [x0, #8]
  40bf08:	str	x0, [sp, #4160]
  40bf0c:	b	40bf28 <__fxstatat@plt+0x8f38>
  40bf10:	ldr	x0, [sp, #4176]
  40bf14:	ldr	x1, [x0]
  40bf18:	ldr	x0, [sp, #4176]
  40bf1c:	ldr	x0, [x0, #8]
  40bf20:	add	x0, x1, x0
  40bf24:	str	x0, [sp, #4160]
  40bf28:	ldr	w1, [sp, #4172]
  40bf2c:	mov	x0, x1
  40bf30:	lsl	x0, x0, #3
  40bf34:	sub	x0, x0, x1
  40bf38:	lsl	x0, x0, #3
  40bf3c:	mov	x1, x0
  40bf40:	ldr	x0, [sp, #4144]
  40bf44:	add	x0, x0, x1
  40bf48:	ldr	x0, [x0]
  40bf4c:	ldr	x1, [sp, #4160]
  40bf50:	sub	x0, x1, x0
  40bf54:	str	x0, [sp, #4128]
  40bf58:	ldr	w1, [sp, #4172]
  40bf5c:	mov	x0, x1
  40bf60:	lsl	x0, x0, #3
  40bf64:	sub	x0, x0, x1
  40bf68:	lsl	x0, x0, #3
  40bf6c:	mov	x1, x0
  40bf70:	ldr	x0, [sp, #4144]
  40bf74:	add	x0, x0, x1
  40bf78:	ldr	x0, [x0, #16]
  40bf7c:	ldr	x1, [sp, #4128]
  40bf80:	cmp	x1, x0
  40bf84:	b.cs	40bfac <__fxstatat@plt+0x8fbc>  // b.hs, b.nlast
  40bf88:	ldr	x0, [sp, #24]
  40bf8c:	ldr	x0, [x0, #8]
  40bf90:	cmp	x0, #0x0
  40bf94:	b.ne	40bfa4 <__fxstatat@plt+0x8fb4>  // b.any
  40bf98:	ldr	x0, [sp, #24]
  40bf9c:	mov	w1, #0x1                   	// #1
  40bfa0:	strb	w1, [x0, #32]
  40bfa4:	mov	w0, #0x0                   	// #0
  40bfa8:	b	40c1e0 <__fxstatat@plt+0x91f0>
  40bfac:	ldr	w1, [sp, #4172]
  40bfb0:	mov	x0, x1
  40bfb4:	lsl	x0, x0, #3
  40bfb8:	sub	x0, x0, x1
  40bfbc:	lsl	x0, x0, #3
  40bfc0:	mov	x1, x0
  40bfc4:	ldr	x0, [sp, #4144]
  40bfc8:	add	x0, x0, x1
  40bfcc:	ldr	x1, [sp, #4160]
  40bfd0:	str	x1, [x0]
  40bfd4:	ldr	w1, [sp, #4172]
  40bfd8:	mov	x0, x1
  40bfdc:	lsl	x0, x0, #3
  40bfe0:	sub	x0, x0, x1
  40bfe4:	lsl	x0, x0, #3
  40bfe8:	mov	x1, x0
  40bfec:	ldr	x0, [sp, #4144]
  40bff0:	add	x0, x0, x1
  40bff4:	ldr	x2, [x0, #16]
  40bff8:	ldr	w1, [sp, #4172]
  40bffc:	mov	x0, x1
  40c000:	lsl	x0, x0, #3
  40c004:	sub	x0, x0, x1
  40c008:	lsl	x0, x0, #3
  40c00c:	mov	x1, x0
  40c010:	ldr	x0, [sp, #4144]
  40c014:	add	x0, x0, x1
  40c018:	ldr	x1, [sp, #4128]
  40c01c:	sub	x1, x2, x1
  40c020:	str	x1, [x0, #16]
  40c024:	ldr	w0, [sp, #4172]
  40c028:	sub	w0, w0, #0x1
  40c02c:	str	w0, [sp, #4172]
  40c030:	b	40c0f0 <__fxstatat@plt+0x9100>
  40c034:	ldr	x0, [sp, #24]
  40c038:	ldr	x2, [x0, #40]
  40c03c:	ldr	w1, [sp, #4188]
  40c040:	mov	x0, x1
  40c044:	lsl	x0, x0, #1
  40c048:	add	x0, x0, x1
  40c04c:	lsl	x0, x0, #3
  40c050:	add	x0, x2, x0
  40c054:	str	x0, [sp, #4176]
  40c058:	ldr	w1, [sp, #4172]
  40c05c:	mov	x0, x1
  40c060:	lsl	x0, x0, #3
  40c064:	sub	x0, x0, x1
  40c068:	lsl	x0, x0, #3
  40c06c:	mov	x1, x0
  40c070:	ldr	x0, [sp, #4144]
  40c074:	add	x0, x0, x1
  40c078:	ldr	x0, [x0]
  40c07c:	mov	x1, x0
  40c080:	ldr	x0, [sp, #4176]
  40c084:	str	x1, [x0]
  40c088:	ldr	w1, [sp, #4172]
  40c08c:	mov	x0, x1
  40c090:	lsl	x0, x0, #3
  40c094:	sub	x0, x0, x1
  40c098:	lsl	x0, x0, #3
  40c09c:	mov	x1, x0
  40c0a0:	ldr	x0, [sp, #4144]
  40c0a4:	add	x0, x0, x1
  40c0a8:	ldr	x0, [x0, #16]
  40c0ac:	mov	x1, x0
  40c0b0:	ldr	x0, [sp, #4176]
  40c0b4:	str	x1, [x0, #8]
  40c0b8:	ldr	w1, [sp, #4172]
  40c0bc:	mov	x0, x1
  40c0c0:	lsl	x0, x0, #3
  40c0c4:	sub	x0, x0, x1
  40c0c8:	lsl	x0, x0, #3
  40c0cc:	mov	x1, x0
  40c0d0:	ldr	x0, [sp, #4144]
  40c0d4:	add	x0, x0, x1
  40c0d8:	ldr	w1, [x0, #40]
  40c0dc:	ldr	x0, [sp, #4176]
  40c0e0:	str	w1, [x0, #16]
  40c0e4:	ldr	w0, [sp, #4188]
  40c0e8:	add	w0, w0, #0x1
  40c0ec:	str	w0, [sp, #4188]
  40c0f0:	ldr	w0, [sp, #4172]
  40c0f4:	add	w0, w0, #0x1
  40c0f8:	str	w0, [sp, #4172]
  40c0fc:	ldr	x0, [sp, #4152]
  40c100:	ldr	w0, [x0, #20]
  40c104:	ldr	w1, [sp, #4172]
  40c108:	cmp	w1, w0
  40c10c:	b.cc	40bcf4 <__fxstatat@plt+0x8d04>  // b.lo, b.ul, b.last
  40c110:	ldr	x0, [sp, #4176]
  40c114:	ldr	w0, [x0, #16]
  40c118:	and	w0, w0, #0x1
  40c11c:	cmp	w0, #0x0
  40c120:	b.eq	40c130 <__fxstatat@plt+0x9140>  // b.none
  40c124:	ldr	x0, [sp, #24]
  40c128:	mov	w1, #0x1                   	// #1
  40c12c:	strb	w1, [x0, #33]
  40c130:	ldr	w0, [sp, #4188]
  40c134:	cmp	w0, #0x48
  40c138:	b.ls	40c188 <__fxstatat@plt+0x9198>  // b.plast
  40c13c:	ldr	x0, [sp, #24]
  40c140:	ldrb	w0, [x0, #33]
  40c144:	eor	w0, w0, #0x1
  40c148:	and	w0, w0, #0xff
  40c14c:	cmp	w0, #0x0
  40c150:	b.eq	40c188 <__fxstatat@plt+0x9198>  // b.none
  40c154:	ldr	x0, [sp, #24]
  40c158:	ldr	x2, [x0, #40]
  40c15c:	ldr	w0, [sp, #4188]
  40c160:	sub	w0, w0, #0x1
  40c164:	str	w0, [sp, #4188]
  40c168:	ldr	w1, [sp, #4188]
  40c16c:	mov	x0, x1
  40c170:	lsl	x0, x0, #1
  40c174:	add	x0, x0, x1
  40c178:	lsl	x0, x0, #3
  40c17c:	sub	x0, x0, #0x18
  40c180:	add	x0, x2, x0
  40c184:	str	x0, [sp, #4176]
  40c188:	ldr	w1, [sp, #4188]
  40c18c:	ldr	x0, [sp, #24]
  40c190:	str	x1, [x0, #24]
  40c194:	ldr	x0, [sp, #24]
  40c198:	ldrb	w0, [x0, #33]
  40c19c:	cmp	w0, #0x0
  40c1a0:	b.ne	40c1d0 <__fxstatat@plt+0x91e0>  // b.any
  40c1a4:	ldr	x0, [sp, #4176]
  40c1a8:	ldr	x1, [x0]
  40c1ac:	ldr	x0, [sp, #4176]
  40c1b0:	ldr	x0, [x0, #8]
  40c1b4:	add	x1, x1, x0
  40c1b8:	ldr	x0, [sp, #24]
  40c1bc:	str	x1, [x0, #8]
  40c1c0:	ldr	w0, [sp, #4188]
  40c1c4:	cmp	w0, #0x47
  40c1c8:	b.hi	40c1d8 <__fxstatat@plt+0x91e8>  // b.pmore
  40c1cc:	b	40bb34 <__fxstatat@plt+0x8b44>
  40c1d0:	nop
  40c1d4:	b	40c1dc <__fxstatat@plt+0x91ec>
  40c1d8:	nop
  40c1dc:	mov	w0, #0x1                   	// #1
  40c1e0:	ldp	x29, x30, [sp]
  40c1e4:	mov	x12, #0x1060                	// #4192
  40c1e8:	add	sp, sp, x12
  40c1ec:	ret
  40c1f0:	stp	x29, x30, [sp, #-64]!
  40c1f4:	mov	x29, sp
  40c1f8:	str	x0, [sp, #24]
  40c1fc:	str	x1, [sp, #16]
  40c200:	ldr	x0, [sp, #24]
  40c204:	bl	40dd70 <__fxstatat@plt+0xad80>
  40c208:	mov	x1, x0
  40c20c:	ldr	x0, [sp, #24]
  40c210:	sub	x0, x1, x0
  40c214:	str	x0, [sp, #48]
  40c218:	ldr	x0, [sp, #48]
  40c21c:	add	x0, x0, #0x9
  40c220:	str	x0, [sp, #40]
  40c224:	ldr	x0, [sp, #40]
  40c228:	cmp	x0, #0x100
  40c22c:	b.hi	40c23c <__fxstatat@plt+0x924c>  // b.pmore
  40c230:	ldr	x0, [sp, #16]
  40c234:	str	x0, [sp, #56]
  40c238:	b	40c25c <__fxstatat@plt+0x926c>
  40c23c:	ldr	x0, [sp, #40]
  40c240:	bl	402a30 <malloc@plt>
  40c244:	str	x0, [sp, #56]
  40c248:	ldr	x0, [sp, #56]
  40c24c:	cmp	x0, #0x0
  40c250:	b.ne	40c25c <__fxstatat@plt+0x926c>  // b.any
  40c254:	ldr	x0, [sp, #56]
  40c258:	b	40c294 <__fxstatat@plt+0x92a4>
  40c25c:	ldr	x0, [sp, #48]
  40c260:	mov	x2, x0
  40c264:	ldr	x1, [sp, #24]
  40c268:	ldr	x0, [sp, #56]
  40c26c:	bl	402d60 <mempcpy@plt>
  40c270:	mov	x2, x0
  40c274:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40c278:	add	x1, x0, #0x300
  40c27c:	mov	x0, x2
  40c280:	ldr	x2, [x1]
  40c284:	str	x2, [x0]
  40c288:	ldrb	w1, [x1, #8]
  40c28c:	strb	w1, [x0, #8]
  40c290:	ldr	x0, [sp, #56]
  40c294:	ldp	x29, x30, [sp], #64
  40c298:	ret
  40c29c:	stp	x29, x30, [sp, #-48]!
  40c2a0:	mov	x29, sp
  40c2a4:	str	x0, [sp, #24]
  40c2a8:	str	x1, [sp, #16]
  40c2ac:	ldr	x0, [sp, #16]
  40c2b0:	str	x0, [sp, #40]
  40c2b4:	ldr	x0, [sp, #40]
  40c2b8:	ldr	w5, [x0]
  40c2bc:	ldr	x0, [sp, #40]
  40c2c0:	ldr	x1, [x0, #8]
  40c2c4:	ldr	x0, [sp, #40]
  40c2c8:	ldr	w2, [x0, #16]
  40c2cc:	ldr	x0, [sp, #40]
  40c2d0:	ldr	w0, [x0, #20]
  40c2d4:	mov	w4, w0
  40c2d8:	ldr	x3, [sp, #24]
  40c2dc:	mov	w0, w5
  40c2e0:	bl	4028c0 <linkat@plt>
  40c2e4:	ldp	x29, x30, [sp], #48
  40c2e8:	ret
  40c2ec:	stp	x29, x30, [sp, #-368]!
  40c2f0:	mov	x29, sp
  40c2f4:	str	w0, [sp, #60]
  40c2f8:	str	x1, [sp, #48]
  40c2fc:	str	w2, [sp, #56]
  40c300:	str	x3, [sp, #40]
  40c304:	str	w4, [sp, #36]
  40c308:	strb	w5, [sp, #35]
  40c30c:	str	w6, [sp, #28]
  40c310:	ldr	w0, [sp, #28]
  40c314:	cmp	w0, #0x0
  40c318:	b.ge	40c350 <__fxstatat@plt+0x9360>  // b.tcont
  40c31c:	ldr	w4, [sp, #36]
  40c320:	ldr	x3, [sp, #40]
  40c324:	ldr	w2, [sp, #56]
  40c328:	ldr	x1, [sp, #48]
  40c32c:	ldr	w0, [sp, #60]
  40c330:	bl	4028c0 <linkat@plt>
  40c334:	cmp	w0, #0x0
  40c338:	b.eq	40c348 <__fxstatat@plt+0x9358>  // b.none
  40c33c:	bl	402f30 <__errno_location@plt>
  40c340:	ldr	w0, [x0]
  40c344:	b	40c34c <__fxstatat@plt+0x935c>
  40c348:	mov	w0, #0x0                   	// #0
  40c34c:	str	w0, [sp, #28]
  40c350:	ldrb	w0, [sp, #35]
  40c354:	eor	w0, w0, #0x1
  40c358:	and	w0, w0, #0xff
  40c35c:	cmp	w0, #0x0
  40c360:	b.ne	40c370 <__fxstatat@plt+0x9380>  // b.any
  40c364:	ldr	w0, [sp, #28]
  40c368:	cmp	w0, #0x11
  40c36c:	b.eq	40c378 <__fxstatat@plt+0x9388>  // b.none
  40c370:	ldr	w0, [sp, #28]
  40c374:	b	40c458 <__fxstatat@plt+0x9468>
  40c378:	add	x0, sp, #0x60
  40c37c:	mov	x1, x0
  40c380:	ldr	x0, [sp, #40]
  40c384:	bl	40c1f0 <__fxstatat@plt+0x9200>
  40c388:	str	x0, [sp, #352]
  40c38c:	ldr	x0, [sp, #352]
  40c390:	cmp	x0, #0x0
  40c394:	b.ne	40c3a4 <__fxstatat@plt+0x93b4>  // b.any
  40c398:	bl	402f30 <__errno_location@plt>
  40c39c:	ldr	w0, [x0]
  40c3a0:	b	40c458 <__fxstatat@plt+0x9468>
  40c3a4:	ldr	w0, [sp, #60]
  40c3a8:	str	w0, [sp, #72]
  40c3ac:	ldr	x0, [sp, #48]
  40c3b0:	str	x0, [sp, #80]
  40c3b4:	ldr	w0, [sp, #56]
  40c3b8:	str	w0, [sp, #88]
  40c3bc:	ldr	w0, [sp, #36]
  40c3c0:	str	w0, [sp, #92]
  40c3c4:	add	x1, sp, #0x48
  40c3c8:	mov	x4, #0x6                   	// #6
  40c3cc:	adrp	x0, 40c000 <__fxstatat@plt+0x9010>
  40c3d0:	add	x3, x0, #0x29c
  40c3d4:	mov	x2, x1
  40c3d8:	mov	w1, #0x0                   	// #0
  40c3dc:	ldr	x0, [sp, #352]
  40c3e0:	bl	4134ec <__fxstatat@plt+0x104fc>
  40c3e4:	cmp	w0, #0x0
  40c3e8:	b.eq	40c3fc <__fxstatat@plt+0x940c>  // b.none
  40c3ec:	bl	402f30 <__errno_location@plt>
  40c3f0:	ldr	w0, [x0]
  40c3f4:	str	w0, [sp, #364]
  40c3f8:	b	40c43c <__fxstatat@plt+0x944c>
  40c3fc:	ldr	x3, [sp, #40]
  40c400:	ldr	w2, [sp, #56]
  40c404:	ldr	x1, [sp, #352]
  40c408:	ldr	w0, [sp, #56]
  40c40c:	bl	402d50 <renameat@plt>
  40c410:	cmp	w0, #0x0
  40c414:	b.eq	40c424 <__fxstatat@plt+0x9434>  // b.none
  40c418:	bl	402f30 <__errno_location@plt>
  40c41c:	ldr	w0, [x0]
  40c420:	b	40c428 <__fxstatat@plt+0x9438>
  40c424:	mov	w0, #0xffffffff            	// #-1
  40c428:	str	w0, [sp, #364]
  40c42c:	mov	w2, #0x0                   	// #0
  40c430:	ldr	x1, [sp, #352]
  40c434:	ldr	w0, [sp, #56]
  40c438:	bl	402920 <unlinkat@plt>
  40c43c:	add	x0, sp, #0x60
  40c440:	ldr	x1, [sp, #352]
  40c444:	cmp	x1, x0
  40c448:	b.eq	40c454 <__fxstatat@plt+0x9464>  // b.none
  40c44c:	ldr	x0, [sp, #352]
  40c450:	bl	402d00 <free@plt>
  40c454:	ldr	w0, [sp, #364]
  40c458:	ldp	x29, x30, [sp], #368
  40c45c:	ret
  40c460:	stp	x29, x30, [sp, #-48]!
  40c464:	mov	x29, sp
  40c468:	str	x0, [sp, #24]
  40c46c:	str	x1, [sp, #16]
  40c470:	ldr	x0, [sp, #16]
  40c474:	str	x0, [sp, #40]
  40c478:	ldr	x0, [sp, #40]
  40c47c:	ldr	x3, [x0]
  40c480:	ldr	x0, [sp, #40]
  40c484:	ldr	w0, [x0, #8]
  40c488:	ldr	x2, [sp, #24]
  40c48c:	mov	w1, w0
  40c490:	mov	x0, x3
  40c494:	bl	402ec0 <symlinkat@plt>
  40c498:	ldp	x29, x30, [sp], #48
  40c49c:	ret
  40c4a0:	stp	x29, x30, [sp, #-336]!
  40c4a4:	mov	x29, sp
  40c4a8:	str	x0, [sp, #40]
  40c4ac:	str	w1, [sp, #36]
  40c4b0:	str	x2, [sp, #24]
  40c4b4:	strb	w3, [sp, #35]
  40c4b8:	str	w4, [sp, #20]
  40c4bc:	ldr	w0, [sp, #20]
  40c4c0:	cmp	w0, #0x0
  40c4c4:	b.ge	40c4f4 <__fxstatat@plt+0x9504>  // b.tcont
  40c4c8:	ldr	x2, [sp, #24]
  40c4cc:	ldr	w1, [sp, #36]
  40c4d0:	ldr	x0, [sp, #40]
  40c4d4:	bl	402ec0 <symlinkat@plt>
  40c4d8:	cmp	w0, #0x0
  40c4dc:	b.eq	40c4ec <__fxstatat@plt+0x94fc>  // b.none
  40c4e0:	bl	402f30 <__errno_location@plt>
  40c4e4:	ldr	w0, [x0]
  40c4e8:	b	40c4f0 <__fxstatat@plt+0x9500>
  40c4ec:	mov	w0, #0x0                   	// #0
  40c4f0:	str	w0, [sp, #20]
  40c4f4:	ldrb	w0, [sp, #35]
  40c4f8:	eor	w0, w0, #0x1
  40c4fc:	and	w0, w0, #0xff
  40c500:	cmp	w0, #0x0
  40c504:	b.ne	40c514 <__fxstatat@plt+0x9524>  // b.any
  40c508:	ldr	w0, [sp, #20]
  40c50c:	cmp	w0, #0x11
  40c510:	b.eq	40c51c <__fxstatat@plt+0x952c>  // b.none
  40c514:	ldr	w0, [sp, #20]
  40c518:	b	40c5f0 <__fxstatat@plt+0x9600>
  40c51c:	add	x0, sp, #0x40
  40c520:	mov	x1, x0
  40c524:	ldr	x0, [sp, #24]
  40c528:	bl	40c1f0 <__fxstatat@plt+0x9200>
  40c52c:	str	x0, [sp, #320]
  40c530:	ldr	x0, [sp, #320]
  40c534:	cmp	x0, #0x0
  40c538:	b.ne	40c548 <__fxstatat@plt+0x9558>  // b.any
  40c53c:	bl	402f30 <__errno_location@plt>
  40c540:	ldr	w0, [x0]
  40c544:	b	40c5f0 <__fxstatat@plt+0x9600>
  40c548:	ldr	x0, [sp, #40]
  40c54c:	str	x0, [sp, #48]
  40c550:	ldr	w0, [sp, #36]
  40c554:	str	w0, [sp, #56]
  40c558:	add	x1, sp, #0x30
  40c55c:	mov	x4, #0x6                   	// #6
  40c560:	adrp	x0, 40c000 <__fxstatat@plt+0x9010>
  40c564:	add	x3, x0, #0x460
  40c568:	mov	x2, x1
  40c56c:	mov	w1, #0x0                   	// #0
  40c570:	ldr	x0, [sp, #320]
  40c574:	bl	4134ec <__fxstatat@plt+0x104fc>
  40c578:	cmp	w0, #0x0
  40c57c:	b.eq	40c590 <__fxstatat@plt+0x95a0>  // b.none
  40c580:	bl	402f30 <__errno_location@plt>
  40c584:	ldr	w0, [x0]
  40c588:	str	w0, [sp, #332]
  40c58c:	b	40c5d4 <__fxstatat@plt+0x95e4>
  40c590:	ldr	x3, [sp, #24]
  40c594:	ldr	w2, [sp, #36]
  40c598:	ldr	x1, [sp, #320]
  40c59c:	ldr	w0, [sp, #36]
  40c5a0:	bl	402d50 <renameat@plt>
  40c5a4:	cmp	w0, #0x0
  40c5a8:	b.eq	40c5cc <__fxstatat@plt+0x95dc>  // b.none
  40c5ac:	bl	402f30 <__errno_location@plt>
  40c5b0:	ldr	w0, [x0]
  40c5b4:	str	w0, [sp, #332]
  40c5b8:	mov	w2, #0x0                   	// #0
  40c5bc:	ldr	x1, [sp, #320]
  40c5c0:	ldr	w0, [sp, #36]
  40c5c4:	bl	402920 <unlinkat@plt>
  40c5c8:	b	40c5d4 <__fxstatat@plt+0x95e4>
  40c5cc:	mov	w0, #0xffffffff            	// #-1
  40c5d0:	str	w0, [sp, #332]
  40c5d4:	add	x0, sp, #0x40
  40c5d8:	ldr	x1, [sp, #320]
  40c5dc:	cmp	x1, x0
  40c5e0:	b.eq	40c5ec <__fxstatat@plt+0x95fc>  // b.none
  40c5e4:	ldr	x0, [sp, #320]
  40c5e8:	bl	402d00 <free@plt>
  40c5ec:	ldr	w0, [sp, #332]
  40c5f0:	ldp	x29, x30, [sp], #336
  40c5f4:	ret
  40c5f8:	stp	x29, x30, [sp, #-80]!
  40c5fc:	mov	x29, sp
  40c600:	stp	x19, x20, [sp, #16]
  40c604:	str	x0, [sp, #56]
  40c608:	str	w1, [sp, #52]
  40c60c:	str	x2, [sp, #40]
  40c610:	str	w3, [sp, #48]
  40c614:	str	w4, [sp, #36]
  40c618:	ldr	w4, [sp, #36]
  40c61c:	ldr	w3, [sp, #48]
  40c620:	ldr	x2, [sp, #40]
  40c624:	ldr	w1, [sp, #52]
  40c628:	ldr	x0, [sp, #56]
  40c62c:	bl	410394 <__fxstatat@plt+0xd3a4>
  40c630:	str	w0, [sp, #76]
  40c634:	ldr	w0, [sp, #76]
  40c638:	cmn	w0, #0x2
  40c63c:	b.eq	40c650 <__fxstatat@plt+0x9660>  // b.none
  40c640:	ldr	w0, [sp, #76]
  40c644:	cmn	w0, #0x1
  40c648:	b.eq	40c67c <__fxstatat@plt+0x968c>  // b.none
  40c64c:	b	40c6b4 <__fxstatat@plt+0x96c4>
  40c650:	bl	402f30 <__errno_location@plt>
  40c654:	ldr	w19, [x0]
  40c658:	ldr	x0, [sp, #56]
  40c65c:	bl	412660 <__fxstatat@plt+0xf670>
  40c660:	mov	x3, x0
  40c664:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40c668:	add	x2, x0, #0x318
  40c66c:	mov	w1, w19
  40c670:	mov	w0, #0x0                   	// #0
  40c674:	bl	402870 <error@plt>
  40c678:	b	40c6b4 <__fxstatat@plt+0x96c4>
  40c67c:	bl	402f30 <__errno_location@plt>
  40c680:	ldr	w19, [x0]
  40c684:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40c688:	add	x0, x0, #0x320
  40c68c:	bl	402f70 <gettext@plt>
  40c690:	mov	x20, x0
  40c694:	ldr	x0, [sp, #40]
  40c698:	bl	412660 <__fxstatat@plt+0xf670>
  40c69c:	mov	x3, x0
  40c6a0:	mov	x2, x20
  40c6a4:	mov	w1, w19
  40c6a8:	mov	w0, #0x0                   	// #0
  40c6ac:	bl	402870 <error@plt>
  40c6b0:	nop
  40c6b4:	ldr	w0, [sp, #76]
  40c6b8:	ldp	x19, x20, [sp, #16]
  40c6bc:	ldp	x29, x30, [sp], #80
  40c6c0:	ret
  40c6c4:	stp	x29, x30, [sp, #-64]!
  40c6c8:	mov	x29, sp
  40c6cc:	stp	x19, x20, [sp, #16]
  40c6d0:	str	x0, [sp, #40]
  40c6d4:	str	w1, [sp, #36]
  40c6d8:	str	w2, [sp, #32]
  40c6dc:	ldr	w2, [sp, #32]
  40c6e0:	ldr	w1, [sp, #36]
  40c6e4:	ldr	x0, [sp, #40]
  40c6e8:	bl	410408 <__fxstatat@plt+0xd418>
  40c6ec:	str	w0, [sp, #60]
  40c6f0:	ldr	w0, [sp, #60]
  40c6f4:	cmp	w0, #0x0
  40c6f8:	b.eq	40c730 <__fxstatat@plt+0x9740>  // b.none
  40c6fc:	bl	402f30 <__errno_location@plt>
  40c700:	ldr	w19, [x0]
  40c704:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40c708:	add	x0, x0, #0x340
  40c70c:	bl	402f70 <gettext@plt>
  40c710:	mov	x20, x0
  40c714:	ldr	x0, [sp, #40]
  40c718:	bl	412660 <__fxstatat@plt+0xf670>
  40c71c:	mov	x3, x0
  40c720:	mov	x2, x20
  40c724:	mov	w1, w19
  40c728:	mov	w0, #0x0                   	// #0
  40c72c:	bl	402870 <error@plt>
  40c730:	ldr	w0, [sp, #60]
  40c734:	ldp	x19, x20, [sp, #16]
  40c738:	ldp	x29, x30, [sp], #64
  40c73c:	ret
  40c740:	stp	x29, x30, [sp, #-96]!
  40c744:	mov	x29, sp
  40c748:	str	x0, [sp, #24]
  40c74c:	str	x1, [sp, #16]
  40c750:	mov	x0, #0x400                 	// #1024
  40c754:	str	x0, [sp, #80]
  40c758:	mov	x0, #0x2000                	// #8192
  40c75c:	str	x0, [sp, #72]
  40c760:	ldr	x1, [sp, #80]
  40c764:	ldr	x0, [sp, #72]
  40c768:	cmp	x1, x0
  40c76c:	b.cs	40c77c <__fxstatat@plt+0x978c>  // b.hs, b.nlast
  40c770:	ldr	x0, [sp, #80]
  40c774:	add	x0, x0, #0x1
  40c778:	b	40c780 <__fxstatat@plt+0x9790>
  40c77c:	ldr	x0, [sp, #72]
  40c780:	str	x0, [sp, #64]
  40c784:	ldr	x1, [sp, #16]
  40c788:	ldr	x0, [sp, #64]
  40c78c:	cmp	x1, x0
  40c790:	b.cs	40c7a0 <__fxstatat@plt+0x97b0>  // b.hs, b.nlast
  40c794:	ldr	x0, [sp, #16]
  40c798:	add	x0, x0, #0x1
  40c79c:	b	40c7a4 <__fxstatat@plt+0x97b4>
  40c7a0:	ldr	x0, [sp, #64]
  40c7a4:	str	x0, [sp, #88]
  40c7a8:	ldr	x0, [sp, #88]
  40c7ac:	bl	402a30 <malloc@plt>
  40c7b0:	str	x0, [sp, #56]
  40c7b4:	ldr	x0, [sp, #56]
  40c7b8:	cmp	x0, #0x0
  40c7bc:	b.ne	40c7c8 <__fxstatat@plt+0x97d8>  // b.any
  40c7c0:	mov	x0, #0x0                   	// #0
  40c7c4:	b	40c8ac <__fxstatat@plt+0x98bc>
  40c7c8:	ldr	x2, [sp, #88]
  40c7cc:	ldr	x1, [sp, #56]
  40c7d0:	ldr	x0, [sp, #24]
  40c7d4:	bl	4028d0 <readlink@plt>
  40c7d8:	str	x0, [sp, #48]
  40c7dc:	ldr	x0, [sp, #48]
  40c7e0:	str	x0, [sp, #40]
  40c7e4:	ldr	x0, [sp, #48]
  40c7e8:	cmp	x0, #0x0
  40c7ec:	b.ge	40c82c <__fxstatat@plt+0x983c>  // b.tcont
  40c7f0:	bl	402f30 <__errno_location@plt>
  40c7f4:	ldr	w0, [x0]
  40c7f8:	cmp	w0, #0x22
  40c7fc:	b.eq	40c82c <__fxstatat@plt+0x983c>  // b.none
  40c800:	bl	402f30 <__errno_location@plt>
  40c804:	ldr	w0, [x0]
  40c808:	str	w0, [sp, #36]
  40c80c:	ldr	x0, [sp, #56]
  40c810:	bl	402d00 <free@plt>
  40c814:	bl	402f30 <__errno_location@plt>
  40c818:	mov	x1, x0
  40c81c:	ldr	w0, [sp, #36]
  40c820:	str	w0, [x1]
  40c824:	mov	x0, #0x0                   	// #0
  40c828:	b	40c8ac <__fxstatat@plt+0x98bc>
  40c82c:	ldr	x1, [sp, #40]
  40c830:	ldr	x0, [sp, #88]
  40c834:	cmp	x1, x0
  40c838:	b.cs	40c854 <__fxstatat@plt+0x9864>  // b.hs, b.nlast
  40c83c:	ldr	x1, [sp, #56]
  40c840:	ldr	x0, [sp, #40]
  40c844:	add	x0, x1, x0
  40c848:	strb	wzr, [x0]
  40c84c:	ldr	x0, [sp, #56]
  40c850:	b	40c8ac <__fxstatat@plt+0x98bc>
  40c854:	ldr	x0, [sp, #56]
  40c858:	bl	402d00 <free@plt>
  40c85c:	ldr	x1, [sp, #88]
  40c860:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  40c864:	cmp	x1, x0
  40c868:	b.hi	40c87c <__fxstatat@plt+0x988c>  // b.pmore
  40c86c:	ldr	x0, [sp, #88]
  40c870:	lsl	x0, x0, #1
  40c874:	str	x0, [sp, #88]
  40c878:	b	40c7a8 <__fxstatat@plt+0x97b8>
  40c87c:	ldr	x1, [sp, #88]
  40c880:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  40c884:	cmp	x1, x0
  40c888:	b.hi	40c898 <__fxstatat@plt+0x98a8>  // b.pmore
  40c88c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40c890:	str	x0, [sp, #88]
  40c894:	b	40c7a8 <__fxstatat@plt+0x97b8>
  40c898:	bl	402f30 <__errno_location@plt>
  40c89c:	mov	x1, x0
  40c8a0:	mov	w0, #0xc                   	// #12
  40c8a4:	str	w0, [x1]
  40c8a8:	mov	x0, #0x0                   	// #0
  40c8ac:	ldp	x29, x30, [sp], #96
  40c8b0:	ret
  40c8b4:	stp	x29, x30, [sp, #-16]!
  40c8b8:	mov	x29, sp
  40c8bc:	mov	w0, #0x1                   	// #1
  40c8c0:	bl	403430 <__fxstatat@plt+0x440>
  40c8c4:	nop
  40c8c8:	ldp	x29, x30, [sp], #16
  40c8cc:	ret
  40c8d0:	stp	x29, x30, [sp, #-80]!
  40c8d4:	mov	x29, sp
  40c8d8:	str	x0, [sp, #40]
  40c8dc:	str	x1, [sp, #32]
  40c8e0:	str	x2, [sp, #24]
  40c8e4:	str	x3, [sp, #16]
  40c8e8:	mov	x0, #0xffffffffffffffff    	// #-1
  40c8ec:	str	x0, [sp, #64]
  40c8f0:	strb	wzr, [sp, #63]
  40c8f4:	ldr	x0, [sp, #40]
  40c8f8:	bl	402840 <strlen@plt>
  40c8fc:	str	x0, [sp, #48]
  40c900:	str	xzr, [sp, #72]
  40c904:	b	40c9d8 <__fxstatat@plt+0x99e8>
  40c908:	ldr	x0, [sp, #72]
  40c90c:	lsl	x0, x0, #3
  40c910:	ldr	x1, [sp, #32]
  40c914:	add	x0, x1, x0
  40c918:	ldr	x0, [x0]
  40c91c:	ldr	x2, [sp, #48]
  40c920:	ldr	x1, [sp, #40]
  40c924:	bl	402a90 <strncmp@plt>
  40c928:	cmp	w0, #0x0
  40c92c:	b.ne	40c9cc <__fxstatat@plt+0x99dc>  // b.any
  40c930:	ldr	x0, [sp, #72]
  40c934:	lsl	x0, x0, #3
  40c938:	ldr	x1, [sp, #32]
  40c93c:	add	x0, x1, x0
  40c940:	ldr	x0, [x0]
  40c944:	bl	402840 <strlen@plt>
  40c948:	mov	x1, x0
  40c94c:	ldr	x0, [sp, #48]
  40c950:	cmp	x0, x1
  40c954:	b.ne	40c960 <__fxstatat@plt+0x9970>  // b.any
  40c958:	ldr	x0, [sp, #72]
  40c95c:	b	40ca0c <__fxstatat@plt+0x9a1c>
  40c960:	ldr	x0, [sp, #64]
  40c964:	cmn	x0, #0x1
  40c968:	b.ne	40c978 <__fxstatat@plt+0x9988>  // b.any
  40c96c:	ldr	x0, [sp, #72]
  40c970:	str	x0, [sp, #64]
  40c974:	b	40c9cc <__fxstatat@plt+0x99dc>
  40c978:	ldr	x0, [sp, #24]
  40c97c:	cmp	x0, #0x0
  40c980:	b.eq	40c9c4 <__fxstatat@plt+0x99d4>  // b.none
  40c984:	ldr	x1, [sp, #64]
  40c988:	ldr	x0, [sp, #16]
  40c98c:	mul	x0, x1, x0
  40c990:	ldr	x1, [sp, #24]
  40c994:	add	x3, x1, x0
  40c998:	ldr	x1, [sp, #16]
  40c99c:	ldr	x0, [sp, #72]
  40c9a0:	mul	x0, x1, x0
  40c9a4:	ldr	x1, [sp, #24]
  40c9a8:	add	x0, x1, x0
  40c9ac:	ldr	x2, [sp, #16]
  40c9b0:	mov	x1, x0
  40c9b4:	mov	x0, x3
  40c9b8:	bl	402c50 <memcmp@plt>
  40c9bc:	cmp	w0, #0x0
  40c9c0:	b.eq	40c9cc <__fxstatat@plt+0x99dc>  // b.none
  40c9c4:	mov	w0, #0x1                   	// #1
  40c9c8:	strb	w0, [sp, #63]
  40c9cc:	ldr	x0, [sp, #72]
  40c9d0:	add	x0, x0, #0x1
  40c9d4:	str	x0, [sp, #72]
  40c9d8:	ldr	x0, [sp, #72]
  40c9dc:	lsl	x0, x0, #3
  40c9e0:	ldr	x1, [sp, #32]
  40c9e4:	add	x0, x1, x0
  40c9e8:	ldr	x0, [x0]
  40c9ec:	cmp	x0, #0x0
  40c9f0:	b.ne	40c908 <__fxstatat@plt+0x9918>  // b.any
  40c9f4:	ldrb	w0, [sp, #63]
  40c9f8:	cmp	w0, #0x0
  40c9fc:	b.eq	40ca08 <__fxstatat@plt+0x9a18>  // b.none
  40ca00:	mov	x0, #0xfffffffffffffffe    	// #-2
  40ca04:	b	40ca0c <__fxstatat@plt+0x9a1c>
  40ca08:	ldr	x0, [sp, #64]
  40ca0c:	ldp	x29, x30, [sp], #80
  40ca10:	ret
  40ca14:	stp	x29, x30, [sp, #-80]!
  40ca18:	mov	x29, sp
  40ca1c:	str	x19, [sp, #16]
  40ca20:	str	x0, [sp, #56]
  40ca24:	str	x1, [sp, #48]
  40ca28:	str	x2, [sp, #40]
  40ca2c:	ldr	x0, [sp, #40]
  40ca30:	cmn	x0, #0x1
  40ca34:	b.ne	40ca48 <__fxstatat@plt+0x9a58>  // b.any
  40ca38:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40ca3c:	add	x0, x0, #0x360
  40ca40:	bl	402f70 <gettext@plt>
  40ca44:	b	40ca54 <__fxstatat@plt+0x9a64>
  40ca48:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40ca4c:	add	x0, x0, #0x380
  40ca50:	bl	402f70 <gettext@plt>
  40ca54:	str	x0, [sp, #72]
  40ca58:	ldr	x2, [sp, #48]
  40ca5c:	mov	w1, #0x8                   	// #8
  40ca60:	mov	w0, #0x0                   	// #0
  40ca64:	bl	412284 <__fxstatat@plt+0xf294>
  40ca68:	mov	x19, x0
  40ca6c:	ldr	x1, [sp, #56]
  40ca70:	mov	w0, #0x1                   	// #1
  40ca74:	bl	412638 <__fxstatat@plt+0xf648>
  40ca78:	mov	x4, x0
  40ca7c:	mov	x3, x19
  40ca80:	ldr	x2, [sp, #72]
  40ca84:	mov	w1, #0x0                   	// #0
  40ca88:	mov	w0, #0x0                   	// #0
  40ca8c:	bl	402870 <error@plt>
  40ca90:	nop
  40ca94:	ldr	x19, [sp, #16]
  40ca98:	ldp	x29, x30, [sp], #80
  40ca9c:	ret
  40caa0:	stp	x29, x30, [sp, #-80]!
  40caa4:	mov	x29, sp
  40caa8:	str	x19, [sp, #16]
  40caac:	str	x0, [sp, #56]
  40cab0:	str	x1, [sp, #48]
  40cab4:	str	x2, [sp, #40]
  40cab8:	str	xzr, [sp, #64]
  40cabc:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40cac0:	add	x0, x0, #0x3a0
  40cac4:	bl	402f70 <gettext@plt>
  40cac8:	mov	x2, x0
  40cacc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40cad0:	add	x0, x0, #0x490
  40cad4:	ldr	x0, [x0]
  40cad8:	mov	x1, x0
  40cadc:	mov	x0, x2
  40cae0:	bl	402e90 <fputs_unlocked@plt>
  40cae4:	str	xzr, [sp, #72]
  40cae8:	b	40cbbc <__fxstatat@plt+0x9bcc>
  40caec:	ldr	x0, [sp, #72]
  40caf0:	cmp	x0, #0x0
  40caf4:	b.eq	40cb24 <__fxstatat@plt+0x9b34>  // b.none
  40caf8:	ldr	x1, [sp, #40]
  40cafc:	ldr	x0, [sp, #72]
  40cb00:	mul	x0, x1, x0
  40cb04:	ldr	x1, [sp, #48]
  40cb08:	add	x0, x1, x0
  40cb0c:	ldr	x2, [sp, #40]
  40cb10:	mov	x1, x0
  40cb14:	ldr	x0, [sp, #64]
  40cb18:	bl	402c50 <memcmp@plt>
  40cb1c:	cmp	w0, #0x0
  40cb20:	b.eq	40cb78 <__fxstatat@plt+0x9b88>  // b.none
  40cb24:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40cb28:	add	x0, x0, #0x490
  40cb2c:	ldr	x19, [x0]
  40cb30:	ldr	x0, [sp, #72]
  40cb34:	lsl	x0, x0, #3
  40cb38:	ldr	x1, [sp, #56]
  40cb3c:	add	x0, x1, x0
  40cb40:	ldr	x0, [x0]
  40cb44:	bl	412660 <__fxstatat@plt+0xf670>
  40cb48:	mov	x2, x0
  40cb4c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40cb50:	add	x1, x0, #0x3b8
  40cb54:	mov	x0, x19
  40cb58:	bl	402fb0 <fprintf@plt>
  40cb5c:	ldr	x1, [sp, #40]
  40cb60:	ldr	x0, [sp, #72]
  40cb64:	mul	x0, x1, x0
  40cb68:	ldr	x1, [sp, #48]
  40cb6c:	add	x0, x1, x0
  40cb70:	str	x0, [sp, #64]
  40cb74:	b	40cbb0 <__fxstatat@plt+0x9bc0>
  40cb78:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40cb7c:	add	x0, x0, #0x490
  40cb80:	ldr	x19, [x0]
  40cb84:	ldr	x0, [sp, #72]
  40cb88:	lsl	x0, x0, #3
  40cb8c:	ldr	x1, [sp, #56]
  40cb90:	add	x0, x1, x0
  40cb94:	ldr	x0, [x0]
  40cb98:	bl	412660 <__fxstatat@plt+0xf670>
  40cb9c:	mov	x2, x0
  40cba0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40cba4:	add	x1, x0, #0x3c0
  40cba8:	mov	x0, x19
  40cbac:	bl	402fb0 <fprintf@plt>
  40cbb0:	ldr	x0, [sp, #72]
  40cbb4:	add	x0, x0, #0x1
  40cbb8:	str	x0, [sp, #72]
  40cbbc:	ldr	x0, [sp, #72]
  40cbc0:	lsl	x0, x0, #3
  40cbc4:	ldr	x1, [sp, #56]
  40cbc8:	add	x0, x1, x0
  40cbcc:	ldr	x0, [x0]
  40cbd0:	cmp	x0, #0x0
  40cbd4:	b.ne	40caec <__fxstatat@plt+0x9afc>  // b.any
  40cbd8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40cbdc:	add	x0, x0, #0x490
  40cbe0:	ldr	x0, [x0]
  40cbe4:	mov	x1, x0
  40cbe8:	mov	w0, #0xa                   	// #10
  40cbec:	bl	4029d0 <putc_unlocked@plt>
  40cbf0:	nop
  40cbf4:	ldr	x19, [sp, #16]
  40cbf8:	ldp	x29, x30, [sp], #80
  40cbfc:	ret
  40cc00:	stp	x29, x30, [sp, #-80]!
  40cc04:	mov	x29, sp
  40cc08:	str	x0, [sp, #56]
  40cc0c:	str	x1, [sp, #48]
  40cc10:	str	x2, [sp, #40]
  40cc14:	str	x3, [sp, #32]
  40cc18:	str	x4, [sp, #24]
  40cc1c:	str	x5, [sp, #16]
  40cc20:	ldr	x3, [sp, #24]
  40cc24:	ldr	x2, [sp, #32]
  40cc28:	ldr	x1, [sp, #40]
  40cc2c:	ldr	x0, [sp, #48]
  40cc30:	bl	40c8d0 <__fxstatat@plt+0x98e0>
  40cc34:	str	x0, [sp, #72]
  40cc38:	ldr	x0, [sp, #72]
  40cc3c:	cmp	x0, #0x0
  40cc40:	b.lt	40cc4c <__fxstatat@plt+0x9c5c>  // b.tstop
  40cc44:	ldr	x0, [sp, #72]
  40cc48:	b	40cc78 <__fxstatat@plt+0x9c88>
  40cc4c:	ldr	x2, [sp, #72]
  40cc50:	ldr	x1, [sp, #48]
  40cc54:	ldr	x0, [sp, #56]
  40cc58:	bl	40ca14 <__fxstatat@plt+0x9a24>
  40cc5c:	ldr	x2, [sp, #24]
  40cc60:	ldr	x1, [sp, #32]
  40cc64:	ldr	x0, [sp, #40]
  40cc68:	bl	40caa0 <__fxstatat@plt+0x9ab0>
  40cc6c:	ldr	x0, [sp, #16]
  40cc70:	blr	x0
  40cc74:	mov	x0, #0xffffffffffffffff    	// #-1
  40cc78:	ldp	x29, x30, [sp], #80
  40cc7c:	ret
  40cc80:	stp	x29, x30, [sp, #-64]!
  40cc84:	mov	x29, sp
  40cc88:	str	x0, [sp, #40]
  40cc8c:	str	x1, [sp, #32]
  40cc90:	str	x2, [sp, #24]
  40cc94:	str	x3, [sp, #16]
  40cc98:	str	xzr, [sp, #56]
  40cc9c:	b	40ccf0 <__fxstatat@plt+0x9d00>
  40cca0:	ldr	x1, [sp, #16]
  40cca4:	ldr	x0, [sp, #56]
  40cca8:	mul	x0, x1, x0
  40ccac:	ldr	x1, [sp, #24]
  40ccb0:	add	x0, x1, x0
  40ccb4:	ldr	x2, [sp, #16]
  40ccb8:	mov	x1, x0
  40ccbc:	ldr	x0, [sp, #40]
  40ccc0:	bl	402c50 <memcmp@plt>
  40ccc4:	cmp	w0, #0x0
  40ccc8:	b.ne	40cce4 <__fxstatat@plt+0x9cf4>  // b.any
  40cccc:	ldr	x0, [sp, #56]
  40ccd0:	lsl	x0, x0, #3
  40ccd4:	ldr	x1, [sp, #32]
  40ccd8:	add	x0, x1, x0
  40ccdc:	ldr	x0, [x0]
  40cce0:	b	40cd10 <__fxstatat@plt+0x9d20>
  40cce4:	ldr	x0, [sp, #56]
  40cce8:	add	x0, x0, #0x1
  40ccec:	str	x0, [sp, #56]
  40ccf0:	ldr	x0, [sp, #56]
  40ccf4:	lsl	x0, x0, #3
  40ccf8:	ldr	x1, [sp, #32]
  40ccfc:	add	x0, x1, x0
  40cd00:	ldr	x0, [x0]
  40cd04:	cmp	x0, #0x0
  40cd08:	b.ne	40cca0 <__fxstatat@plt+0x9cb0>  // b.any
  40cd0c:	mov	x0, #0x0                   	// #0
  40cd10:	ldp	x29, x30, [sp], #64
  40cd14:	ret
  40cd18:	stp	x29, x30, [sp, #-32]!
  40cd1c:	mov	x29, sp
  40cd20:	str	x0, [sp, #24]
  40cd24:	ldr	x0, [sp, #24]
  40cd28:	cmp	x0, #0x0
  40cd2c:	b.ne	40cd40 <__fxstatat@plt+0x9d50>  // b.any
  40cd30:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40cd34:	add	x0, x0, #0x3c8
  40cd38:	bl	402f40 <getenv@plt>
  40cd3c:	str	x0, [sp, #24]
  40cd40:	ldr	x0, [sp, #24]
  40cd44:	cmp	x0, #0x0
  40cd48:	b.eq	40cd7c <__fxstatat@plt+0x9d8c>  // b.none
  40cd4c:	ldr	x0, [sp, #24]
  40cd50:	ldrb	w0, [x0]
  40cd54:	cmp	w0, #0x0
  40cd58:	b.eq	40cd7c <__fxstatat@plt+0x9d8c>  // b.none
  40cd5c:	ldr	x0, [sp, #24]
  40cd60:	bl	40dd70 <__fxstatat@plt+0xad80>
  40cd64:	mov	x1, x0
  40cd68:	ldr	x0, [sp, #24]
  40cd6c:	cmp	x0, x1
  40cd70:	b.ne	40cd7c <__fxstatat@plt+0x9d8c>  // b.any
  40cd74:	ldr	x0, [sp, #24]
  40cd78:	b	40cd84 <__fxstatat@plt+0x9d94>
  40cd7c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40cd80:	add	x0, x0, #0x3e0
  40cd84:	adrp	x1, 431000 <__fxstatat@plt+0x2e010>
  40cd88:	add	x1, x1, #0x940
  40cd8c:	str	x0, [x1]
  40cd90:	nop
  40cd94:	ldp	x29, x30, [sp], #32
  40cd98:	ret
  40cd9c:	stp	x29, x30, [sp, #-96]!
  40cda0:	mov	x29, sp
  40cda4:	str	x0, [sp, #40]
  40cda8:	str	x1, [sp, #32]
  40cdac:	strb	w2, [sp, #31]
  40cdb0:	str	w3, [sp, #24]
  40cdb4:	str	x4, [sp, #16]
  40cdb8:	ldr	x0, [sp, #40]
  40cdbc:	bl	40dd70 <__fxstatat@plt+0xad80>
  40cdc0:	str	x0, [sp, #64]
  40cdc4:	ldr	x0, [sp, #64]
  40cdc8:	bl	40de0c <__fxstatat@plt+0xae1c>
  40cdcc:	str	x0, [sp, #88]
  40cdd0:	mov	x0, #0xff                  	// #255
  40cdd4:	str	x0, [sp, #80]
  40cdd8:	ldr	x0, [sp, #88]
  40cddc:	cmp	x0, #0xe
  40cde0:	b.ls	40cee0 <__fxstatat@plt+0x9ef0>  // b.plast
  40cde4:	ldr	x0, [sp, #16]
  40cde8:	ldr	x0, [x0]
  40cdec:	cmp	x0, #0x0
  40cdf0:	b.ne	40ced4 <__fxstatat@plt+0x9ee4>  // b.any
  40cdf4:	ldr	w0, [sp, #24]
  40cdf8:	cmp	w0, #0x0
  40cdfc:	b.ge	40ce64 <__fxstatat@plt+0x9e74>  // b.tcont
  40ce00:	ldr	x0, [sp, #64]
  40ce04:	ldrh	w0, [x0]
  40ce08:	strh	w0, [sp, #56]
  40ce0c:	ldr	x0, [sp, #64]
  40ce10:	mov	w1, #0x2e                  	// #46
  40ce14:	strh	w1, [x0]
  40ce18:	bl	402f30 <__errno_location@plt>
  40ce1c:	str	wzr, [x0]
  40ce20:	mov	w1, #0x3                   	// #3
  40ce24:	ldr	x0, [sp, #40]
  40ce28:	bl	402960 <pathconf@plt>
  40ce2c:	str	x0, [sp, #72]
  40ce30:	bl	402f30 <__errno_location@plt>
  40ce34:	ldr	w0, [x0]
  40ce38:	cmp	w0, #0x0
  40ce3c:	cset	w0, eq  // eq = none
  40ce40:	and	w0, w0, #0xff
  40ce44:	and	x0, x0, #0xff
  40ce48:	ldr	x1, [sp, #72]
  40ce4c:	sub	x0, x1, x0
  40ce50:	str	x0, [sp, #72]
  40ce54:	ldrh	w1, [sp, #56]
  40ce58:	ldr	x0, [sp, #64]
  40ce5c:	strh	w1, [x0]
  40ce60:	b	40cea0 <__fxstatat@plt+0x9eb0>
  40ce64:	bl	402f30 <__errno_location@plt>
  40ce68:	str	wzr, [x0]
  40ce6c:	mov	w1, #0x3                   	// #3
  40ce70:	ldr	w0, [sp, #24]
  40ce74:	bl	402c20 <fpathconf@plt>
  40ce78:	str	x0, [sp, #72]
  40ce7c:	bl	402f30 <__errno_location@plt>
  40ce80:	ldr	w0, [x0]
  40ce84:	cmp	w0, #0x0
  40ce88:	cset	w0, eq  // eq = none
  40ce8c:	and	w0, w0, #0xff
  40ce90:	and	x0, x0, #0xff
  40ce94:	ldr	x1, [sp, #72]
  40ce98:	sub	x0, x1, x0
  40ce9c:	str	x0, [sp, #72]
  40cea0:	ldr	x0, [sp, #72]
  40cea4:	cmp	x0, #0x0
  40cea8:	b.ge	40cec8 <__fxstatat@plt+0x9ed8>  // b.tcont
  40ceac:	ldr	x0, [sp, #72]
  40ceb0:	cmn	x0, #0x1
  40ceb4:	b.ge	40cec0 <__fxstatat@plt+0x9ed0>  // b.tcont
  40ceb8:	mov	x0, #0xe                   	// #14
  40cebc:	b	40cecc <__fxstatat@plt+0x9edc>
  40cec0:	mov	x0, #0xffffffffffffffff    	// #-1
  40cec4:	b	40cecc <__fxstatat@plt+0x9edc>
  40cec8:	ldr	x0, [sp, #72]
  40cecc:	ldr	x1, [sp, #16]
  40ced0:	str	x0, [x1]
  40ced4:	ldr	x0, [sp, #16]
  40ced8:	ldr	x0, [x0]
  40cedc:	str	x0, [sp, #80]
  40cee0:	ldr	x1, [sp, #80]
  40cee4:	ldr	x0, [sp, #88]
  40cee8:	cmp	x1, x0
  40ceec:	b.cs	40cf4c <__fxstatat@plt+0x9f5c>  // b.hs, b.nlast
  40cef0:	ldr	x1, [sp, #40]
  40cef4:	ldr	x0, [sp, #32]
  40cef8:	add	x1, x1, x0
  40cefc:	ldr	x0, [sp, #64]
  40cf00:	sub	x0, x1, x0
  40cf04:	str	x0, [sp, #88]
  40cf08:	ldr	x1, [sp, #80]
  40cf0c:	ldr	x0, [sp, #88]
  40cf10:	cmp	x1, x0
  40cf14:	b.hi	40cf24 <__fxstatat@plt+0x9f34>  // b.pmore
  40cf18:	ldr	x0, [sp, #80]
  40cf1c:	sub	x0, x0, #0x1
  40cf20:	str	x0, [sp, #88]
  40cf24:	ldr	x1, [sp, #64]
  40cf28:	ldr	x0, [sp, #88]
  40cf2c:	add	x0, x1, x0
  40cf30:	ldrb	w1, [sp, #31]
  40cf34:	strb	w1, [x0]
  40cf38:	ldr	x0, [sp, #88]
  40cf3c:	add	x0, x0, #0x1
  40cf40:	ldr	x1, [sp, #64]
  40cf44:	add	x0, x1, x0
  40cf48:	strb	wzr, [x0]
  40cf4c:	nop
  40cf50:	ldp	x29, x30, [sp], #96
  40cf54:	ret
  40cf58:	stp	x29, x30, [sp, #-192]!
  40cf5c:	mov	x29, sp
  40cf60:	str	w0, [sp, #76]
  40cf64:	str	x1, [sp, #64]
  40cf68:	str	x2, [sp, #56]
  40cf6c:	str	x3, [sp, #48]
  40cf70:	str	x4, [sp, #40]
  40cf74:	str	x5, [sp, #32]
  40cf78:	str	x6, [sp, #24]
  40cf7c:	mov	w0, #0x2                   	// #2
  40cf80:	str	w0, [sp, #188]
  40cf84:	ldr	x0, [sp, #32]
  40cf88:	ldr	x0, [x0]
  40cf8c:	str	x0, [sp, #176]
  40cf90:	ldr	x0, [sp, #64]
  40cf94:	ldr	x0, [x0]
  40cf98:	str	x0, [sp, #168]
  40cf9c:	mov	x0, #0x1                   	// #1
  40cfa0:	str	x0, [sp, #160]
  40cfa4:	ldr	x0, [sp, #40]
  40cfa8:	ldr	x1, [sp, #168]
  40cfac:	add	x0, x1, x0
  40cfb0:	str	x0, [sp, #120]
  40cfb4:	ldr	x0, [sp, #120]
  40cfb8:	bl	40de0c <__fxstatat@plt+0xae1c>
  40cfbc:	str	x0, [sp, #112]
  40cfc0:	ldr	x0, [sp, #176]
  40cfc4:	cmp	x0, #0x0
  40cfc8:	b.eq	40cfd8 <__fxstatat@plt+0x9fe8>  // b.none
  40cfcc:	ldr	x0, [sp, #176]
  40cfd0:	bl	402ca0 <rewinddir@plt>
  40cfd4:	b	40d398 <__fxstatat@plt+0xa3a8>
  40cfd8:	ldr	x0, [sp, #120]
  40cfdc:	ldrh	w0, [x0]
  40cfe0:	strh	w0, [sp, #80]
  40cfe4:	ldr	x0, [sp, #120]
  40cfe8:	mov	w1, #0x2e                  	// #46
  40cfec:	strh	w1, [x0]
  40cff0:	ldr	x3, [sp, #24]
  40cff4:	mov	w2, #0x0                   	// #0
  40cff8:	ldr	x1, [sp, #168]
  40cffc:	ldr	w0, [sp, #76]
  40d000:	bl	4101d4 <__fxstatat@plt+0xd1e4>
  40d004:	str	x0, [sp, #176]
  40d008:	ldr	x0, [sp, #176]
  40d00c:	cmp	x0, #0x0
  40d010:	b.ne	40d02c <__fxstatat@plt+0xa03c>  // b.any
  40d014:	bl	402f30 <__errno_location@plt>
  40d018:	ldr	w0, [x0]
  40d01c:	cmp	w0, #0xc
  40d020:	b.ne	40d02c <__fxstatat@plt+0xa03c>  // b.any
  40d024:	mov	w0, #0x3                   	// #3
  40d028:	str	w0, [sp, #188]
  40d02c:	ldrh	w1, [sp, #80]
  40d030:	ldr	x0, [sp, #120]
  40d034:	strh	w1, [x0]
  40d038:	ldr	x1, [sp, #120]
  40d03c:	ldr	x0, [sp, #112]
  40d040:	add	x2, x1, x0
  40d044:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40d048:	add	x1, x0, #0x3e8
  40d04c:	mov	x0, x2
  40d050:	ldr	w2, [x1]
  40d054:	str	w2, [x0]
  40d058:	ldrb	w1, [x1, #4]
  40d05c:	strb	w1, [x0, #4]
  40d060:	ldr	x0, [sp, #176]
  40d064:	cmp	x0, #0x0
  40d068:	b.ne	40d074 <__fxstatat@plt+0xa084>  // b.any
  40d06c:	ldr	w0, [sp, #188]
  40d070:	b	40d3c0 <__fxstatat@plt+0xa3d0>
  40d074:	ldr	x0, [sp, #32]
  40d078:	ldr	x1, [sp, #176]
  40d07c:	str	x1, [x0]
  40d080:	b	40d398 <__fxstatat@plt+0xa3a8>
  40d084:	ldr	x0, [sp, #104]
  40d088:	add	x0, x0, #0x13
  40d08c:	bl	402840 <strlen@plt>
  40d090:	mov	x1, x0
  40d094:	ldr	x0, [sp, #112]
  40d098:	add	x0, x0, #0x4
  40d09c:	cmp	x1, x0
  40d0a0:	b.cs	40d0a8 <__fxstatat@plt+0xa0b8>  // b.hs, b.nlast
  40d0a4:	b	40d398 <__fxstatat@plt+0xa3a8>
  40d0a8:	ldr	x0, [sp, #40]
  40d0ac:	ldr	x1, [sp, #168]
  40d0b0:	add	x3, x1, x0
  40d0b4:	ldr	x0, [sp, #104]
  40d0b8:	add	x1, x0, #0x13
  40d0bc:	ldr	x0, [sp, #112]
  40d0c0:	add	x0, x0, #0x2
  40d0c4:	mov	x2, x0
  40d0c8:	mov	x0, x3
  40d0cc:	bl	402c50 <memcmp@plt>
  40d0d0:	cmp	w0, #0x0
  40d0d4:	b.eq	40d0dc <__fxstatat@plt+0xa0ec>  // b.none
  40d0d8:	b	40d398 <__fxstatat@plt+0xa3a8>
  40d0dc:	ldr	x0, [sp, #104]
  40d0e0:	add	x1, x0, #0x13
  40d0e4:	ldr	x0, [sp, #112]
  40d0e8:	add	x0, x0, #0x2
  40d0ec:	add	x0, x1, x0
  40d0f0:	str	x0, [sp, #96]
  40d0f4:	ldr	x0, [sp, #96]
  40d0f8:	ldrb	w0, [x0]
  40d0fc:	cmp	w0, #0x30
  40d100:	b.ls	40d398 <__fxstatat@plt+0xa3a8>  // b.plast
  40d104:	ldr	x0, [sp, #96]
  40d108:	ldrb	w0, [x0]
  40d10c:	cmp	w0, #0x39
  40d110:	b.ls	40d118 <__fxstatat@plt+0xa128>  // b.plast
  40d114:	b	40d398 <__fxstatat@plt+0xa3a8>
  40d118:	ldr	x0, [sp, #96]
  40d11c:	ldrb	w0, [x0]
  40d120:	cmp	w0, #0x39
  40d124:	cset	w0, eq  // eq = none
  40d128:	strb	w0, [sp, #151]
  40d12c:	mov	x0, #0x1                   	// #1
  40d130:	str	x0, [sp, #136]
  40d134:	b	40d174 <__fxstatat@plt+0xa184>
  40d138:	ldrb	w0, [sp, #151]
  40d13c:	ldr	x2, [sp, #96]
  40d140:	ldr	x1, [sp, #136]
  40d144:	add	x1, x2, x1
  40d148:	ldrb	w1, [x1]
  40d14c:	cmp	w1, #0x39
  40d150:	cset	w1, eq  // eq = none
  40d154:	and	w1, w1, #0xff
  40d158:	and	w0, w0, w1
  40d15c:	cmp	w0, #0x0
  40d160:	cset	w0, ne  // ne = any
  40d164:	strb	w0, [sp, #151]
  40d168:	ldr	x0, [sp, #136]
  40d16c:	add	x0, x0, #0x1
  40d170:	str	x0, [sp, #136]
  40d174:	ldr	x1, [sp, #96]
  40d178:	ldr	x0, [sp, #136]
  40d17c:	add	x0, x1, x0
  40d180:	ldrb	w0, [x0]
  40d184:	sub	w0, w0, #0x30
  40d188:	cmp	w0, #0x9
  40d18c:	b.ls	40d138 <__fxstatat@plt+0xa148>  // b.plast
  40d190:	ldr	x1, [sp, #96]
  40d194:	ldr	x0, [sp, #136]
  40d198:	add	x0, x1, x0
  40d19c:	ldrb	w0, [x0]
  40d1a0:	cmp	w0, #0x7e
  40d1a4:	b.ne	40d398 <__fxstatat@plt+0xa3a8>  // b.any
  40d1a8:	ldr	x0, [sp, #136]
  40d1ac:	add	x0, x0, #0x1
  40d1b0:	ldr	x1, [sp, #96]
  40d1b4:	add	x0, x1, x0
  40d1b8:	ldrb	w0, [x0]
  40d1bc:	cmp	w0, #0x0
  40d1c0:	b.ne	40d398 <__fxstatat@plt+0xa3a8>  // b.any
  40d1c4:	ldr	x1, [sp, #160]
  40d1c8:	ldr	x0, [sp, #136]
  40d1cc:	cmp	x1, x0
  40d1d0:	b.cc	40d20c <__fxstatat@plt+0xa21c>  // b.lo, b.ul, b.last
  40d1d4:	ldr	x1, [sp, #160]
  40d1d8:	ldr	x0, [sp, #136]
  40d1dc:	cmp	x1, x0
  40d1e0:	b.ne	40d398 <__fxstatat@plt+0xa3a8>  // b.any
  40d1e4:	ldr	x0, [sp, #48]
  40d1e8:	add	x0, x0, #0x2
  40d1ec:	ldr	x1, [sp, #168]
  40d1f0:	add	x0, x1, x0
  40d1f4:	ldr	x2, [sp, #136]
  40d1f8:	ldr	x1, [sp, #96]
  40d1fc:	bl	402c50 <memcmp@plt>
  40d200:	cmp	w0, #0x0
  40d204:	b.le	40d20c <__fxstatat@plt+0xa21c>
  40d208:	b	40d398 <__fxstatat@plt+0xa3a8>
  40d20c:	ldrb	w0, [sp, #151]
  40d210:	ldr	x1, [sp, #136]
  40d214:	add	x0, x1, x0
  40d218:	str	x0, [sp, #160]
  40d21c:	ldrb	w0, [sp, #151]
  40d220:	str	w0, [sp, #188]
  40d224:	ldr	x1, [sp, #48]
  40d228:	ldr	x0, [sp, #160]
  40d22c:	add	x0, x1, x0
  40d230:	add	x0, x0, #0x4
  40d234:	str	x0, [sp, #128]
  40d238:	ldr	x1, [sp, #56]
  40d23c:	ldr	x0, [sp, #128]
  40d240:	cmp	x1, x0
  40d244:	b.cs	40d2d8 <__fxstatat@plt+0xa2e8>  // b.hs, b.nlast
  40d248:	mov	x0, #0x0                   	// #0
  40d24c:	ldr	x1, [sp, #128]
  40d250:	lsl	x1, x1, #1
  40d254:	ldr	x2, [sp, #128]
  40d258:	lsr	x2, x2, #63
  40d25c:	cmp	x2, #0x0
  40d260:	b.eq	40d268 <__fxstatat@plt+0xa278>  // b.none
  40d264:	mov	x0, #0x1                   	// #1
  40d268:	cmp	x1, #0x0
  40d26c:	b.ge	40d274 <__fxstatat@plt+0xa284>  // b.tcont
  40d270:	mov	x0, #0x1                   	// #1
  40d274:	and	w0, w0, #0x1
  40d278:	and	w0, w0, #0xff
  40d27c:	eor	w0, w0, #0x1
  40d280:	and	w0, w0, #0xff
  40d284:	cmp	w0, #0x0
  40d288:	b.eq	40d298 <__fxstatat@plt+0xa2a8>  // b.none
  40d28c:	ldr	x0, [sp, #128]
  40d290:	lsl	x0, x0, #1
  40d294:	str	x0, [sp, #128]
  40d298:	ldr	x1, [sp, #128]
  40d29c:	ldr	x0, [sp, #168]
  40d2a0:	bl	402b40 <realloc@plt>
  40d2a4:	str	x0, [sp, #88]
  40d2a8:	ldr	x0, [sp, #88]
  40d2ac:	cmp	x0, #0x0
  40d2b0:	b.ne	40d2c8 <__fxstatat@plt+0xa2d8>  // b.any
  40d2b4:	ldr	x0, [sp, #64]
  40d2b8:	ldr	x1, [sp, #168]
  40d2bc:	str	x1, [x0]
  40d2c0:	mov	w0, #0x3                   	// #3
  40d2c4:	b	40d3c0 <__fxstatat@plt+0xa3d0>
  40d2c8:	ldr	x0, [sp, #88]
  40d2cc:	str	x0, [sp, #168]
  40d2d0:	ldr	x0, [sp, #128]
  40d2d4:	str	x0, [sp, #56]
  40d2d8:	ldr	x1, [sp, #168]
  40d2dc:	ldr	x0, [sp, #48]
  40d2e0:	add	x0, x1, x0
  40d2e4:	str	x0, [sp, #152]
  40d2e8:	ldr	x0, [sp, #152]
  40d2ec:	add	x1, x0, #0x1
  40d2f0:	str	x1, [sp, #152]
  40d2f4:	mov	w1, #0x2e                  	// #46
  40d2f8:	strb	w1, [x0]
  40d2fc:	ldr	x0, [sp, #152]
  40d300:	add	x1, x0, #0x1
  40d304:	str	x1, [sp, #152]
  40d308:	mov	w1, #0x7e                  	// #126
  40d30c:	strb	w1, [x0]
  40d310:	ldr	x0, [sp, #152]
  40d314:	mov	w1, #0x30                  	// #48
  40d318:	strb	w1, [x0]
  40d31c:	ldrb	w0, [sp, #151]
  40d320:	ldr	x1, [sp, #152]
  40d324:	add	x0, x1, x0
  40d328:	str	x0, [sp, #152]
  40d32c:	ldr	x0, [sp, #136]
  40d330:	add	x0, x0, #0x2
  40d334:	mov	x2, x0
  40d338:	ldr	x1, [sp, #96]
  40d33c:	ldr	x0, [sp, #152]
  40d340:	bl	402820 <memcpy@plt>
  40d344:	ldr	x1, [sp, #152]
  40d348:	ldr	x0, [sp, #136]
  40d34c:	add	x0, x1, x0
  40d350:	str	x0, [sp, #152]
  40d354:	b	40d364 <__fxstatat@plt+0xa374>
  40d358:	ldr	x0, [sp, #152]
  40d35c:	mov	w1, #0x30                  	// #48
  40d360:	strb	w1, [x0]
  40d364:	ldr	x0, [sp, #152]
  40d368:	sub	x0, x0, #0x1
  40d36c:	str	x0, [sp, #152]
  40d370:	ldr	x0, [sp, #152]
  40d374:	ldrb	w0, [x0]
  40d378:	cmp	w0, #0x39
  40d37c:	b.eq	40d358 <__fxstatat@plt+0xa368>  // b.none
  40d380:	ldr	x0, [sp, #152]
  40d384:	ldrb	w0, [x0]
  40d388:	add	w0, w0, #0x1
  40d38c:	and	w1, w0, #0xff
  40d390:	ldr	x0, [sp, #152]
  40d394:	strb	w1, [x0]
  40d398:	ldr	x0, [sp, #176]
  40d39c:	bl	402b30 <readdir@plt>
  40d3a0:	str	x0, [sp, #104]
  40d3a4:	ldr	x0, [sp, #104]
  40d3a8:	cmp	x0, #0x0
  40d3ac:	b.ne	40d084 <__fxstatat@plt+0xa094>  // b.any
  40d3b0:	ldr	x0, [sp, #64]
  40d3b4:	ldr	x1, [sp, #168]
  40d3b8:	str	x1, [x0]
  40d3bc:	ldr	w0, [sp, #188]
  40d3c0:	ldp	x29, x30, [sp], #192
  40d3c4:	ret
  40d3c8:	stp	x29, x30, [sp, #-128]!
  40d3cc:	mov	x29, sp
  40d3d0:	str	w0, [sp, #44]
  40d3d4:	str	x1, [sp, #32]
  40d3d8:	str	w2, [sp, #40]
  40d3dc:	strb	w3, [sp, #31]
  40d3e0:	ldr	x0, [sp, #32]
  40d3e4:	bl	40dd70 <__fxstatat@plt+0xad80>
  40d3e8:	mov	x1, x0
  40d3ec:	ldr	x0, [sp, #32]
  40d3f0:	sub	x0, x1, x0
  40d3f4:	str	x0, [sp, #120]
  40d3f8:	ldr	x0, [sp, #120]
  40d3fc:	ldr	x1, [sp, #32]
  40d400:	add	x0, x1, x0
  40d404:	bl	402840 <strlen@plt>
  40d408:	mov	x1, x0
  40d40c:	ldr	x0, [sp, #120]
  40d410:	add	x0, x1, x0
  40d414:	str	x0, [sp, #104]
  40d418:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d41c:	add	x0, x0, #0x940
  40d420:	ldr	x0, [x0]
  40d424:	cmp	x0, #0x0
  40d428:	b.ne	40d434 <__fxstatat@plt+0xa444>  // b.any
  40d42c:	mov	x0, #0x0                   	// #0
  40d430:	bl	40cd18 <__fxstatat@plt+0x9d28>
  40d434:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d438:	add	x0, x0, #0x940
  40d43c:	ldr	x0, [x0]
  40d440:	bl	402840 <strlen@plt>
  40d444:	add	x0, x0, #0x1
  40d448:	str	x0, [sp, #96]
  40d44c:	ldr	x0, [sp, #96]
  40d450:	str	x0, [sp, #112]
  40d454:	ldr	x0, [sp, #112]
  40d458:	cmp	x0, #0x8
  40d45c:	b.hi	40d468 <__fxstatat@plt+0xa478>  // b.pmore
  40d460:	mov	x0, #0x9                   	// #9
  40d464:	str	x0, [sp, #112]
  40d468:	ldr	x1, [sp, #104]
  40d46c:	ldr	x0, [sp, #112]
  40d470:	add	x0, x1, x0
  40d474:	add	x0, x0, #0x1
  40d478:	str	x0, [sp, #88]
  40d47c:	ldr	x0, [sp, #88]
  40d480:	bl	402a30 <malloc@plt>
  40d484:	str	x0, [sp, #72]
  40d488:	ldr	x0, [sp, #72]
  40d48c:	cmp	x0, #0x0
  40d490:	b.ne	40d49c <__fxstatat@plt+0xa4ac>  // b.any
  40d494:	ldr	x0, [sp, #72]
  40d498:	b	40d6c4 <__fxstatat@plt+0xa6d4>
  40d49c:	str	xzr, [sp, #64]
  40d4a0:	mov	w0, #0xffffffff            	// #-1
  40d4a4:	str	w0, [sp, #60]
  40d4a8:	str	xzr, [sp, #48]
  40d4ac:	ldr	x3, [sp, #72]
  40d4b0:	ldr	x0, [sp, #104]
  40d4b4:	add	x0, x0, #0x1
  40d4b8:	mov	x2, x0
  40d4bc:	ldr	x1, [sp, #32]
  40d4c0:	mov	x0, x3
  40d4c4:	bl	402820 <memcpy@plt>
  40d4c8:	ldr	w0, [sp, #40]
  40d4cc:	cmp	w0, #0x1
  40d4d0:	b.ne	40d500 <__fxstatat@plt+0xa510>  // b.any
  40d4d4:	ldr	x1, [sp, #72]
  40d4d8:	ldr	x0, [sp, #104]
  40d4dc:	add	x3, x1, x0
  40d4e0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d4e4:	add	x0, x0, #0x940
  40d4e8:	ldr	x0, [x0]
  40d4ec:	ldr	x2, [sp, #96]
  40d4f0:	mov	x1, x0
  40d4f4:	mov	x0, x3
  40d4f8:	bl	402820 <memcpy@plt>
  40d4fc:	b	40d5e8 <__fxstatat@plt+0xa5f8>
  40d500:	ldr	x1, [sp, #88]
  40d504:	add	x3, sp, #0x3c
  40d508:	add	x2, sp, #0x40
  40d50c:	add	x0, sp, #0x48
  40d510:	mov	x6, x3
  40d514:	mov	x5, x2
  40d518:	ldr	x4, [sp, #120]
  40d51c:	ldr	x3, [sp, #104]
  40d520:	mov	x2, x1
  40d524:	mov	x1, x0
  40d528:	ldr	w0, [sp, #44]
  40d52c:	bl	40cf58 <__fxstatat@plt+0x9f68>
  40d530:	cmp	w0, #0x3
  40d534:	b.eq	40d5c4 <__fxstatat@plt+0xa5d4>  // b.none
  40d538:	cmp	w0, #0x3
  40d53c:	b.hi	40d5e8 <__fxstatat@plt+0xa5f8>  // b.pmore
  40d540:	cmp	w0, #0x2
  40d544:	b.eq	40d564 <__fxstatat@plt+0xa574>  // b.none
  40d548:	cmp	w0, #0x2
  40d54c:	b.hi	40d5e8 <__fxstatat@plt+0xa5f8>  // b.pmore
  40d550:	cmp	w0, #0x0
  40d554:	b.eq	40d5e4 <__fxstatat@plt+0xa5f4>  // b.none
  40d558:	cmp	w0, #0x1
  40d55c:	b.eq	40d5a0 <__fxstatat@plt+0xa5b0>  // b.none
  40d560:	b	40d5e8 <__fxstatat@plt+0xa5f8>
  40d564:	ldr	w0, [sp, #40]
  40d568:	cmp	w0, #0x2
  40d56c:	b.ne	40d5a0 <__fxstatat@plt+0xa5b0>  // b.any
  40d570:	mov	w0, #0x1                   	// #1
  40d574:	str	w0, [sp, #40]
  40d578:	ldr	x1, [sp, #72]
  40d57c:	ldr	x0, [sp, #104]
  40d580:	add	x3, x1, x0
  40d584:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d588:	add	x0, x0, #0x940
  40d58c:	ldr	x0, [x0]
  40d590:	ldr	x2, [sp, #96]
  40d594:	mov	x1, x0
  40d598:	mov	x0, x3
  40d59c:	bl	402820 <memcpy@plt>
  40d5a0:	ldr	x0, [sp, #72]
  40d5a4:	ldr	w1, [sp, #60]
  40d5a8:	add	x2, sp, #0x30
  40d5ac:	mov	x4, x2
  40d5b0:	mov	w3, w1
  40d5b4:	mov	w2, #0x7e                  	// #126
  40d5b8:	ldr	x1, [sp, #104]
  40d5bc:	bl	40cd9c <__fxstatat@plt+0x9dac>
  40d5c0:	b	40d5e8 <__fxstatat@plt+0xa5f8>
  40d5c4:	ldr	x0, [sp, #72]
  40d5c8:	bl	402d00 <free@plt>
  40d5cc:	bl	402f30 <__errno_location@plt>
  40d5d0:	mov	x1, x0
  40d5d4:	mov	w0, #0xc                   	// #12
  40d5d8:	str	w0, [x1]
  40d5dc:	mov	x0, #0x0                   	// #0
  40d5e0:	b	40d6c4 <__fxstatat@plt+0xa6d4>
  40d5e4:	nop
  40d5e8:	ldrb	w0, [sp, #31]
  40d5ec:	eor	w0, w0, #0x1
  40d5f0:	and	w0, w0, #0xff
  40d5f4:	cmp	w0, #0x0
  40d5f8:	b.ne	40d6a0 <__fxstatat@plt+0xa6b0>  // b.any
  40d5fc:	ldr	w0, [sp, #60]
  40d600:	cmp	w0, #0x0
  40d604:	b.ge	40d614 <__fxstatat@plt+0xa624>  // b.tcont
  40d608:	mov	w0, #0xffffff9c            	// #-100
  40d60c:	str	w0, [sp, #60]
  40d610:	str	xzr, [sp, #120]
  40d614:	ldr	w0, [sp, #40]
  40d618:	cmp	w0, #0x1
  40d61c:	cset	w0, ne  // ne = any
  40d620:	and	w0, w0, #0xff
  40d624:	str	w0, [sp, #84]
  40d628:	ldr	w2, [sp, #60]
  40d62c:	ldr	x1, [sp, #72]
  40d630:	ldr	x0, [sp, #120]
  40d634:	add	x0, x1, x0
  40d638:	ldr	w4, [sp, #84]
  40d63c:	mov	x3, x0
  40d640:	ldr	x1, [sp, #32]
  40d644:	mov	w0, #0xffffff9c            	// #-100
  40d648:	bl	4126a8 <__fxstatat@plt+0xf6b8>
  40d64c:	cmp	w0, #0x0
  40d650:	b.eq	40d6a8 <__fxstatat@plt+0xa6b8>  // b.none
  40d654:	bl	402f30 <__errno_location@plt>
  40d658:	ldr	w0, [x0]
  40d65c:	str	w0, [sp, #80]
  40d660:	ldr	w0, [sp, #80]
  40d664:	cmp	w0, #0x11
  40d668:	b.eq	40d4ac <__fxstatat@plt+0xa4bc>  // b.none
  40d66c:	ldr	x0, [sp, #64]
  40d670:	cmp	x0, #0x0
  40d674:	b.eq	40d680 <__fxstatat@plt+0xa690>  // b.none
  40d678:	ldr	x0, [sp, #64]
  40d67c:	bl	402b90 <closedir@plt>
  40d680:	ldr	x0, [sp, #72]
  40d684:	bl	402d00 <free@plt>
  40d688:	bl	402f30 <__errno_location@plt>
  40d68c:	mov	x1, x0
  40d690:	ldr	w0, [sp, #80]
  40d694:	str	w0, [x1]
  40d698:	mov	x0, #0x0                   	// #0
  40d69c:	b	40d6c4 <__fxstatat@plt+0xa6d4>
  40d6a0:	nop
  40d6a4:	b	40d6ac <__fxstatat@plt+0xa6bc>
  40d6a8:	nop
  40d6ac:	ldr	x0, [sp, #64]
  40d6b0:	cmp	x0, #0x0
  40d6b4:	b.eq	40d6c0 <__fxstatat@plt+0xa6d0>  // b.none
  40d6b8:	ldr	x0, [sp, #64]
  40d6bc:	bl	402b90 <closedir@plt>
  40d6c0:	ldr	x0, [sp, #72]
  40d6c4:	ldp	x29, x30, [sp], #128
  40d6c8:	ret
  40d6cc:	stp	x29, x30, [sp, #-32]!
  40d6d0:	mov	x29, sp
  40d6d4:	str	w0, [sp, #28]
  40d6d8:	str	x1, [sp, #16]
  40d6dc:	str	w2, [sp, #24]
  40d6e0:	mov	w3, #0x1                   	// #1
  40d6e4:	ldr	w2, [sp, #24]
  40d6e8:	ldr	x1, [sp, #16]
  40d6ec:	ldr	w0, [sp, #28]
  40d6f0:	bl	40d3c8 <__fxstatat@plt+0xa3d8>
  40d6f4:	ldp	x29, x30, [sp], #32
  40d6f8:	ret
  40d6fc:	stp	x29, x30, [sp, #-48]!
  40d700:	mov	x29, sp
  40d704:	str	w0, [sp, #28]
  40d708:	str	x1, [sp, #16]
  40d70c:	str	w2, [sp, #24]
  40d710:	mov	w3, #0x0                   	// #0
  40d714:	ldr	w2, [sp, #24]
  40d718:	ldr	x1, [sp, #16]
  40d71c:	ldr	w0, [sp, #28]
  40d720:	bl	40d3c8 <__fxstatat@plt+0xa3d8>
  40d724:	str	x0, [sp, #40]
  40d728:	ldr	x0, [sp, #40]
  40d72c:	cmp	x0, #0x0
  40d730:	b.ne	40d738 <__fxstatat@plt+0xa748>  // b.any
  40d734:	bl	415c90 <__fxstatat@plt+0x12ca0>
  40d738:	ldr	x0, [sp, #40]
  40d73c:	ldp	x29, x30, [sp], #48
  40d740:	ret
  40d744:	stp	x29, x30, [sp, #-32]!
  40d748:	mov	x29, sp
  40d74c:	str	x0, [sp, #24]
  40d750:	str	x1, [sp, #16]
  40d754:	ldr	x0, [sp, #16]
  40d758:	cmp	x0, #0x0
  40d75c:	b.eq	40d770 <__fxstatat@plt+0xa780>  // b.none
  40d760:	ldr	x0, [sp, #16]
  40d764:	ldrb	w0, [x0]
  40d768:	cmp	w0, #0x0
  40d76c:	b.ne	40d778 <__fxstatat@plt+0xa788>  // b.any
  40d770:	mov	w0, #0x2                   	// #2
  40d774:	b	40d7b8 <__fxstatat@plt+0xa7c8>
  40d778:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d77c:	add	x0, x0, #0x420
  40d780:	ldr	x0, [x0]
  40d784:	mov	x5, x0
  40d788:	mov	x4, #0x4                   	// #4
  40d78c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40d790:	add	x3, x0, #0x488
  40d794:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40d798:	add	x2, x0, #0x440
  40d79c:	ldr	x1, [sp, #16]
  40d7a0:	ldr	x0, [sp, #24]
  40d7a4:	bl	40cc00 <__fxstatat@plt+0x9c10>
  40d7a8:	mov	x1, x0
  40d7ac:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40d7b0:	add	x0, x0, #0x488
  40d7b4:	ldr	w0, [x0, x1, lsl #2]
  40d7b8:	ldp	x29, x30, [sp], #32
  40d7bc:	ret
  40d7c0:	stp	x29, x30, [sp, #-32]!
  40d7c4:	mov	x29, sp
  40d7c8:	str	x0, [sp, #24]
  40d7cc:	str	x1, [sp, #16]
  40d7d0:	ldr	x0, [sp, #16]
  40d7d4:	cmp	x0, #0x0
  40d7d8:	b.eq	40d7fc <__fxstatat@plt+0xa80c>  // b.none
  40d7dc:	ldr	x0, [sp, #16]
  40d7e0:	ldrb	w0, [x0]
  40d7e4:	cmp	w0, #0x0
  40d7e8:	b.eq	40d7fc <__fxstatat@plt+0xa80c>  // b.none
  40d7ec:	ldr	x1, [sp, #16]
  40d7f0:	ldr	x0, [sp, #24]
  40d7f4:	bl	40d744 <__fxstatat@plt+0xa754>
  40d7f8:	b	40d818 <__fxstatat@plt+0xa828>
  40d7fc:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40d800:	add	x0, x0, #0x4a8
  40d804:	bl	402f40 <getenv@plt>
  40d808:	mov	x1, x0
  40d80c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40d810:	add	x0, x0, #0x4b8
  40d814:	bl	40d744 <__fxstatat@plt+0xa754>
  40d818:	ldp	x29, x30, [sp], #32
  40d81c:	ret
  40d820:	sub	sp, sp, #0x50
  40d824:	str	x0, [sp, #24]
  40d828:	str	x1, [sp, #16]
  40d82c:	str	x2, [sp, #8]
  40d830:	ldr	x0, [sp, #24]
  40d834:	cmp	x0, #0x0
  40d838:	b.ne	40d85c <__fxstatat@plt+0xa86c>  // b.any
  40d83c:	ldr	x0, [sp, #16]
  40d840:	cmp	x0, #0x0
  40d844:	b.eq	40d850 <__fxstatat@plt+0xa860>  // b.none
  40d848:	ldr	x0, [sp, #16]
  40d84c:	b	40d854 <__fxstatat@plt+0xa864>
  40d850:	mov	x0, #0x2000                	// #8192
  40d854:	str	x0, [sp, #72]
  40d858:	b	40d90c <__fxstatat@plt+0xa91c>
  40d85c:	ldr	x0, [sp, #16]
  40d860:	cmp	x0, #0x0
  40d864:	b.eq	40d904 <__fxstatat@plt+0xa914>  // b.none
  40d868:	ldr	x0, [sp, #24]
  40d86c:	str	x0, [sp, #64]
  40d870:	ldr	x0, [sp, #16]
  40d874:	str	x0, [sp, #56]
  40d878:	b	40d88c <__fxstatat@plt+0xa89c>
  40d87c:	ldr	x0, [sp, #56]
  40d880:	str	x0, [sp, #64]
  40d884:	ldr	x0, [sp, #48]
  40d888:	str	x0, [sp, #56]
  40d88c:	ldr	x0, [sp, #64]
  40d890:	ldr	x1, [sp, #56]
  40d894:	udiv	x2, x0, x1
  40d898:	ldr	x1, [sp, #56]
  40d89c:	mul	x1, x2, x1
  40d8a0:	sub	x0, x0, x1
  40d8a4:	str	x0, [sp, #48]
  40d8a8:	ldr	x0, [sp, #48]
  40d8ac:	cmp	x0, #0x0
  40d8b0:	b.ne	40d87c <__fxstatat@plt+0xa88c>  // b.any
  40d8b4:	ldr	x1, [sp, #24]
  40d8b8:	ldr	x0, [sp, #56]
  40d8bc:	udiv	x0, x1, x0
  40d8c0:	str	x0, [sp, #40]
  40d8c4:	ldr	x1, [sp, #40]
  40d8c8:	ldr	x0, [sp, #16]
  40d8cc:	mul	x0, x1, x0
  40d8d0:	str	x0, [sp, #32]
  40d8d4:	ldr	x1, [sp, #32]
  40d8d8:	ldr	x0, [sp, #8]
  40d8dc:	cmp	x1, x0
  40d8e0:	b.hi	40d904 <__fxstatat@plt+0xa914>  // b.pmore
  40d8e4:	ldr	x1, [sp, #32]
  40d8e8:	ldr	x0, [sp, #16]
  40d8ec:	udiv	x0, x1, x0
  40d8f0:	ldr	x1, [sp, #40]
  40d8f4:	cmp	x1, x0
  40d8f8:	b.ne	40d904 <__fxstatat@plt+0xa914>  // b.any
  40d8fc:	ldr	x0, [sp, #32]
  40d900:	b	40d920 <__fxstatat@plt+0xa930>
  40d904:	ldr	x0, [sp, #24]
  40d908:	str	x0, [sp, #72]
  40d90c:	ldr	x0, [sp, #8]
  40d910:	ldr	x2, [sp, #72]
  40d914:	ldr	x1, [sp, #72]
  40d918:	cmp	x2, x0
  40d91c:	csel	x0, x1, x0, ls  // ls = plast
  40d920:	add	sp, sp, #0x50
  40d924:	ret
  40d928:	sub	sp, sp, #0x10
  40d92c:	str	x0, [sp, #8]
  40d930:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d934:	add	x0, x0, #0x948
  40d938:	ldr	x1, [sp, #8]
  40d93c:	str	x1, [x0]
  40d940:	nop
  40d944:	add	sp, sp, #0x10
  40d948:	ret
  40d94c:	stp	x29, x30, [sp, #-48]!
  40d950:	mov	x29, sp
  40d954:	str	x19, [sp, #16]
  40d958:	strb	wzr, [sp, #47]
  40d95c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d960:	add	x0, x0, #0x4b0
  40d964:	ldr	x0, [x0]
  40d968:	bl	4160d0 <__fxstatat@plt+0x130e0>
  40d96c:	cmp	x0, #0x0
  40d970:	b.eq	40d9b4 <__fxstatat@plt+0xa9c4>  // b.none
  40d974:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d978:	add	x0, x0, #0x4b0
  40d97c:	ldr	x0, [x0]
  40d980:	mov	w2, #0x1                   	// #1
  40d984:	mov	x1, #0x0                   	// #0
  40d988:	bl	416148 <__fxstatat@plt+0x13158>
  40d98c:	cmp	w0, #0x0
  40d990:	b.ne	40d9b4 <__fxstatat@plt+0xa9c4>  // b.any
  40d994:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d998:	add	x0, x0, #0x4b0
  40d99c:	ldr	x0, [x0]
  40d9a0:	bl	416084 <__fxstatat@plt+0x13094>
  40d9a4:	cmp	w0, #0x0
  40d9a8:	b.eq	40d9b4 <__fxstatat@plt+0xa9c4>  // b.none
  40d9ac:	mov	w0, #0x1                   	// #1
  40d9b0:	strb	w0, [sp, #47]
  40d9b4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d9b8:	add	x0, x0, #0x4b0
  40d9bc:	ldr	x0, [x0]
  40d9c0:	bl	416ba8 <__fxstatat@plt+0x13bb8>
  40d9c4:	cmp	w0, #0x0
  40d9c8:	b.eq	40d9d4 <__fxstatat@plt+0xa9e4>  // b.none
  40d9cc:	mov	w0, #0x1                   	// #1
  40d9d0:	strb	w0, [sp, #47]
  40d9d4:	ldrb	w0, [sp, #47]
  40d9d8:	cmp	w0, #0x0
  40d9dc:	b.eq	40da58 <__fxstatat@plt+0xaa68>  // b.none
  40d9e0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40d9e4:	add	x0, x0, #0x4d0
  40d9e8:	bl	402f70 <gettext@plt>
  40d9ec:	str	x0, [sp, #32]
  40d9f0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40d9f4:	add	x0, x0, #0x948
  40d9f8:	ldr	x0, [x0]
  40d9fc:	cmp	x0, #0x0
  40da00:	b.eq	40da3c <__fxstatat@plt+0xaa4c>  // b.none
  40da04:	bl	402f30 <__errno_location@plt>
  40da08:	ldr	w19, [x0]
  40da0c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40da10:	add	x0, x0, #0x948
  40da14:	ldr	x0, [x0]
  40da18:	bl	412400 <__fxstatat@plt+0xf410>
  40da1c:	ldr	x4, [sp, #32]
  40da20:	mov	x3, x0
  40da24:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40da28:	add	x2, x0, #0x4e8
  40da2c:	mov	w1, w19
  40da30:	mov	w0, #0x0                   	// #0
  40da34:	bl	402870 <error@plt>
  40da38:	b	40da58 <__fxstatat@plt+0xaa68>
  40da3c:	bl	402f30 <__errno_location@plt>
  40da40:	ldr	w1, [x0]
  40da44:	ldr	x3, [sp, #32]
  40da48:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40da4c:	add	x2, x0, #0x4f0
  40da50:	mov	w0, #0x0                   	// #0
  40da54:	bl	402870 <error@plt>
  40da58:	bl	40dad0 <__fxstatat@plt+0xaae0>
  40da5c:	ldrb	w0, [sp, #47]
  40da60:	cmp	w0, #0x0
  40da64:	b.eq	40da78 <__fxstatat@plt+0xaa88>  // b.none
  40da68:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40da6c:	add	x0, x0, #0x428
  40da70:	ldr	w0, [x0]
  40da74:	bl	402830 <_exit@plt>
  40da78:	nop
  40da7c:	ldr	x19, [sp, #16]
  40da80:	ldp	x29, x30, [sp], #48
  40da84:	ret
  40da88:	sub	sp, sp, #0x10
  40da8c:	str	x0, [sp, #8]
  40da90:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40da94:	add	x0, x0, #0x950
  40da98:	ldr	x1, [sp, #8]
  40da9c:	str	x1, [x0]
  40daa0:	nop
  40daa4:	add	sp, sp, #0x10
  40daa8:	ret
  40daac:	sub	sp, sp, #0x10
  40dab0:	strb	w0, [sp, #15]
  40dab4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40dab8:	add	x0, x0, #0x958
  40dabc:	ldrb	w1, [sp, #15]
  40dac0:	strb	w1, [x0]
  40dac4:	nop
  40dac8:	add	sp, sp, #0x10
  40dacc:	ret
  40dad0:	stp	x29, x30, [sp, #-48]!
  40dad4:	mov	x29, sp
  40dad8:	str	x19, [sp, #16]
  40dadc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40dae0:	add	x0, x0, #0x4a8
  40dae4:	ldr	x0, [x0]
  40dae8:	bl	416ba8 <__fxstatat@plt+0x13bb8>
  40daec:	cmp	w0, #0x0
  40daf0:	b.eq	40dba8 <__fxstatat@plt+0xabb8>  // b.none
  40daf4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40daf8:	add	x0, x0, #0x958
  40dafc:	ldrb	w0, [x0]
  40db00:	eor	w0, w0, #0x1
  40db04:	and	w0, w0, #0xff
  40db08:	cmp	w0, #0x0
  40db0c:	b.ne	40db20 <__fxstatat@plt+0xab30>  // b.any
  40db10:	bl	402f30 <__errno_location@plt>
  40db14:	ldr	w0, [x0]
  40db18:	cmp	w0, #0x20
  40db1c:	b.eq	40dba8 <__fxstatat@plt+0xabb8>  // b.none
  40db20:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40db24:	add	x0, x0, #0x4f8
  40db28:	bl	402f70 <gettext@plt>
  40db2c:	str	x0, [sp, #40]
  40db30:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40db34:	add	x0, x0, #0x950
  40db38:	ldr	x0, [x0]
  40db3c:	cmp	x0, #0x0
  40db40:	b.eq	40db7c <__fxstatat@plt+0xab8c>  // b.none
  40db44:	bl	402f30 <__errno_location@plt>
  40db48:	ldr	w19, [x0]
  40db4c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40db50:	add	x0, x0, #0x950
  40db54:	ldr	x0, [x0]
  40db58:	bl	412400 <__fxstatat@plt+0xf410>
  40db5c:	ldr	x4, [sp, #40]
  40db60:	mov	x3, x0
  40db64:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40db68:	add	x2, x0, #0x508
  40db6c:	mov	w1, w19
  40db70:	mov	w0, #0x0                   	// #0
  40db74:	bl	402870 <error@plt>
  40db78:	b	40db98 <__fxstatat@plt+0xaba8>
  40db7c:	bl	402f30 <__errno_location@plt>
  40db80:	ldr	w1, [x0]
  40db84:	ldr	x3, [sp, #40]
  40db88:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40db8c:	add	x2, x0, #0x510
  40db90:	mov	w0, #0x0                   	// #0
  40db94:	bl	402870 <error@plt>
  40db98:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40db9c:	add	x0, x0, #0x428
  40dba0:	ldr	w0, [x0]
  40dba4:	bl	402830 <_exit@plt>
  40dba8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40dbac:	add	x0, x0, #0x490
  40dbb0:	ldr	x0, [x0]
  40dbb4:	bl	416ba8 <__fxstatat@plt+0x13bb8>
  40dbb8:	cmp	w0, #0x0
  40dbbc:	b.eq	40dbd0 <__fxstatat@plt+0xabe0>  // b.none
  40dbc0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  40dbc4:	add	x0, x0, #0x428
  40dbc8:	ldr	w0, [x0]
  40dbcc:	bl	402830 <_exit@plt>
  40dbd0:	nop
  40dbd4:	ldr	x19, [sp, #16]
  40dbd8:	ldp	x29, x30, [sp], #48
  40dbdc:	ret
  40dbe0:	stp	x29, x30, [sp, #-48]!
  40dbe4:	mov	x29, sp
  40dbe8:	str	x0, [sp, #24]
  40dbec:	ldr	x0, [sp, #24]
  40dbf0:	bl	40dcc8 <__fxstatat@plt+0xacd8>
  40dbf4:	str	x0, [sp, #40]
  40dbf8:	ldr	x0, [sp, #40]
  40dbfc:	cmp	x0, #0x0
  40dc00:	b.ne	40dc08 <__fxstatat@plt+0xac18>  // b.any
  40dc04:	bl	415c90 <__fxstatat@plt+0x12ca0>
  40dc08:	ldr	x0, [sp, #40]
  40dc0c:	ldp	x29, x30, [sp], #48
  40dc10:	ret
  40dc14:	stp	x29, x30, [sp, #-48]!
  40dc18:	mov	x29, sp
  40dc1c:	str	x0, [sp, #24]
  40dc20:	str	xzr, [sp, #32]
  40dc24:	ldr	x0, [sp, #32]
  40dc28:	cmp	x0, #0x0
  40dc2c:	b.ne	40dc50 <__fxstatat@plt+0xac60>  // b.any
  40dc30:	ldr	x0, [sp, #24]
  40dc34:	ldrb	w0, [x0]
  40dc38:	cmp	w0, #0x2f
  40dc3c:	b.ne	40dc48 <__fxstatat@plt+0xac58>  // b.any
  40dc40:	mov	x0, #0x1                   	// #1
  40dc44:	b	40dc54 <__fxstatat@plt+0xac64>
  40dc48:	mov	x0, #0x0                   	// #0
  40dc4c:	b	40dc54 <__fxstatat@plt+0xac64>
  40dc50:	mov	x0, #0x0                   	// #0
  40dc54:	ldr	x1, [sp, #32]
  40dc58:	add	x0, x1, x0
  40dc5c:	str	x0, [sp, #32]
  40dc60:	ldr	x0, [sp, #24]
  40dc64:	bl	40dd70 <__fxstatat@plt+0xad80>
  40dc68:	mov	x1, x0
  40dc6c:	ldr	x0, [sp, #24]
  40dc70:	sub	x0, x1, x0
  40dc74:	str	x0, [sp, #40]
  40dc78:	b	40dca4 <__fxstatat@plt+0xacb4>
  40dc7c:	ldr	x0, [sp, #40]
  40dc80:	sub	x0, x0, #0x1
  40dc84:	ldr	x1, [sp, #24]
  40dc88:	add	x0, x1, x0
  40dc8c:	ldrb	w0, [x0]
  40dc90:	cmp	w0, #0x2f
  40dc94:	b.ne	40dcb8 <__fxstatat@plt+0xacc8>  // b.any
  40dc98:	ldr	x0, [sp, #40]
  40dc9c:	sub	x0, x0, #0x1
  40dca0:	str	x0, [sp, #40]
  40dca4:	ldr	x1, [sp, #32]
  40dca8:	ldr	x0, [sp, #40]
  40dcac:	cmp	x1, x0
  40dcb0:	b.cc	40dc7c <__fxstatat@plt+0xac8c>  // b.lo, b.ul, b.last
  40dcb4:	b	40dcbc <__fxstatat@plt+0xaccc>
  40dcb8:	nop
  40dcbc:	ldr	x0, [sp, #40]
  40dcc0:	ldp	x29, x30, [sp], #48
  40dcc4:	ret
  40dcc8:	stp	x29, x30, [sp, #-64]!
  40dccc:	mov	x29, sp
  40dcd0:	str	x0, [sp, #24]
  40dcd4:	ldr	x0, [sp, #24]
  40dcd8:	bl	40dc14 <__fxstatat@plt+0xac24>
  40dcdc:	str	x0, [sp, #56]
  40dce0:	ldr	x0, [sp, #56]
  40dce4:	cmp	x0, #0x0
  40dce8:	cset	w0, eq  // eq = none
  40dcec:	strb	w0, [sp, #55]
  40dcf0:	ldrb	w1, [sp, #55]
  40dcf4:	ldr	x0, [sp, #56]
  40dcf8:	add	x0, x1, x0
  40dcfc:	add	x0, x0, #0x1
  40dd00:	bl	402a30 <malloc@plt>
  40dd04:	str	x0, [sp, #40]
  40dd08:	ldr	x0, [sp, #40]
  40dd0c:	cmp	x0, #0x0
  40dd10:	b.ne	40dd1c <__fxstatat@plt+0xad2c>  // b.any
  40dd14:	mov	x0, #0x0                   	// #0
  40dd18:	b	40dd68 <__fxstatat@plt+0xad78>
  40dd1c:	ldr	x2, [sp, #56]
  40dd20:	ldr	x1, [sp, #24]
  40dd24:	ldr	x0, [sp, #40]
  40dd28:	bl	402820 <memcpy@plt>
  40dd2c:	ldrb	w0, [sp, #55]
  40dd30:	cmp	w0, #0x0
  40dd34:	b.eq	40dd54 <__fxstatat@plt+0xad64>  // b.none
  40dd38:	ldr	x0, [sp, #56]
  40dd3c:	add	x1, x0, #0x1
  40dd40:	str	x1, [sp, #56]
  40dd44:	ldr	x1, [sp, #40]
  40dd48:	add	x0, x1, x0
  40dd4c:	mov	w1, #0x2e                  	// #46
  40dd50:	strb	w1, [x0]
  40dd54:	ldr	x1, [sp, #40]
  40dd58:	ldr	x0, [sp, #56]
  40dd5c:	add	x0, x1, x0
  40dd60:	strb	wzr, [x0]
  40dd64:	ldr	x0, [sp, #40]
  40dd68:	ldp	x29, x30, [sp], #64
  40dd6c:	ret
  40dd70:	sub	sp, sp, #0x30
  40dd74:	str	x0, [sp, #8]
  40dd78:	ldr	x0, [sp, #8]
  40dd7c:	str	x0, [sp, #40]
  40dd80:	strb	wzr, [sp, #31]
  40dd84:	b	40dd94 <__fxstatat@plt+0xada4>
  40dd88:	ldr	x0, [sp, #40]
  40dd8c:	add	x0, x0, #0x1
  40dd90:	str	x0, [sp, #40]
  40dd94:	ldr	x0, [sp, #40]
  40dd98:	ldrb	w0, [x0]
  40dd9c:	cmp	w0, #0x2f
  40dda0:	b.eq	40dd88 <__fxstatat@plt+0xad98>  // b.none
  40dda4:	ldr	x0, [sp, #40]
  40dda8:	str	x0, [sp, #32]
  40ddac:	b	40ddf0 <__fxstatat@plt+0xae00>
  40ddb0:	ldr	x0, [sp, #32]
  40ddb4:	ldrb	w0, [x0]
  40ddb8:	cmp	w0, #0x2f
  40ddbc:	b.ne	40ddcc <__fxstatat@plt+0xaddc>  // b.any
  40ddc0:	mov	w0, #0x1                   	// #1
  40ddc4:	strb	w0, [sp, #31]
  40ddc8:	b	40dde4 <__fxstatat@plt+0xadf4>
  40ddcc:	ldrb	w0, [sp, #31]
  40ddd0:	cmp	w0, #0x0
  40ddd4:	b.eq	40dde4 <__fxstatat@plt+0xadf4>  // b.none
  40ddd8:	ldr	x0, [sp, #32]
  40dddc:	str	x0, [sp, #40]
  40dde0:	strb	wzr, [sp, #31]
  40dde4:	ldr	x0, [sp, #32]
  40dde8:	add	x0, x0, #0x1
  40ddec:	str	x0, [sp, #32]
  40ddf0:	ldr	x0, [sp, #32]
  40ddf4:	ldrb	w0, [x0]
  40ddf8:	cmp	w0, #0x0
  40ddfc:	b.ne	40ddb0 <__fxstatat@plt+0xadc0>  // b.any
  40de00:	ldr	x0, [sp, #40]
  40de04:	add	sp, sp, #0x30
  40de08:	ret
  40de0c:	stp	x29, x30, [sp, #-48]!
  40de10:	mov	x29, sp
  40de14:	str	x0, [sp, #24]
  40de18:	str	xzr, [sp, #32]
  40de1c:	ldr	x0, [sp, #24]
  40de20:	bl	402840 <strlen@plt>
  40de24:	str	x0, [sp, #40]
  40de28:	b	40de38 <__fxstatat@plt+0xae48>
  40de2c:	ldr	x0, [sp, #40]
  40de30:	sub	x0, x0, #0x1
  40de34:	str	x0, [sp, #40]
  40de38:	ldr	x0, [sp, #40]
  40de3c:	cmp	x0, #0x1
  40de40:	b.ls	40de60 <__fxstatat@plt+0xae70>  // b.plast
  40de44:	ldr	x0, [sp, #40]
  40de48:	sub	x0, x0, #0x1
  40de4c:	ldr	x1, [sp, #24]
  40de50:	add	x0, x1, x0
  40de54:	ldrb	w0, [x0]
  40de58:	cmp	w0, #0x2f
  40de5c:	b.eq	40de2c <__fxstatat@plt+0xae3c>  // b.none
  40de60:	ldr	x0, [sp, #40]
  40de64:	ldp	x29, x30, [sp], #48
  40de68:	ret
  40de6c:	stp	x29, x30, [sp, #-64]!
  40de70:	mov	x29, sp
  40de74:	str	x0, [sp, #24]
  40de78:	ldr	x0, [sp, #24]
  40de7c:	bl	40dd70 <__fxstatat@plt+0xad80>
  40de80:	str	x0, [sp, #56]
  40de84:	ldr	x0, [sp, #56]
  40de88:	ldrb	w0, [x0]
  40de8c:	cmp	w0, #0x0
  40de90:	b.ne	40de9c <__fxstatat@plt+0xaeac>  // b.any
  40de94:	ldr	x0, [sp, #24]
  40de98:	str	x0, [sp, #56]
  40de9c:	ldr	x0, [sp, #56]
  40dea0:	bl	40de0c <__fxstatat@plt+0xae1c>
  40dea4:	mov	x1, x0
  40dea8:	ldr	x0, [sp, #56]
  40deac:	add	x0, x0, x1
  40deb0:	str	x0, [sp, #48]
  40deb4:	ldr	x0, [sp, #48]
  40deb8:	ldrb	w0, [x0]
  40debc:	cmp	w0, #0x0
  40dec0:	cset	w0, ne  // ne = any
  40dec4:	strb	w0, [sp, #47]
  40dec8:	ldr	x0, [sp, #48]
  40decc:	strb	wzr, [x0]
  40ded0:	ldrb	w0, [sp, #47]
  40ded4:	ldp	x29, x30, [sp], #64
  40ded8:	ret
  40dedc:	stp	x29, x30, [sp, #-64]!
  40dee0:	mov	x29, sp
  40dee4:	str	w0, [sp, #44]
  40dee8:	str	x1, [sp, #32]
  40deec:	str	x2, [sp, #24]
  40def0:	str	w3, [sp, #40]
  40def4:	ldr	w0, [sp, #40]
  40def8:	mov	w3, w0
  40defc:	ldr	x2, [sp, #24]
  40df00:	ldr	x1, [sp, #32]
  40df04:	ldr	w0, [sp, #44]
  40df08:	bl	402c00 <posix_fadvise@plt>
  40df0c:	str	w0, [sp, #60]
  40df10:	nop
  40df14:	ldp	x29, x30, [sp], #64
  40df18:	ret
  40df1c:	stp	x29, x30, [sp, #-32]!
  40df20:	mov	x29, sp
  40df24:	str	x0, [sp, #24]
  40df28:	str	w1, [sp, #20]
  40df2c:	ldr	x0, [sp, #24]
  40df30:	cmp	x0, #0x0
  40df34:	b.eq	40df50 <__fxstatat@plt+0xaf60>  // b.none
  40df38:	ldr	x0, [sp, #24]
  40df3c:	bl	4029c0 <fileno@plt>
  40df40:	ldr	w3, [sp, #20]
  40df44:	mov	x2, #0x0                   	// #0
  40df48:	mov	x1, #0x0                   	// #0
  40df4c:	bl	40dedc <__fxstatat@plt+0xaeec>
  40df50:	nop
  40df54:	ldp	x29, x30, [sp], #32
  40df58:	ret
  40df5c:	stp	x29, x30, [sp, #-256]!
  40df60:	mov	x29, sp
  40df64:	str	x0, [sp, #24]
  40df68:	str	w1, [sp, #20]
  40df6c:	str	x2, [sp, #208]
  40df70:	str	x3, [sp, #216]
  40df74:	str	x4, [sp, #224]
  40df78:	str	x5, [sp, #232]
  40df7c:	str	x6, [sp, #240]
  40df80:	str	x7, [sp, #248]
  40df84:	str	q0, [sp, #80]
  40df88:	str	q1, [sp, #96]
  40df8c:	str	q2, [sp, #112]
  40df90:	str	q3, [sp, #128]
  40df94:	str	q4, [sp, #144]
  40df98:	str	q5, [sp, #160]
  40df9c:	str	q6, [sp, #176]
  40dfa0:	str	q7, [sp, #192]
  40dfa4:	str	wzr, [sp, #76]
  40dfa8:	ldr	w0, [sp, #20]
  40dfac:	and	w0, w0, #0x40
  40dfb0:	cmp	w0, #0x0
  40dfb4:	b.eq	40e038 <__fxstatat@plt+0xb048>  // b.none
  40dfb8:	add	x0, sp, #0x100
  40dfbc:	str	x0, [sp, #40]
  40dfc0:	add	x0, sp, #0x100
  40dfc4:	str	x0, [sp, #48]
  40dfc8:	add	x0, sp, #0xd0
  40dfcc:	str	x0, [sp, #56]
  40dfd0:	mov	w0, #0xffffffd0            	// #-48
  40dfd4:	str	w0, [sp, #64]
  40dfd8:	mov	w0, #0xffffff80            	// #-128
  40dfdc:	str	w0, [sp, #68]
  40dfe0:	ldr	w1, [sp, #64]
  40dfe4:	ldr	x0, [sp, #40]
  40dfe8:	cmp	w1, #0x0
  40dfec:	b.lt	40e000 <__fxstatat@plt+0xb010>  // b.tstop
  40dff0:	add	x1, x0, #0xb
  40dff4:	and	x1, x1, #0xfffffffffffffff8
  40dff8:	str	x1, [sp, #40]
  40dffc:	b	40e030 <__fxstatat@plt+0xb040>
  40e000:	add	w2, w1, #0x8
  40e004:	str	w2, [sp, #64]
  40e008:	ldr	w2, [sp, #64]
  40e00c:	cmp	w2, #0x0
  40e010:	b.le	40e024 <__fxstatat@plt+0xb034>
  40e014:	add	x1, x0, #0xb
  40e018:	and	x1, x1, #0xfffffffffffffff8
  40e01c:	str	x1, [sp, #40]
  40e020:	b	40e030 <__fxstatat@plt+0xb040>
  40e024:	ldr	x2, [sp, #48]
  40e028:	sxtw	x0, w1
  40e02c:	add	x0, x2, x0
  40e030:	ldr	w0, [x0]
  40e034:	str	w0, [sp, #76]
  40e038:	ldr	w2, [sp, #76]
  40e03c:	ldr	w1, [sp, #20]
  40e040:	ldr	x0, [sp, #24]
  40e044:	bl	402a60 <open@plt>
  40e048:	bl	413900 <__fxstatat@plt+0x10910>
  40e04c:	ldp	x29, x30, [sp], #256
  40e050:	ret
  40e054:	stp	x29, x30, [sp, #-64]!
  40e058:	mov	x29, sp
  40e05c:	str	x0, [sp, #40]
  40e060:	str	x1, [sp, #32]
  40e064:	str	x2, [sp, #24]
  40e068:	ldr	x0, [sp, #40]
  40e06c:	cmp	x0, #0x0
  40e070:	b.eq	40e0f0 <__fxstatat@plt+0xb100>  // b.none
  40e074:	mov	x0, #0x18                  	// #24
  40e078:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  40e07c:	str	x0, [sp, #56]
  40e080:	ldr	x0, [sp, #32]
  40e084:	bl	415c64 <__fxstatat@plt+0x12c74>
  40e088:	mov	x1, x0
  40e08c:	ldr	x0, [sp, #56]
  40e090:	str	x1, [x0]
  40e094:	ldr	x0, [sp, #24]
  40e098:	ldr	x1, [x0, #8]
  40e09c:	ldr	x0, [sp, #56]
  40e0a0:	str	x1, [x0, #8]
  40e0a4:	ldr	x0, [sp, #24]
  40e0a8:	ldr	x1, [x0]
  40e0ac:	ldr	x0, [sp, #56]
  40e0b0:	str	x1, [x0, #16]
  40e0b4:	ldr	x1, [sp, #56]
  40e0b8:	ldr	x0, [sp, #40]
  40e0bc:	bl	40fddc <__fxstatat@plt+0xcdec>
  40e0c0:	str	x0, [sp, #48]
  40e0c4:	ldr	x0, [sp, #48]
  40e0c8:	cmp	x0, #0x0
  40e0cc:	b.ne	40e0d4 <__fxstatat@plt+0xb0e4>  // b.any
  40e0d0:	bl	415c90 <__fxstatat@plt+0x12ca0>
  40e0d4:	ldr	x1, [sp, #48]
  40e0d8:	ldr	x0, [sp, #56]
  40e0dc:	cmp	x1, x0
  40e0e0:	b.eq	40e0f4 <__fxstatat@plt+0xb104>  // b.none
  40e0e4:	ldr	x0, [sp, #56]
  40e0e8:	bl	4101a0 <__fxstatat@plt+0xd1b0>
  40e0ec:	b	40e0f4 <__fxstatat@plt+0xb104>
  40e0f0:	nop
  40e0f4:	ldp	x29, x30, [sp], #64
  40e0f8:	ret
  40e0fc:	stp	x29, x30, [sp, #-80]!
  40e100:	mov	x29, sp
  40e104:	str	x0, [sp, #40]
  40e108:	str	x1, [sp, #32]
  40e10c:	str	x2, [sp, #24]
  40e110:	ldr	x0, [sp, #40]
  40e114:	cmp	x0, #0x0
  40e118:	b.ne	40e124 <__fxstatat@plt+0xb134>  // b.any
  40e11c:	mov	w0, #0x0                   	// #0
  40e120:	b	40e160 <__fxstatat@plt+0xb170>
  40e124:	ldr	x0, [sp, #32]
  40e128:	str	x0, [sp, #56]
  40e12c:	ldr	x0, [sp, #24]
  40e130:	ldr	x0, [x0, #8]
  40e134:	str	x0, [sp, #64]
  40e138:	ldr	x0, [sp, #24]
  40e13c:	ldr	x0, [x0]
  40e140:	str	x0, [sp, #72]
  40e144:	add	x0, sp, #0x38
  40e148:	mov	x1, x0
  40e14c:	ldr	x0, [sp, #40]
  40e150:	bl	40e9e8 <__fxstatat@plt+0xb9f8>
  40e154:	cmp	x0, #0x0
  40e158:	cset	w0, ne  // ne = any
  40e15c:	and	w0, w0, #0xff
  40e160:	ldp	x29, x30, [sp], #80
  40e164:	ret
  40e168:	sub	sp, sp, #0x10
  40e16c:	str	w0, [sp, #12]
  40e170:	ldr	w0, [sp, #12]
  40e174:	and	w0, w0, #0xf000
  40e178:	cmp	w0, #0x8, lsl #12
  40e17c:	b.ne	40e188 <__fxstatat@plt+0xb198>  // b.any
  40e180:	mov	w0, #0x2d                  	// #45
  40e184:	b	40e21c <__fxstatat@plt+0xb22c>
  40e188:	ldr	w0, [sp, #12]
  40e18c:	and	w0, w0, #0xf000
  40e190:	cmp	w0, #0x4, lsl #12
  40e194:	b.ne	40e1a0 <__fxstatat@plt+0xb1b0>  // b.any
  40e198:	mov	w0, #0x64                  	// #100
  40e19c:	b	40e21c <__fxstatat@plt+0xb22c>
  40e1a0:	ldr	w0, [sp, #12]
  40e1a4:	and	w0, w0, #0xf000
  40e1a8:	cmp	w0, #0x6, lsl #12
  40e1ac:	b.ne	40e1b8 <__fxstatat@plt+0xb1c8>  // b.any
  40e1b0:	mov	w0, #0x62                  	// #98
  40e1b4:	b	40e21c <__fxstatat@plt+0xb22c>
  40e1b8:	ldr	w0, [sp, #12]
  40e1bc:	and	w0, w0, #0xf000
  40e1c0:	cmp	w0, #0x2, lsl #12
  40e1c4:	b.ne	40e1d0 <__fxstatat@plt+0xb1e0>  // b.any
  40e1c8:	mov	w0, #0x63                  	// #99
  40e1cc:	b	40e21c <__fxstatat@plt+0xb22c>
  40e1d0:	ldr	w0, [sp, #12]
  40e1d4:	and	w0, w0, #0xf000
  40e1d8:	cmp	w0, #0xa, lsl #12
  40e1dc:	b.ne	40e1e8 <__fxstatat@plt+0xb1f8>  // b.any
  40e1e0:	mov	w0, #0x6c                  	// #108
  40e1e4:	b	40e21c <__fxstatat@plt+0xb22c>
  40e1e8:	ldr	w0, [sp, #12]
  40e1ec:	and	w0, w0, #0xf000
  40e1f0:	cmp	w0, #0x1, lsl #12
  40e1f4:	b.ne	40e200 <__fxstatat@plt+0xb210>  // b.any
  40e1f8:	mov	w0, #0x70                  	// #112
  40e1fc:	b	40e21c <__fxstatat@plt+0xb22c>
  40e200:	ldr	w0, [sp, #12]
  40e204:	and	w0, w0, #0xf000
  40e208:	cmp	w0, #0xc, lsl #12
  40e20c:	b.ne	40e218 <__fxstatat@plt+0xb228>  // b.any
  40e210:	mov	w0, #0x73                  	// #115
  40e214:	b	40e21c <__fxstatat@plt+0xb22c>
  40e218:	mov	w0, #0x3f                  	// #63
  40e21c:	add	sp, sp, #0x10
  40e220:	ret
  40e224:	stp	x29, x30, [sp, #-32]!
  40e228:	mov	x29, sp
  40e22c:	str	w0, [sp, #28]
  40e230:	str	x1, [sp, #16]
  40e234:	ldr	w0, [sp, #28]
  40e238:	bl	40e168 <__fxstatat@plt+0xb178>
  40e23c:	and	w1, w0, #0xff
  40e240:	ldr	x0, [sp, #16]
  40e244:	strb	w1, [x0]
  40e248:	ldr	w0, [sp, #28]
  40e24c:	and	w0, w0, #0x100
  40e250:	cmp	w0, #0x0
  40e254:	b.eq	40e260 <__fxstatat@plt+0xb270>  // b.none
  40e258:	mov	w0, #0x72                  	// #114
  40e25c:	b	40e264 <__fxstatat@plt+0xb274>
  40e260:	mov	w0, #0x2d                  	// #45
  40e264:	ldr	x1, [sp, #16]
  40e268:	add	x1, x1, #0x1
  40e26c:	strb	w0, [x1]
  40e270:	ldr	w0, [sp, #28]
  40e274:	and	w0, w0, #0x80
  40e278:	cmp	w0, #0x0
  40e27c:	b.eq	40e288 <__fxstatat@plt+0xb298>  // b.none
  40e280:	mov	w0, #0x77                  	// #119
  40e284:	b	40e28c <__fxstatat@plt+0xb29c>
  40e288:	mov	w0, #0x2d                  	// #45
  40e28c:	ldr	x1, [sp, #16]
  40e290:	add	x1, x1, #0x2
  40e294:	strb	w0, [x1]
  40e298:	ldr	w0, [sp, #28]
  40e29c:	and	w0, w0, #0x800
  40e2a0:	cmp	w0, #0x0
  40e2a4:	b.eq	40e2c8 <__fxstatat@plt+0xb2d8>  // b.none
  40e2a8:	ldr	w0, [sp, #28]
  40e2ac:	and	w0, w0, #0x40
  40e2b0:	cmp	w0, #0x0
  40e2b4:	b.eq	40e2c0 <__fxstatat@plt+0xb2d0>  // b.none
  40e2b8:	mov	w0, #0x73                  	// #115
  40e2bc:	b	40e2e4 <__fxstatat@plt+0xb2f4>
  40e2c0:	mov	w0, #0x53                  	// #83
  40e2c4:	b	40e2e4 <__fxstatat@plt+0xb2f4>
  40e2c8:	ldr	w0, [sp, #28]
  40e2cc:	and	w0, w0, #0x40
  40e2d0:	cmp	w0, #0x0
  40e2d4:	b.eq	40e2e0 <__fxstatat@plt+0xb2f0>  // b.none
  40e2d8:	mov	w0, #0x78                  	// #120
  40e2dc:	b	40e2e4 <__fxstatat@plt+0xb2f4>
  40e2e0:	mov	w0, #0x2d                  	// #45
  40e2e4:	ldr	x1, [sp, #16]
  40e2e8:	add	x1, x1, #0x3
  40e2ec:	strb	w0, [x1]
  40e2f0:	ldr	w0, [sp, #28]
  40e2f4:	and	w0, w0, #0x20
  40e2f8:	cmp	w0, #0x0
  40e2fc:	b.eq	40e308 <__fxstatat@plt+0xb318>  // b.none
  40e300:	mov	w0, #0x72                  	// #114
  40e304:	b	40e30c <__fxstatat@plt+0xb31c>
  40e308:	mov	w0, #0x2d                  	// #45
  40e30c:	ldr	x1, [sp, #16]
  40e310:	add	x1, x1, #0x4
  40e314:	strb	w0, [x1]
  40e318:	ldr	w0, [sp, #28]
  40e31c:	and	w0, w0, #0x10
  40e320:	cmp	w0, #0x0
  40e324:	b.eq	40e330 <__fxstatat@plt+0xb340>  // b.none
  40e328:	mov	w0, #0x77                  	// #119
  40e32c:	b	40e334 <__fxstatat@plt+0xb344>
  40e330:	mov	w0, #0x2d                  	// #45
  40e334:	ldr	x1, [sp, #16]
  40e338:	add	x1, x1, #0x5
  40e33c:	strb	w0, [x1]
  40e340:	ldr	w0, [sp, #28]
  40e344:	and	w0, w0, #0x400
  40e348:	cmp	w0, #0x0
  40e34c:	b.eq	40e370 <__fxstatat@plt+0xb380>  // b.none
  40e350:	ldr	w0, [sp, #28]
  40e354:	and	w0, w0, #0x8
  40e358:	cmp	w0, #0x0
  40e35c:	b.eq	40e368 <__fxstatat@plt+0xb378>  // b.none
  40e360:	mov	w0, #0x73                  	// #115
  40e364:	b	40e38c <__fxstatat@plt+0xb39c>
  40e368:	mov	w0, #0x53                  	// #83
  40e36c:	b	40e38c <__fxstatat@plt+0xb39c>
  40e370:	ldr	w0, [sp, #28]
  40e374:	and	w0, w0, #0x8
  40e378:	cmp	w0, #0x0
  40e37c:	b.eq	40e388 <__fxstatat@plt+0xb398>  // b.none
  40e380:	mov	w0, #0x78                  	// #120
  40e384:	b	40e38c <__fxstatat@plt+0xb39c>
  40e388:	mov	w0, #0x2d                  	// #45
  40e38c:	ldr	x1, [sp, #16]
  40e390:	add	x1, x1, #0x6
  40e394:	strb	w0, [x1]
  40e398:	ldr	w0, [sp, #28]
  40e39c:	and	w0, w0, #0x4
  40e3a0:	cmp	w0, #0x0
  40e3a4:	b.eq	40e3b0 <__fxstatat@plt+0xb3c0>  // b.none
  40e3a8:	mov	w0, #0x72                  	// #114
  40e3ac:	b	40e3b4 <__fxstatat@plt+0xb3c4>
  40e3b0:	mov	w0, #0x2d                  	// #45
  40e3b4:	ldr	x1, [sp, #16]
  40e3b8:	add	x1, x1, #0x7
  40e3bc:	strb	w0, [x1]
  40e3c0:	ldr	w0, [sp, #28]
  40e3c4:	and	w0, w0, #0x2
  40e3c8:	cmp	w0, #0x0
  40e3cc:	b.eq	40e3d8 <__fxstatat@plt+0xb3e8>  // b.none
  40e3d0:	mov	w0, #0x77                  	// #119
  40e3d4:	b	40e3dc <__fxstatat@plt+0xb3ec>
  40e3d8:	mov	w0, #0x2d                  	// #45
  40e3dc:	ldr	x1, [sp, #16]
  40e3e0:	add	x1, x1, #0x8
  40e3e4:	strb	w0, [x1]
  40e3e8:	ldr	w0, [sp, #28]
  40e3ec:	and	w0, w0, #0x200
  40e3f0:	cmp	w0, #0x0
  40e3f4:	b.eq	40e418 <__fxstatat@plt+0xb428>  // b.none
  40e3f8:	ldr	w0, [sp, #28]
  40e3fc:	and	w0, w0, #0x1
  40e400:	cmp	w0, #0x0
  40e404:	b.eq	40e410 <__fxstatat@plt+0xb420>  // b.none
  40e408:	mov	w0, #0x74                  	// #116
  40e40c:	b	40e434 <__fxstatat@plt+0xb444>
  40e410:	mov	w0, #0x54                  	// #84
  40e414:	b	40e434 <__fxstatat@plt+0xb444>
  40e418:	ldr	w0, [sp, #28]
  40e41c:	and	w0, w0, #0x1
  40e420:	cmp	w0, #0x0
  40e424:	b.eq	40e430 <__fxstatat@plt+0xb440>  // b.none
  40e428:	mov	w0, #0x78                  	// #120
  40e42c:	b	40e434 <__fxstatat@plt+0xb444>
  40e430:	mov	w0, #0x2d                  	// #45
  40e434:	ldr	x1, [sp, #16]
  40e438:	add	x1, x1, #0x9
  40e43c:	strb	w0, [x1]
  40e440:	ldr	x0, [sp, #16]
  40e444:	add	x0, x0, #0xa
  40e448:	mov	w1, #0x20                  	// #32
  40e44c:	strb	w1, [x0]
  40e450:	ldr	x0, [sp, #16]
  40e454:	add	x0, x0, #0xb
  40e458:	strb	wzr, [x0]
  40e45c:	nop
  40e460:	ldp	x29, x30, [sp], #32
  40e464:	ret
  40e468:	stp	x29, x30, [sp, #-32]!
  40e46c:	mov	x29, sp
  40e470:	str	x0, [sp, #24]
  40e474:	str	x1, [sp, #16]
  40e478:	ldr	x0, [sp, #24]
  40e47c:	ldr	w0, [x0, #16]
  40e480:	ldr	x1, [sp, #16]
  40e484:	bl	40e224 <__fxstatat@plt+0xb234>
  40e488:	nop
  40e48c:	ldp	x29, x30, [sp], #32
  40e490:	ret
  40e494:	stp	x29, x30, [sp, #-64]!
  40e498:	mov	x29, sp
  40e49c:	str	x0, [sp, #40]
  40e4a0:	str	x1, [sp, #32]
  40e4a4:	str	x2, [sp, #24]
  40e4a8:	ldr	x2, [sp, #24]
  40e4ac:	ldr	x1, [sp, #32]
  40e4b0:	ldr	x0, [sp, #40]
  40e4b4:	bl	40e4d8 <__fxstatat@plt+0xb4e8>
  40e4b8:	str	x0, [sp, #56]
  40e4bc:	ldr	x0, [sp, #56]
  40e4c0:	cmp	x0, #0x0
  40e4c4:	b.ne	40e4cc <__fxstatat@plt+0xb4dc>  // b.any
  40e4c8:	bl	415c90 <__fxstatat@plt+0x12ca0>
  40e4cc:	ldr	x0, [sp, #56]
  40e4d0:	ldp	x29, x30, [sp], #64
  40e4d4:	ret
  40e4d8:	stp	x29, x30, [sp, #-112]!
  40e4dc:	mov	x29, sp
  40e4e0:	str	x0, [sp, #40]
  40e4e4:	str	x1, [sp, #32]
  40e4e8:	str	x2, [sp, #24]
  40e4ec:	ldr	x0, [sp, #40]
  40e4f0:	bl	40dd70 <__fxstatat@plt+0xad80>
  40e4f4:	str	x0, [sp, #96]
  40e4f8:	ldr	x0, [sp, #96]
  40e4fc:	bl	40de0c <__fxstatat@plt+0xae1c>
  40e500:	str	x0, [sp, #88]
  40e504:	ldr	x1, [sp, #96]
  40e508:	ldr	x0, [sp, #40]
  40e50c:	sub	x0, x1, x0
  40e510:	mov	x1, x0
  40e514:	ldr	x0, [sp, #88]
  40e518:	add	x0, x0, x1
  40e51c:	str	x0, [sp, #80]
  40e520:	ldr	x0, [sp, #32]
  40e524:	bl	402840 <strlen@plt>
  40e528:	str	x0, [sp, #72]
  40e52c:	strb	wzr, [sp, #111]
  40e530:	ldr	x0, [sp, #88]
  40e534:	cmp	x0, #0x0
  40e538:	b.eq	40e574 <__fxstatat@plt+0xb584>  // b.none
  40e53c:	ldr	x0, [sp, #80]
  40e540:	sub	x0, x0, #0x1
  40e544:	ldr	x1, [sp, #40]
  40e548:	add	x0, x1, x0
  40e54c:	ldrb	w0, [x0]
  40e550:	cmp	w0, #0x2f
  40e554:	b.eq	40e58c <__fxstatat@plt+0xb59c>  // b.none
  40e558:	ldr	x0, [sp, #32]
  40e55c:	ldrb	w0, [x0]
  40e560:	cmp	w0, #0x2f
  40e564:	b.eq	40e58c <__fxstatat@plt+0xb59c>  // b.none
  40e568:	mov	w0, #0x2f                  	// #47
  40e56c:	strb	w0, [sp, #111]
  40e570:	b	40e58c <__fxstatat@plt+0xb59c>
  40e574:	ldr	x0, [sp, #32]
  40e578:	ldrb	w0, [x0]
  40e57c:	cmp	w0, #0x2f
  40e580:	b.ne	40e58c <__fxstatat@plt+0xb59c>  // b.any
  40e584:	mov	w0, #0x2e                  	// #46
  40e588:	strb	w0, [sp, #111]
  40e58c:	ldrb	w0, [sp, #111]
  40e590:	cmp	w0, #0x0
  40e594:	cset	w0, ne  // ne = any
  40e598:	and	w0, w0, #0xff
  40e59c:	and	x1, x0, #0xff
  40e5a0:	ldr	x0, [sp, #80]
  40e5a4:	add	x1, x1, x0
  40e5a8:	ldr	x0, [sp, #72]
  40e5ac:	add	x0, x1, x0
  40e5b0:	add	x0, x0, #0x1
  40e5b4:	bl	402a30 <malloc@plt>
  40e5b8:	str	x0, [sp, #64]
  40e5bc:	ldr	x0, [sp, #64]
  40e5c0:	cmp	x0, #0x0
  40e5c4:	b.ne	40e5d0 <__fxstatat@plt+0xb5e0>  // b.any
  40e5c8:	mov	x0, #0x0                   	// #0
  40e5cc:	b	40e648 <__fxstatat@plt+0xb658>
  40e5d0:	ldr	x2, [sp, #80]
  40e5d4:	ldr	x1, [sp, #40]
  40e5d8:	ldr	x0, [sp, #64]
  40e5dc:	bl	402d60 <mempcpy@plt>
  40e5e0:	str	x0, [sp, #56]
  40e5e4:	ldr	x0, [sp, #56]
  40e5e8:	ldrb	w1, [sp, #111]
  40e5ec:	strb	w1, [x0]
  40e5f0:	ldrb	w0, [sp, #111]
  40e5f4:	cmp	w0, #0x0
  40e5f8:	cset	w0, ne  // ne = any
  40e5fc:	and	w0, w0, #0xff
  40e600:	and	x0, x0, #0xff
  40e604:	ldr	x1, [sp, #56]
  40e608:	add	x0, x1, x0
  40e60c:	str	x0, [sp, #56]
  40e610:	ldr	x0, [sp, #24]
  40e614:	cmp	x0, #0x0
  40e618:	b.eq	40e628 <__fxstatat@plt+0xb638>  // b.none
  40e61c:	ldr	x0, [sp, #24]
  40e620:	ldr	x1, [sp, #56]
  40e624:	str	x1, [x0]
  40e628:	ldr	x2, [sp, #72]
  40e62c:	ldr	x1, [sp, #32]
  40e630:	ldr	x0, [sp, #56]
  40e634:	bl	402d60 <mempcpy@plt>
  40e638:	str	x0, [sp, #56]
  40e63c:	ldr	x0, [sp, #56]
  40e640:	strb	wzr, [x0]
  40e644:	ldr	x0, [sp, #64]
  40e648:	ldp	x29, x30, [sp], #112
  40e64c:	ret
  40e650:	stp	x29, x30, [sp, #-80]!
  40e654:	mov	x29, sp
  40e658:	str	w0, [sp, #44]
  40e65c:	str	x1, [sp, #32]
  40e660:	str	x2, [sp, #24]
  40e664:	str	xzr, [sp, #72]
  40e668:	ldr	x0, [sp, #32]
  40e66c:	str	x0, [sp, #64]
  40e670:	b	40e6e4 <__fxstatat@plt+0xb6f4>
  40e674:	ldr	x2, [sp, #24]
  40e678:	ldr	x1, [sp, #64]
  40e67c:	ldr	w0, [sp, #44]
  40e680:	bl	4129d4 <__fxstatat@plt+0xf9e4>
  40e684:	str	x0, [sp, #56]
  40e688:	ldr	x0, [sp, #56]
  40e68c:	cmn	x0, #0x1
  40e690:	b.eq	40e6f4 <__fxstatat@plt+0xb704>  // b.none
  40e694:	ldr	x0, [sp, #56]
  40e698:	cmp	x0, #0x0
  40e69c:	b.ne	40e6b4 <__fxstatat@plt+0xb6c4>  // b.any
  40e6a0:	bl	402f30 <__errno_location@plt>
  40e6a4:	mov	x1, x0
  40e6a8:	mov	w0, #0x1c                  	// #28
  40e6ac:	str	w0, [x1]
  40e6b0:	b	40e6f8 <__fxstatat@plt+0xb708>
  40e6b4:	ldr	x1, [sp, #72]
  40e6b8:	ldr	x0, [sp, #56]
  40e6bc:	add	x0, x1, x0
  40e6c0:	str	x0, [sp, #72]
  40e6c4:	ldr	x1, [sp, #64]
  40e6c8:	ldr	x0, [sp, #56]
  40e6cc:	add	x0, x1, x0
  40e6d0:	str	x0, [sp, #64]
  40e6d4:	ldr	x1, [sp, #24]
  40e6d8:	ldr	x0, [sp, #56]
  40e6dc:	sub	x0, x1, x0
  40e6e0:	str	x0, [sp, #24]
  40e6e4:	ldr	x0, [sp, #24]
  40e6e8:	cmp	x0, #0x0
  40e6ec:	b.ne	40e674 <__fxstatat@plt+0xb684>  // b.any
  40e6f0:	b	40e6f8 <__fxstatat@plt+0xb708>
  40e6f4:	nop
  40e6f8:	ldr	x0, [sp, #72]
  40e6fc:	ldp	x29, x30, [sp], #80
  40e700:	ret
  40e704:	sub	sp, sp, #0x10
  40e708:	str	x0, [sp, #8]
  40e70c:	ldr	x0, [sp, #8]
  40e710:	ldr	x0, [x0, #16]
  40e714:	add	sp, sp, #0x10
  40e718:	ret
  40e71c:	sub	sp, sp, #0x10
  40e720:	str	x0, [sp, #8]
  40e724:	ldr	x0, [sp, #8]
  40e728:	ldr	x0, [x0, #24]
  40e72c:	add	sp, sp, #0x10
  40e730:	ret
  40e734:	sub	sp, sp, #0x10
  40e738:	str	x0, [sp, #8]
  40e73c:	ldr	x0, [sp, #8]
  40e740:	ldr	x0, [x0, #32]
  40e744:	add	sp, sp, #0x10
  40e748:	ret
  40e74c:	sub	sp, sp, #0x30
  40e750:	str	x0, [sp, #8]
  40e754:	str	xzr, [sp, #32]
  40e758:	ldr	x0, [sp, #8]
  40e75c:	ldr	x0, [x0]
  40e760:	str	x0, [sp, #40]
  40e764:	b	40e7d4 <__fxstatat@plt+0xb7e4>
  40e768:	ldr	x0, [sp, #40]
  40e76c:	ldr	x0, [x0]
  40e770:	cmp	x0, #0x0
  40e774:	b.eq	40e7c8 <__fxstatat@plt+0xb7d8>  // b.none
  40e778:	ldr	x0, [sp, #40]
  40e77c:	str	x0, [sp, #24]
  40e780:	mov	x0, #0x1                   	// #1
  40e784:	str	x0, [sp, #16]
  40e788:	b	40e798 <__fxstatat@plt+0xb7a8>
  40e78c:	ldr	x0, [sp, #16]
  40e790:	add	x0, x0, #0x1
  40e794:	str	x0, [sp, #16]
  40e798:	ldr	x0, [sp, #24]
  40e79c:	ldr	x0, [x0, #8]
  40e7a0:	str	x0, [sp, #24]
  40e7a4:	ldr	x0, [sp, #24]
  40e7a8:	cmp	x0, #0x0
  40e7ac:	b.ne	40e78c <__fxstatat@plt+0xb79c>  // b.any
  40e7b0:	ldr	x1, [sp, #16]
  40e7b4:	ldr	x0, [sp, #32]
  40e7b8:	cmp	x1, x0
  40e7bc:	b.ls	40e7c8 <__fxstatat@plt+0xb7d8>  // b.plast
  40e7c0:	ldr	x0, [sp, #16]
  40e7c4:	str	x0, [sp, #32]
  40e7c8:	ldr	x0, [sp, #40]
  40e7cc:	add	x0, x0, #0x10
  40e7d0:	str	x0, [sp, #40]
  40e7d4:	ldr	x0, [sp, #8]
  40e7d8:	ldr	x0, [x0, #8]
  40e7dc:	ldr	x1, [sp, #40]
  40e7e0:	cmp	x1, x0
  40e7e4:	b.cc	40e768 <__fxstatat@plt+0xb778>  // b.lo, b.ul, b.last
  40e7e8:	ldr	x0, [sp, #32]
  40e7ec:	add	sp, sp, #0x30
  40e7f0:	ret
  40e7f4:	sub	sp, sp, #0x30
  40e7f8:	str	x0, [sp, #8]
  40e7fc:	str	xzr, [sp, #32]
  40e800:	str	xzr, [sp, #24]
  40e804:	ldr	x0, [sp, #8]
  40e808:	ldr	x0, [x0]
  40e80c:	str	x0, [sp, #40]
  40e810:	b	40e878 <__fxstatat@plt+0xb888>
  40e814:	ldr	x0, [sp, #40]
  40e818:	ldr	x0, [x0]
  40e81c:	cmp	x0, #0x0
  40e820:	b.eq	40e86c <__fxstatat@plt+0xb87c>  // b.none
  40e824:	ldr	x0, [sp, #40]
  40e828:	str	x0, [sp, #16]
  40e82c:	ldr	x0, [sp, #32]
  40e830:	add	x0, x0, #0x1
  40e834:	str	x0, [sp, #32]
  40e838:	ldr	x0, [sp, #24]
  40e83c:	add	x0, x0, #0x1
  40e840:	str	x0, [sp, #24]
  40e844:	b	40e854 <__fxstatat@plt+0xb864>
  40e848:	ldr	x0, [sp, #24]
  40e84c:	add	x0, x0, #0x1
  40e850:	str	x0, [sp, #24]
  40e854:	ldr	x0, [sp, #16]
  40e858:	ldr	x0, [x0, #8]
  40e85c:	str	x0, [sp, #16]
  40e860:	ldr	x0, [sp, #16]
  40e864:	cmp	x0, #0x0
  40e868:	b.ne	40e848 <__fxstatat@plt+0xb858>  // b.any
  40e86c:	ldr	x0, [sp, #40]
  40e870:	add	x0, x0, #0x10
  40e874:	str	x0, [sp, #40]
  40e878:	ldr	x0, [sp, #8]
  40e87c:	ldr	x0, [x0, #8]
  40e880:	ldr	x1, [sp, #40]
  40e884:	cmp	x1, x0
  40e888:	b.cc	40e814 <__fxstatat@plt+0xb824>  // b.lo, b.ul, b.last
  40e88c:	ldr	x0, [sp, #8]
  40e890:	ldr	x0, [x0, #24]
  40e894:	ldr	x1, [sp, #32]
  40e898:	cmp	x1, x0
  40e89c:	b.ne	40e8bc <__fxstatat@plt+0xb8cc>  // b.any
  40e8a0:	ldr	x0, [sp, #8]
  40e8a4:	ldr	x0, [x0, #32]
  40e8a8:	ldr	x1, [sp, #24]
  40e8ac:	cmp	x1, x0
  40e8b0:	b.ne	40e8bc <__fxstatat@plt+0xb8cc>  // b.any
  40e8b4:	mov	w0, #0x1                   	// #1
  40e8b8:	b	40e8c0 <__fxstatat@plt+0xb8d0>
  40e8bc:	mov	w0, #0x0                   	// #0
  40e8c0:	add	sp, sp, #0x30
  40e8c4:	ret
  40e8c8:	stp	x29, x30, [sp, #-64]!
  40e8cc:	mov	x29, sp
  40e8d0:	str	x0, [sp, #24]
  40e8d4:	str	x1, [sp, #16]
  40e8d8:	ldr	x0, [sp, #24]
  40e8dc:	bl	40e734 <__fxstatat@plt+0xb744>
  40e8e0:	str	x0, [sp, #56]
  40e8e4:	ldr	x0, [sp, #24]
  40e8e8:	bl	40e704 <__fxstatat@plt+0xb714>
  40e8ec:	str	x0, [sp, #48]
  40e8f0:	ldr	x0, [sp, #24]
  40e8f4:	bl	40e71c <__fxstatat@plt+0xb72c>
  40e8f8:	str	x0, [sp, #40]
  40e8fc:	ldr	x0, [sp, #24]
  40e900:	bl	40e74c <__fxstatat@plt+0xb75c>
  40e904:	str	x0, [sp, #32]
  40e908:	ldr	x2, [sp, #56]
  40e90c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40e910:	add	x1, x0, #0x530
  40e914:	ldr	x0, [sp, #16]
  40e918:	bl	402fb0 <fprintf@plt>
  40e91c:	ldr	x2, [sp, #48]
  40e920:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40e924:	add	x1, x0, #0x548
  40e928:	ldr	x0, [sp, #16]
  40e92c:	bl	402fb0 <fprintf@plt>
  40e930:	ldr	d0, [sp, #40]
  40e934:	ucvtf	d0, d0
  40e938:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40e93c:	fmov	d1, x0
  40e940:	fmul	d1, d0, d1
  40e944:	ldr	d0, [sp, #48]
  40e948:	ucvtf	d0, d0
  40e94c:	fdiv	d0, d1, d0
  40e950:	ldr	x2, [sp, #40]
  40e954:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40e958:	add	x1, x0, #0x560
  40e95c:	ldr	x0, [sp, #16]
  40e960:	bl	402fb0 <fprintf@plt>
  40e964:	ldr	x2, [sp, #32]
  40e968:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40e96c:	add	x1, x0, #0x588
  40e970:	ldr	x0, [sp, #16]
  40e974:	bl	402fb0 <fprintf@plt>
  40e978:	nop
  40e97c:	ldp	x29, x30, [sp], #64
  40e980:	ret
  40e984:	stp	x29, x30, [sp, #-48]!
  40e988:	mov	x29, sp
  40e98c:	str	x0, [sp, #24]
  40e990:	str	x1, [sp, #16]
  40e994:	ldr	x0, [sp, #24]
  40e998:	ldr	x2, [x0, #48]
  40e99c:	ldr	x0, [sp, #24]
  40e9a0:	ldr	x0, [x0, #16]
  40e9a4:	mov	x1, x0
  40e9a8:	ldr	x0, [sp, #16]
  40e9ac:	blr	x2
  40e9b0:	str	x0, [sp, #40]
  40e9b4:	ldr	x0, [sp, #24]
  40e9b8:	ldr	x0, [x0, #16]
  40e9bc:	ldr	x1, [sp, #40]
  40e9c0:	cmp	x1, x0
  40e9c4:	b.cc	40e9cc <__fxstatat@plt+0xb9dc>  // b.lo, b.ul, b.last
  40e9c8:	bl	402bf0 <abort@plt>
  40e9cc:	ldr	x0, [sp, #24]
  40e9d0:	ldr	x1, [x0]
  40e9d4:	ldr	x0, [sp, #40]
  40e9d8:	lsl	x0, x0, #4
  40e9dc:	add	x0, x1, x0
  40e9e0:	ldp	x29, x30, [sp], #48
  40e9e4:	ret
  40e9e8:	stp	x29, x30, [sp, #-48]!
  40e9ec:	mov	x29, sp
  40e9f0:	str	x0, [sp, #24]
  40e9f4:	str	x1, [sp, #16]
  40e9f8:	ldr	x1, [sp, #16]
  40e9fc:	ldr	x0, [sp, #24]
  40ea00:	bl	40e984 <__fxstatat@plt+0xb994>
  40ea04:	str	x0, [sp, #32]
  40ea08:	ldr	x0, [sp, #32]
  40ea0c:	ldr	x0, [x0]
  40ea10:	cmp	x0, #0x0
  40ea14:	b.ne	40ea20 <__fxstatat@plt+0xba30>  // b.any
  40ea18:	mov	x0, #0x0                   	// #0
  40ea1c:	b	40ea90 <__fxstatat@plt+0xbaa0>
  40ea20:	ldr	x0, [sp, #32]
  40ea24:	str	x0, [sp, #40]
  40ea28:	b	40ea80 <__fxstatat@plt+0xba90>
  40ea2c:	ldr	x0, [sp, #40]
  40ea30:	ldr	x0, [x0]
  40ea34:	ldr	x1, [sp, #16]
  40ea38:	cmp	x1, x0
  40ea3c:	b.eq	40ea68 <__fxstatat@plt+0xba78>  // b.none
  40ea40:	ldr	x0, [sp, #24]
  40ea44:	ldr	x2, [x0, #56]
  40ea48:	ldr	x0, [sp, #40]
  40ea4c:	ldr	x0, [x0]
  40ea50:	mov	x1, x0
  40ea54:	ldr	x0, [sp, #16]
  40ea58:	blr	x2
  40ea5c:	and	w0, w0, #0xff
  40ea60:	cmp	w0, #0x0
  40ea64:	b.eq	40ea74 <__fxstatat@plt+0xba84>  // b.none
  40ea68:	ldr	x0, [sp, #40]
  40ea6c:	ldr	x0, [x0]
  40ea70:	b	40ea90 <__fxstatat@plt+0xbaa0>
  40ea74:	ldr	x0, [sp, #40]
  40ea78:	ldr	x0, [x0, #8]
  40ea7c:	str	x0, [sp, #40]
  40ea80:	ldr	x0, [sp, #40]
  40ea84:	cmp	x0, #0x0
  40ea88:	b.ne	40ea2c <__fxstatat@plt+0xba3c>  // b.any
  40ea8c:	mov	x0, #0x0                   	// #0
  40ea90:	ldp	x29, x30, [sp], #48
  40ea94:	ret
  40ea98:	stp	x29, x30, [sp, #-48]!
  40ea9c:	mov	x29, sp
  40eaa0:	str	x0, [sp, #24]
  40eaa4:	ldr	x0, [sp, #24]
  40eaa8:	ldr	x0, [x0, #32]
  40eaac:	cmp	x0, #0x0
  40eab0:	b.ne	40eabc <__fxstatat@plt+0xbacc>  // b.any
  40eab4:	mov	x0, #0x0                   	// #0
  40eab8:	b	40eb0c <__fxstatat@plt+0xbb1c>
  40eabc:	ldr	x0, [sp, #24]
  40eac0:	ldr	x0, [x0]
  40eac4:	str	x0, [sp, #40]
  40eac8:	ldr	x0, [sp, #24]
  40eacc:	ldr	x0, [x0, #8]
  40ead0:	ldr	x1, [sp, #40]
  40ead4:	cmp	x1, x0
  40ead8:	b.cc	40eae0 <__fxstatat@plt+0xbaf0>  // b.lo, b.ul, b.last
  40eadc:	bl	402bf0 <abort@plt>
  40eae0:	ldr	x0, [sp, #40]
  40eae4:	ldr	x0, [x0]
  40eae8:	cmp	x0, #0x0
  40eaec:	b.eq	40eafc <__fxstatat@plt+0xbb0c>  // b.none
  40eaf0:	ldr	x0, [sp, #40]
  40eaf4:	ldr	x0, [x0]
  40eaf8:	b	40eb0c <__fxstatat@plt+0xbb1c>
  40eafc:	ldr	x0, [sp, #40]
  40eb00:	add	x0, x0, #0x10
  40eb04:	str	x0, [sp, #40]
  40eb08:	b	40eac8 <__fxstatat@plt+0xbad8>
  40eb0c:	ldp	x29, x30, [sp], #48
  40eb10:	ret
  40eb14:	stp	x29, x30, [sp, #-48]!
  40eb18:	mov	x29, sp
  40eb1c:	str	x0, [sp, #24]
  40eb20:	str	x1, [sp, #16]
  40eb24:	ldr	x1, [sp, #16]
  40eb28:	ldr	x0, [sp, #24]
  40eb2c:	bl	40e984 <__fxstatat@plt+0xb994>
  40eb30:	str	x0, [sp, #40]
  40eb34:	ldr	x0, [sp, #40]
  40eb38:	str	x0, [sp, #32]
  40eb3c:	ldr	x0, [sp, #32]
  40eb40:	ldr	x0, [x0]
  40eb44:	ldr	x1, [sp, #16]
  40eb48:	cmp	x1, x0
  40eb4c:	b.ne	40eb70 <__fxstatat@plt+0xbb80>  // b.any
  40eb50:	ldr	x0, [sp, #32]
  40eb54:	ldr	x0, [x0, #8]
  40eb58:	cmp	x0, #0x0
  40eb5c:	b.eq	40eb70 <__fxstatat@plt+0xbb80>  // b.none
  40eb60:	ldr	x0, [sp, #32]
  40eb64:	ldr	x0, [x0, #8]
  40eb68:	ldr	x0, [x0]
  40eb6c:	b	40ebcc <__fxstatat@plt+0xbbdc>
  40eb70:	ldr	x0, [sp, #32]
  40eb74:	ldr	x0, [x0, #8]
  40eb78:	str	x0, [sp, #32]
  40eb7c:	ldr	x0, [sp, #32]
  40eb80:	cmp	x0, #0x0
  40eb84:	b.ne	40eb3c <__fxstatat@plt+0xbb4c>  // b.any
  40eb88:	b	40eba8 <__fxstatat@plt+0xbbb8>
  40eb8c:	ldr	x0, [sp, #40]
  40eb90:	ldr	x0, [x0]
  40eb94:	cmp	x0, #0x0
  40eb98:	b.eq	40eba8 <__fxstatat@plt+0xbbb8>  // b.none
  40eb9c:	ldr	x0, [sp, #40]
  40eba0:	ldr	x0, [x0]
  40eba4:	b	40ebcc <__fxstatat@plt+0xbbdc>
  40eba8:	ldr	x0, [sp, #40]
  40ebac:	add	x0, x0, #0x10
  40ebb0:	str	x0, [sp, #40]
  40ebb4:	ldr	x0, [sp, #24]
  40ebb8:	ldr	x0, [x0, #8]
  40ebbc:	ldr	x1, [sp, #40]
  40ebc0:	cmp	x1, x0
  40ebc4:	b.cc	40eb8c <__fxstatat@plt+0xbb9c>  // b.lo, b.ul, b.last
  40ebc8:	mov	x0, #0x0                   	// #0
  40ebcc:	ldp	x29, x30, [sp], #48
  40ebd0:	ret
  40ebd4:	sub	sp, sp, #0x40
  40ebd8:	str	x0, [sp, #24]
  40ebdc:	str	x1, [sp, #16]
  40ebe0:	str	x2, [sp, #8]
  40ebe4:	str	xzr, [sp, #56]
  40ebe8:	ldr	x0, [sp, #24]
  40ebec:	ldr	x0, [x0]
  40ebf0:	str	x0, [sp, #48]
  40ebf4:	b	40ec74 <__fxstatat@plt+0xbc84>
  40ebf8:	ldr	x0, [sp, #48]
  40ebfc:	ldr	x0, [x0]
  40ec00:	cmp	x0, #0x0
  40ec04:	b.eq	40ec68 <__fxstatat@plt+0xbc78>  // b.none
  40ec08:	ldr	x0, [sp, #48]
  40ec0c:	str	x0, [sp, #40]
  40ec10:	b	40ec5c <__fxstatat@plt+0xbc6c>
  40ec14:	ldr	x1, [sp, #56]
  40ec18:	ldr	x0, [sp, #8]
  40ec1c:	cmp	x1, x0
  40ec20:	b.cc	40ec2c <__fxstatat@plt+0xbc3c>  // b.lo, b.ul, b.last
  40ec24:	ldr	x0, [sp, #56]
  40ec28:	b	40ec8c <__fxstatat@plt+0xbc9c>
  40ec2c:	ldr	x0, [sp, #56]
  40ec30:	add	x1, x0, #0x1
  40ec34:	str	x1, [sp, #56]
  40ec38:	lsl	x0, x0, #3
  40ec3c:	ldr	x1, [sp, #16]
  40ec40:	add	x0, x1, x0
  40ec44:	ldr	x1, [sp, #40]
  40ec48:	ldr	x1, [x1]
  40ec4c:	str	x1, [x0]
  40ec50:	ldr	x0, [sp, #40]
  40ec54:	ldr	x0, [x0, #8]
  40ec58:	str	x0, [sp, #40]
  40ec5c:	ldr	x0, [sp, #40]
  40ec60:	cmp	x0, #0x0
  40ec64:	b.ne	40ec14 <__fxstatat@plt+0xbc24>  // b.any
  40ec68:	ldr	x0, [sp, #48]
  40ec6c:	add	x0, x0, #0x10
  40ec70:	str	x0, [sp, #48]
  40ec74:	ldr	x0, [sp, #24]
  40ec78:	ldr	x0, [x0, #8]
  40ec7c:	ldr	x1, [sp, #48]
  40ec80:	cmp	x1, x0
  40ec84:	b.cc	40ebf8 <__fxstatat@plt+0xbc08>  // b.lo, b.ul, b.last
  40ec88:	ldr	x0, [sp, #56]
  40ec8c:	add	sp, sp, #0x40
  40ec90:	ret
  40ec94:	stp	x29, x30, [sp, #-80]!
  40ec98:	mov	x29, sp
  40ec9c:	str	x0, [sp, #40]
  40eca0:	str	x1, [sp, #32]
  40eca4:	str	x2, [sp, #24]
  40eca8:	str	xzr, [sp, #72]
  40ecac:	ldr	x0, [sp, #40]
  40ecb0:	ldr	x0, [x0]
  40ecb4:	str	x0, [sp, #64]
  40ecb8:	b	40ed38 <__fxstatat@plt+0xbd48>
  40ecbc:	ldr	x0, [sp, #64]
  40ecc0:	ldr	x0, [x0]
  40ecc4:	cmp	x0, #0x0
  40ecc8:	b.eq	40ed2c <__fxstatat@plt+0xbd3c>  // b.none
  40eccc:	ldr	x0, [sp, #64]
  40ecd0:	str	x0, [sp, #56]
  40ecd4:	b	40ed20 <__fxstatat@plt+0xbd30>
  40ecd8:	ldr	x0, [sp, #56]
  40ecdc:	ldr	x0, [x0]
  40ece0:	ldr	x2, [sp, #32]
  40ece4:	ldr	x1, [sp, #24]
  40ece8:	blr	x2
  40ecec:	and	w0, w0, #0xff
  40ecf0:	eor	w0, w0, #0x1
  40ecf4:	and	w0, w0, #0xff
  40ecf8:	cmp	w0, #0x0
  40ecfc:	b.eq	40ed08 <__fxstatat@plt+0xbd18>  // b.none
  40ed00:	ldr	x0, [sp, #72]
  40ed04:	b	40ed50 <__fxstatat@plt+0xbd60>
  40ed08:	ldr	x0, [sp, #72]
  40ed0c:	add	x0, x0, #0x1
  40ed10:	str	x0, [sp, #72]
  40ed14:	ldr	x0, [sp, #56]
  40ed18:	ldr	x0, [x0, #8]
  40ed1c:	str	x0, [sp, #56]
  40ed20:	ldr	x0, [sp, #56]
  40ed24:	cmp	x0, #0x0
  40ed28:	b.ne	40ecd8 <__fxstatat@plt+0xbce8>  // b.any
  40ed2c:	ldr	x0, [sp, #64]
  40ed30:	add	x0, x0, #0x10
  40ed34:	str	x0, [sp, #64]
  40ed38:	ldr	x0, [sp, #40]
  40ed3c:	ldr	x0, [x0, #8]
  40ed40:	ldr	x1, [sp, #64]
  40ed44:	cmp	x1, x0
  40ed48:	b.cc	40ecbc <__fxstatat@plt+0xbccc>  // b.lo, b.ul, b.last
  40ed4c:	ldr	x0, [sp, #72]
  40ed50:	ldp	x29, x30, [sp], #80
  40ed54:	ret
  40ed58:	sub	sp, sp, #0x20
  40ed5c:	str	x0, [sp, #8]
  40ed60:	str	x1, [sp]
  40ed64:	str	xzr, [sp, #24]
  40ed68:	b	40eda8 <__fxstatat@plt+0xbdb8>
  40ed6c:	ldr	x1, [sp, #24]
  40ed70:	mov	x0, x1
  40ed74:	lsl	x0, x0, #5
  40ed78:	sub	x1, x0, x1
  40ed7c:	ldrb	w0, [sp, #23]
  40ed80:	add	x0, x1, x0
  40ed84:	ldr	x1, [sp]
  40ed88:	udiv	x2, x0, x1
  40ed8c:	ldr	x1, [sp]
  40ed90:	mul	x1, x2, x1
  40ed94:	sub	x0, x0, x1
  40ed98:	str	x0, [sp, #24]
  40ed9c:	ldr	x0, [sp, #8]
  40eda0:	add	x0, x0, #0x1
  40eda4:	str	x0, [sp, #8]
  40eda8:	ldr	x0, [sp, #8]
  40edac:	ldrb	w0, [x0]
  40edb0:	strb	w0, [sp, #23]
  40edb4:	ldrb	w0, [sp, #23]
  40edb8:	cmp	w0, #0x0
  40edbc:	b.ne	40ed6c <__fxstatat@plt+0xbd7c>  // b.any
  40edc0:	ldr	x0, [sp, #24]
  40edc4:	add	sp, sp, #0x20
  40edc8:	ret
  40edcc:	sub	sp, sp, #0x20
  40edd0:	str	x0, [sp, #8]
  40edd4:	mov	x0, #0x3                   	// #3
  40edd8:	str	x0, [sp, #24]
  40eddc:	ldr	x0, [sp, #24]
  40ede0:	mul	x0, x0, x0
  40ede4:	str	x0, [sp, #16]
  40ede8:	b	40ee18 <__fxstatat@plt+0xbe28>
  40edec:	ldr	x0, [sp, #24]
  40edf0:	add	x0, x0, #0x1
  40edf4:	str	x0, [sp, #24]
  40edf8:	ldr	x0, [sp, #24]
  40edfc:	lsl	x0, x0, #2
  40ee00:	ldr	x1, [sp, #16]
  40ee04:	add	x0, x1, x0
  40ee08:	str	x0, [sp, #16]
  40ee0c:	ldr	x0, [sp, #24]
  40ee10:	add	x0, x0, #0x1
  40ee14:	str	x0, [sp, #24]
  40ee18:	ldr	x1, [sp, #16]
  40ee1c:	ldr	x0, [sp, #8]
  40ee20:	cmp	x1, x0
  40ee24:	b.cs	40ee48 <__fxstatat@plt+0xbe58>  // b.hs, b.nlast
  40ee28:	ldr	x0, [sp, #8]
  40ee2c:	ldr	x1, [sp, #24]
  40ee30:	udiv	x2, x0, x1
  40ee34:	ldr	x1, [sp, #24]
  40ee38:	mul	x1, x2, x1
  40ee3c:	sub	x0, x0, x1
  40ee40:	cmp	x0, #0x0
  40ee44:	b.ne	40edec <__fxstatat@plt+0xbdfc>  // b.any
  40ee48:	ldr	x0, [sp, #8]
  40ee4c:	ldr	x1, [sp, #24]
  40ee50:	udiv	x2, x0, x1
  40ee54:	ldr	x1, [sp, #24]
  40ee58:	mul	x1, x2, x1
  40ee5c:	sub	x0, x0, x1
  40ee60:	cmp	x0, #0x0
  40ee64:	cset	w0, ne  // ne = any
  40ee68:	and	w0, w0, #0xff
  40ee6c:	add	sp, sp, #0x20
  40ee70:	ret
  40ee74:	stp	x29, x30, [sp, #-32]!
  40ee78:	mov	x29, sp
  40ee7c:	str	x0, [sp, #24]
  40ee80:	ldr	x0, [sp, #24]
  40ee84:	cmp	x0, #0x9
  40ee88:	b.hi	40ee94 <__fxstatat@plt+0xbea4>  // b.pmore
  40ee8c:	mov	x0, #0xa                   	// #10
  40ee90:	str	x0, [sp, #24]
  40ee94:	ldr	x0, [sp, #24]
  40ee98:	orr	x0, x0, #0x1
  40ee9c:	str	x0, [sp, #24]
  40eea0:	b	40eeb0 <__fxstatat@plt+0xbec0>
  40eea4:	ldr	x0, [sp, #24]
  40eea8:	add	x0, x0, #0x2
  40eeac:	str	x0, [sp, #24]
  40eeb0:	ldr	x0, [sp, #24]
  40eeb4:	cmn	x0, #0x1
  40eeb8:	b.eq	40eed8 <__fxstatat@plt+0xbee8>  // b.none
  40eebc:	ldr	x0, [sp, #24]
  40eec0:	bl	40edcc <__fxstatat@plt+0xbddc>
  40eec4:	and	w0, w0, #0xff
  40eec8:	eor	w0, w0, #0x1
  40eecc:	and	w0, w0, #0xff
  40eed0:	cmp	w0, #0x0
  40eed4:	b.ne	40eea4 <__fxstatat@plt+0xbeb4>  // b.any
  40eed8:	ldr	x0, [sp, #24]
  40eedc:	ldp	x29, x30, [sp], #32
  40eee0:	ret
  40eee4:	sub	sp, sp, #0x10
  40eee8:	str	x0, [sp, #8]
  40eeec:	ldr	x1, [sp, #8]
  40eef0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40eef4:	add	x0, x0, #0x518
  40eef8:	mov	x2, x1
  40eefc:	mov	x3, x0
  40ef00:	ldp	x0, x1, [x3]
  40ef04:	stp	x0, x1, [x2]
  40ef08:	ldr	w0, [x3, #16]
  40ef0c:	str	w0, [x2, #16]
  40ef10:	nop
  40ef14:	add	sp, sp, #0x10
  40ef18:	ret
  40ef1c:	stp	x29, x30, [sp, #-48]!
  40ef20:	mov	x29, sp
  40ef24:	str	x0, [sp, #24]
  40ef28:	str	x1, [sp, #16]
  40ef2c:	ldr	x0, [sp, #24]
  40ef30:	mov	w1, #0x3                   	// #3
  40ef34:	bl	4169c8 <__fxstatat@plt+0x139d8>
  40ef38:	str	x0, [sp, #40]
  40ef3c:	ldr	x0, [sp, #40]
  40ef40:	ldr	x1, [sp, #16]
  40ef44:	udiv	x2, x0, x1
  40ef48:	ldr	x1, [sp, #16]
  40ef4c:	mul	x1, x2, x1
  40ef50:	sub	x0, x0, x1
  40ef54:	ldp	x29, x30, [sp], #48
  40ef58:	ret
  40ef5c:	sub	sp, sp, #0x10
  40ef60:	str	x0, [sp, #8]
  40ef64:	str	x1, [sp]
  40ef68:	ldr	x1, [sp, #8]
  40ef6c:	ldr	x0, [sp]
  40ef70:	cmp	x1, x0
  40ef74:	cset	w0, eq  // eq = none
  40ef78:	and	w0, w0, #0xff
  40ef7c:	add	sp, sp, #0x10
  40ef80:	ret
  40ef84:	sub	sp, sp, #0x20
  40ef88:	str	x0, [sp, #8]
  40ef8c:	ldr	x0, [sp, #8]
  40ef90:	ldr	x0, [x0, #40]
  40ef94:	str	x0, [sp, #24]
  40ef98:	ldr	x1, [sp, #24]
  40ef9c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40efa0:	add	x0, x0, #0x518
  40efa4:	cmp	x1, x0
  40efa8:	b.ne	40efb4 <__fxstatat@plt+0xbfc4>  // b.any
  40efac:	mov	w0, #0x1                   	// #1
  40efb0:	b	40f090 <__fxstatat@plt+0xc0a0>
  40efb4:	mov	w0, #0xcccd                	// #52429
  40efb8:	movk	w0, #0x3dcc, lsl #16
  40efbc:	fmov	s0, w0
  40efc0:	str	s0, [sp, #20]
  40efc4:	ldr	x0, [sp, #24]
  40efc8:	ldr	s0, [x0, #8]
  40efcc:	ldr	s1, [sp, #20]
  40efd0:	fcmpe	s1, s0
  40efd4:	b.pl	40f07c <__fxstatat@plt+0xc08c>  // b.nfrst
  40efd8:	ldr	x0, [sp, #24]
  40efdc:	ldr	s1, [x0, #8]
  40efe0:	fmov	s2, #1.000000000000000000e+00
  40efe4:	ldr	s0, [sp, #20]
  40efe8:	fsub	s0, s2, s0
  40efec:	fcmpe	s1, s0
  40eff0:	b.pl	40f07c <__fxstatat@plt+0xc08c>  // b.nfrst
  40eff4:	ldr	s1, [sp, #20]
  40eff8:	fmov	s0, #1.000000000000000000e+00
  40effc:	fadd	s1, s1, s0
  40f000:	ldr	x0, [sp, #24]
  40f004:	ldr	s0, [x0, #12]
  40f008:	fcmpe	s1, s0
  40f00c:	b.pl	40f07c <__fxstatat@plt+0xc08c>  // b.nfrst
  40f010:	ldr	x0, [sp, #24]
  40f014:	ldr	s0, [x0]
  40f018:	fcmpe	s0, #0.0
  40f01c:	b.lt	40f07c <__fxstatat@plt+0xc08c>  // b.tstop
  40f020:	ldr	x0, [sp, #24]
  40f024:	ldr	s1, [x0]
  40f028:	ldr	s0, [sp, #20]
  40f02c:	fadd	s1, s1, s0
  40f030:	ldr	x0, [sp, #24]
  40f034:	ldr	s0, [x0, #4]
  40f038:	fcmpe	s1, s0
  40f03c:	b.pl	40f07c <__fxstatat@plt+0xc08c>  // b.nfrst
  40f040:	ldr	x0, [sp, #24]
  40f044:	ldr	s1, [x0, #4]
  40f048:	fmov	s0, #1.000000000000000000e+00
  40f04c:	fcmpe	s1, s0
  40f050:	b.hi	40f07c <__fxstatat@plt+0xc08c>  // b.pmore
  40f054:	ldr	x0, [sp, #24]
  40f058:	ldr	s1, [x0]
  40f05c:	ldr	s0, [sp, #20]
  40f060:	fadd	s1, s1, s0
  40f064:	ldr	x0, [sp, #24]
  40f068:	ldr	s0, [x0, #8]
  40f06c:	fcmpe	s1, s0
  40f070:	b.pl	40f07c <__fxstatat@plt+0xc08c>  // b.nfrst
  40f074:	mov	w0, #0x1                   	// #1
  40f078:	b	40f090 <__fxstatat@plt+0xc0a0>
  40f07c:	ldr	x0, [sp, #8]
  40f080:	adrp	x1, 41c000 <__fxstatat@plt+0x19010>
  40f084:	add	x1, x1, #0x518
  40f088:	str	x1, [x0, #40]
  40f08c:	mov	w0, #0x0                   	// #0
  40f090:	add	sp, sp, #0x20
  40f094:	ret
  40f098:	stp	x29, x30, [sp, #-48]!
  40f09c:	mov	x29, sp
  40f0a0:	str	x0, [sp, #24]
  40f0a4:	str	x1, [sp, #16]
  40f0a8:	ldr	x0, [sp, #16]
  40f0ac:	ldrb	w0, [x0, #16]
  40f0b0:	eor	w0, w0, #0x1
  40f0b4:	and	w0, w0, #0xff
  40f0b8:	cmp	w0, #0x0
  40f0bc:	b.eq	40f100 <__fxstatat@plt+0xc110>  // b.none
  40f0c0:	ldr	x0, [sp, #24]
  40f0c4:	ucvtf	s1, x0
  40f0c8:	ldr	x0, [sp, #16]
  40f0cc:	ldr	s0, [x0, #8]
  40f0d0:	fdiv	s0, s1, s0
  40f0d4:	str	s0, [sp, #44]
  40f0d8:	ldr	s0, [sp, #44]
  40f0dc:	mov	w0, #0x5f800000            	// #1602224128
  40f0e0:	fmov	s1, w0
  40f0e4:	fcmpe	s0, s1
  40f0e8:	b.lt	40f0f4 <__fxstatat@plt+0xc104>  // b.tstop
  40f0ec:	mov	x0, #0x0                   	// #0
  40f0f0:	b	40f154 <__fxstatat@plt+0xc164>
  40f0f4:	ldr	s0, [sp, #44]
  40f0f8:	fcvtzu	x0, s0
  40f0fc:	str	x0, [sp, #24]
  40f100:	ldr	x0, [sp, #24]
  40f104:	bl	40ee74 <__fxstatat@plt+0xbe84>
  40f108:	str	x0, [sp, #24]
  40f10c:	mov	x0, #0x0                   	// #0
  40f110:	ldr	x1, [sp, #24]
  40f114:	lsl	x1, x1, #3
  40f118:	ldr	x2, [sp, #24]
  40f11c:	lsr	x2, x2, #61
  40f120:	cmp	x2, #0x0
  40f124:	b.eq	40f12c <__fxstatat@plt+0xc13c>  // b.none
  40f128:	mov	x0, #0x1                   	// #1
  40f12c:	cmp	x1, #0x0
  40f130:	b.ge	40f138 <__fxstatat@plt+0xc148>  // b.tcont
  40f134:	mov	x0, #0x1                   	// #1
  40f138:	and	w0, w0, #0x1
  40f13c:	and	w0, w0, #0xff
  40f140:	cmp	w0, #0x0
  40f144:	b.eq	40f150 <__fxstatat@plt+0xc160>  // b.none
  40f148:	mov	x0, #0x0                   	// #0
  40f14c:	b	40f154 <__fxstatat@plt+0xc164>
  40f150:	ldr	x0, [sp, #24]
  40f154:	ldp	x29, x30, [sp], #48
  40f158:	ret
  40f15c:	stp	x29, x30, [sp, #-80]!
  40f160:	mov	x29, sp
  40f164:	str	x0, [sp, #56]
  40f168:	str	x1, [sp, #48]
  40f16c:	str	x2, [sp, #40]
  40f170:	str	x3, [sp, #32]
  40f174:	str	x4, [sp, #24]
  40f178:	ldr	x0, [sp, #40]
  40f17c:	cmp	x0, #0x0
  40f180:	b.ne	40f190 <__fxstatat@plt+0xc1a0>  // b.any
  40f184:	adrp	x0, 40e000 <__fxstatat@plt+0xb010>
  40f188:	add	x0, x0, #0xf1c
  40f18c:	str	x0, [sp, #40]
  40f190:	ldr	x0, [sp, #32]
  40f194:	cmp	x0, #0x0
  40f198:	b.ne	40f1a8 <__fxstatat@plt+0xc1b8>  // b.any
  40f19c:	adrp	x0, 40e000 <__fxstatat@plt+0xb010>
  40f1a0:	add	x0, x0, #0xf5c
  40f1a4:	str	x0, [sp, #32]
  40f1a8:	mov	x0, #0x50                  	// #80
  40f1ac:	bl	402a30 <malloc@plt>
  40f1b0:	str	x0, [sp, #72]
  40f1b4:	ldr	x0, [sp, #72]
  40f1b8:	cmp	x0, #0x0
  40f1bc:	b.ne	40f1c8 <__fxstatat@plt+0xc1d8>  // b.any
  40f1c0:	mov	x0, #0x0                   	// #0
  40f1c4:	b	40f2e0 <__fxstatat@plt+0xc2f0>
  40f1c8:	ldr	x0, [sp, #48]
  40f1cc:	cmp	x0, #0x0
  40f1d0:	b.ne	40f1e0 <__fxstatat@plt+0xc1f0>  // b.any
  40f1d4:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  40f1d8:	add	x0, x0, #0x518
  40f1dc:	str	x0, [sp, #48]
  40f1e0:	ldr	x0, [sp, #72]
  40f1e4:	ldr	x1, [sp, #48]
  40f1e8:	str	x1, [x0, #40]
  40f1ec:	ldr	x0, [sp, #72]
  40f1f0:	bl	40ef84 <__fxstatat@plt+0xbf94>
  40f1f4:	and	w0, w0, #0xff
  40f1f8:	eor	w0, w0, #0x1
  40f1fc:	and	w0, w0, #0xff
  40f200:	cmp	w0, #0x0
  40f204:	b.ne	40f2c0 <__fxstatat@plt+0xc2d0>  // b.any
  40f208:	ldr	x1, [sp, #48]
  40f20c:	ldr	x0, [sp, #56]
  40f210:	bl	40f098 <__fxstatat@plt+0xc0a8>
  40f214:	mov	x1, x0
  40f218:	ldr	x0, [sp, #72]
  40f21c:	str	x1, [x0, #16]
  40f220:	ldr	x0, [sp, #72]
  40f224:	ldr	x0, [x0, #16]
  40f228:	cmp	x0, #0x0
  40f22c:	b.eq	40f2c8 <__fxstatat@plt+0xc2d8>  // b.none
  40f230:	ldr	x0, [sp, #72]
  40f234:	ldr	x0, [x0, #16]
  40f238:	mov	x1, #0x10                  	// #16
  40f23c:	bl	402b20 <calloc@plt>
  40f240:	mov	x1, x0
  40f244:	ldr	x0, [sp, #72]
  40f248:	str	x1, [x0]
  40f24c:	ldr	x0, [sp, #72]
  40f250:	ldr	x0, [x0]
  40f254:	cmp	x0, #0x0
  40f258:	b.eq	40f2d0 <__fxstatat@plt+0xc2e0>  // b.none
  40f25c:	ldr	x0, [sp, #72]
  40f260:	ldr	x1, [x0]
  40f264:	ldr	x0, [sp, #72]
  40f268:	ldr	x0, [x0, #16]
  40f26c:	lsl	x0, x0, #4
  40f270:	add	x1, x1, x0
  40f274:	ldr	x0, [sp, #72]
  40f278:	str	x1, [x0, #8]
  40f27c:	ldr	x0, [sp, #72]
  40f280:	str	xzr, [x0, #24]
  40f284:	ldr	x0, [sp, #72]
  40f288:	str	xzr, [x0, #32]
  40f28c:	ldr	x0, [sp, #72]
  40f290:	ldr	x1, [sp, #40]
  40f294:	str	x1, [x0, #48]
  40f298:	ldr	x0, [sp, #72]
  40f29c:	ldr	x1, [sp, #32]
  40f2a0:	str	x1, [x0, #56]
  40f2a4:	ldr	x0, [sp, #72]
  40f2a8:	ldr	x1, [sp, #24]
  40f2ac:	str	x1, [x0, #64]
  40f2b0:	ldr	x0, [sp, #72]
  40f2b4:	str	xzr, [x0, #72]
  40f2b8:	ldr	x0, [sp, #72]
  40f2bc:	b	40f2e0 <__fxstatat@plt+0xc2f0>
  40f2c0:	nop
  40f2c4:	b	40f2d4 <__fxstatat@plt+0xc2e4>
  40f2c8:	nop
  40f2cc:	b	40f2d4 <__fxstatat@plt+0xc2e4>
  40f2d0:	nop
  40f2d4:	ldr	x0, [sp, #72]
  40f2d8:	bl	402d00 <free@plt>
  40f2dc:	mov	x0, #0x0                   	// #0
  40f2e0:	ldp	x29, x30, [sp], #80
  40f2e4:	ret
  40f2e8:	stp	x29, x30, [sp, #-64]!
  40f2ec:	mov	x29, sp
  40f2f0:	str	x0, [sp, #24]
  40f2f4:	ldr	x0, [sp, #24]
  40f2f8:	ldr	x0, [x0]
  40f2fc:	str	x0, [sp, #56]
  40f300:	b	40f3cc <__fxstatat@plt+0xc3dc>
  40f304:	ldr	x0, [sp, #56]
  40f308:	ldr	x0, [x0]
  40f30c:	cmp	x0, #0x0
  40f310:	b.eq	40f3c0 <__fxstatat@plt+0xc3d0>  // b.none
  40f314:	ldr	x0, [sp, #56]
  40f318:	ldr	x0, [x0, #8]
  40f31c:	str	x0, [sp, #48]
  40f320:	b	40f380 <__fxstatat@plt+0xc390>
  40f324:	ldr	x0, [sp, #24]
  40f328:	ldr	x0, [x0, #64]
  40f32c:	cmp	x0, #0x0
  40f330:	b.eq	40f348 <__fxstatat@plt+0xc358>  // b.none
  40f334:	ldr	x0, [sp, #24]
  40f338:	ldr	x1, [x0, #64]
  40f33c:	ldr	x0, [sp, #48]
  40f340:	ldr	x0, [x0]
  40f344:	blr	x1
  40f348:	ldr	x0, [sp, #48]
  40f34c:	str	xzr, [x0]
  40f350:	ldr	x0, [sp, #48]
  40f354:	ldr	x0, [x0, #8]
  40f358:	str	x0, [sp, #40]
  40f35c:	ldr	x0, [sp, #24]
  40f360:	ldr	x1, [x0, #72]
  40f364:	ldr	x0, [sp, #48]
  40f368:	str	x1, [x0, #8]
  40f36c:	ldr	x0, [sp, #24]
  40f370:	ldr	x1, [sp, #48]
  40f374:	str	x1, [x0, #72]
  40f378:	ldr	x0, [sp, #40]
  40f37c:	str	x0, [sp, #48]
  40f380:	ldr	x0, [sp, #48]
  40f384:	cmp	x0, #0x0
  40f388:	b.ne	40f324 <__fxstatat@plt+0xc334>  // b.any
  40f38c:	ldr	x0, [sp, #24]
  40f390:	ldr	x0, [x0, #64]
  40f394:	cmp	x0, #0x0
  40f398:	b.eq	40f3b0 <__fxstatat@plt+0xc3c0>  // b.none
  40f39c:	ldr	x0, [sp, #24]
  40f3a0:	ldr	x1, [x0, #64]
  40f3a4:	ldr	x0, [sp, #56]
  40f3a8:	ldr	x0, [x0]
  40f3ac:	blr	x1
  40f3b0:	ldr	x0, [sp, #56]
  40f3b4:	str	xzr, [x0]
  40f3b8:	ldr	x0, [sp, #56]
  40f3bc:	str	xzr, [x0, #8]
  40f3c0:	ldr	x0, [sp, #56]
  40f3c4:	add	x0, x0, #0x10
  40f3c8:	str	x0, [sp, #56]
  40f3cc:	ldr	x0, [sp, #24]
  40f3d0:	ldr	x0, [x0, #8]
  40f3d4:	ldr	x1, [sp, #56]
  40f3d8:	cmp	x1, x0
  40f3dc:	b.cc	40f304 <__fxstatat@plt+0xc314>  // b.lo, b.ul, b.last
  40f3e0:	ldr	x0, [sp, #24]
  40f3e4:	str	xzr, [x0, #24]
  40f3e8:	ldr	x0, [sp, #24]
  40f3ec:	str	xzr, [x0, #32]
  40f3f0:	nop
  40f3f4:	ldp	x29, x30, [sp], #64
  40f3f8:	ret
  40f3fc:	stp	x29, x30, [sp, #-64]!
  40f400:	mov	x29, sp
  40f404:	str	x0, [sp, #24]
  40f408:	ldr	x0, [sp, #24]
  40f40c:	ldr	x0, [x0, #64]
  40f410:	cmp	x0, #0x0
  40f414:	b.eq	40f4a0 <__fxstatat@plt+0xc4b0>  // b.none
  40f418:	ldr	x0, [sp, #24]
  40f41c:	ldr	x0, [x0, #32]
  40f420:	cmp	x0, #0x0
  40f424:	b.eq	40f4a0 <__fxstatat@plt+0xc4b0>  // b.none
  40f428:	ldr	x0, [sp, #24]
  40f42c:	ldr	x0, [x0]
  40f430:	str	x0, [sp, #56]
  40f434:	b	40f48c <__fxstatat@plt+0xc49c>
  40f438:	ldr	x0, [sp, #56]
  40f43c:	ldr	x0, [x0]
  40f440:	cmp	x0, #0x0
  40f444:	b.eq	40f480 <__fxstatat@plt+0xc490>  // b.none
  40f448:	ldr	x0, [sp, #56]
  40f44c:	str	x0, [sp, #48]
  40f450:	b	40f474 <__fxstatat@plt+0xc484>
  40f454:	ldr	x0, [sp, #24]
  40f458:	ldr	x1, [x0, #64]
  40f45c:	ldr	x0, [sp, #48]
  40f460:	ldr	x0, [x0]
  40f464:	blr	x1
  40f468:	ldr	x0, [sp, #48]
  40f46c:	ldr	x0, [x0, #8]
  40f470:	str	x0, [sp, #48]
  40f474:	ldr	x0, [sp, #48]
  40f478:	cmp	x0, #0x0
  40f47c:	b.ne	40f454 <__fxstatat@plt+0xc464>  // b.any
  40f480:	ldr	x0, [sp, #56]
  40f484:	add	x0, x0, #0x10
  40f488:	str	x0, [sp, #56]
  40f48c:	ldr	x0, [sp, #24]
  40f490:	ldr	x0, [x0, #8]
  40f494:	ldr	x1, [sp, #56]
  40f498:	cmp	x1, x0
  40f49c:	b.cc	40f438 <__fxstatat@plt+0xc448>  // b.lo, b.ul, b.last
  40f4a0:	ldr	x0, [sp, #24]
  40f4a4:	ldr	x0, [x0]
  40f4a8:	str	x0, [sp, #56]
  40f4ac:	b	40f4f4 <__fxstatat@plt+0xc504>
  40f4b0:	ldr	x0, [sp, #56]
  40f4b4:	ldr	x0, [x0, #8]
  40f4b8:	str	x0, [sp, #48]
  40f4bc:	b	40f4dc <__fxstatat@plt+0xc4ec>
  40f4c0:	ldr	x0, [sp, #48]
  40f4c4:	ldr	x0, [x0, #8]
  40f4c8:	str	x0, [sp, #40]
  40f4cc:	ldr	x0, [sp, #48]
  40f4d0:	bl	402d00 <free@plt>
  40f4d4:	ldr	x0, [sp, #40]
  40f4d8:	str	x0, [sp, #48]
  40f4dc:	ldr	x0, [sp, #48]
  40f4e0:	cmp	x0, #0x0
  40f4e4:	b.ne	40f4c0 <__fxstatat@plt+0xc4d0>  // b.any
  40f4e8:	ldr	x0, [sp, #56]
  40f4ec:	add	x0, x0, #0x10
  40f4f0:	str	x0, [sp, #56]
  40f4f4:	ldr	x0, [sp, #24]
  40f4f8:	ldr	x0, [x0, #8]
  40f4fc:	ldr	x1, [sp, #56]
  40f500:	cmp	x1, x0
  40f504:	b.cc	40f4b0 <__fxstatat@plt+0xc4c0>  // b.lo, b.ul, b.last
  40f508:	ldr	x0, [sp, #24]
  40f50c:	ldr	x0, [x0, #72]
  40f510:	str	x0, [sp, #48]
  40f514:	b	40f534 <__fxstatat@plt+0xc544>
  40f518:	ldr	x0, [sp, #48]
  40f51c:	ldr	x0, [x0, #8]
  40f520:	str	x0, [sp, #40]
  40f524:	ldr	x0, [sp, #48]
  40f528:	bl	402d00 <free@plt>
  40f52c:	ldr	x0, [sp, #40]
  40f530:	str	x0, [sp, #48]
  40f534:	ldr	x0, [sp, #48]
  40f538:	cmp	x0, #0x0
  40f53c:	b.ne	40f518 <__fxstatat@plt+0xc528>  // b.any
  40f540:	ldr	x0, [sp, #24]
  40f544:	ldr	x0, [x0]
  40f548:	bl	402d00 <free@plt>
  40f54c:	ldr	x0, [sp, #24]
  40f550:	bl	402d00 <free@plt>
  40f554:	nop
  40f558:	ldp	x29, x30, [sp], #64
  40f55c:	ret
  40f560:	stp	x29, x30, [sp, #-48]!
  40f564:	mov	x29, sp
  40f568:	str	x0, [sp, #24]
  40f56c:	ldr	x0, [sp, #24]
  40f570:	ldr	x0, [x0, #72]
  40f574:	cmp	x0, #0x0
  40f578:	b.eq	40f59c <__fxstatat@plt+0xc5ac>  // b.none
  40f57c:	ldr	x0, [sp, #24]
  40f580:	ldr	x0, [x0, #72]
  40f584:	str	x0, [sp, #40]
  40f588:	ldr	x0, [sp, #40]
  40f58c:	ldr	x1, [x0, #8]
  40f590:	ldr	x0, [sp, #24]
  40f594:	str	x1, [x0, #72]
  40f598:	b	40f5a8 <__fxstatat@plt+0xc5b8>
  40f59c:	mov	x0, #0x10                  	// #16
  40f5a0:	bl	402a30 <malloc@plt>
  40f5a4:	str	x0, [sp, #40]
  40f5a8:	ldr	x0, [sp, #40]
  40f5ac:	ldp	x29, x30, [sp], #48
  40f5b0:	ret
  40f5b4:	sub	sp, sp, #0x10
  40f5b8:	str	x0, [sp, #8]
  40f5bc:	str	x1, [sp]
  40f5c0:	ldr	x0, [sp]
  40f5c4:	str	xzr, [x0]
  40f5c8:	ldr	x0, [sp, #8]
  40f5cc:	ldr	x1, [x0, #72]
  40f5d0:	ldr	x0, [sp]
  40f5d4:	str	x1, [x0, #8]
  40f5d8:	ldr	x0, [sp, #8]
  40f5dc:	ldr	x1, [sp]
  40f5e0:	str	x1, [x0, #72]
  40f5e4:	nop
  40f5e8:	add	sp, sp, #0x10
  40f5ec:	ret
  40f5f0:	stp	x29, x30, [sp, #-96]!
  40f5f4:	mov	x29, sp
  40f5f8:	str	x0, [sp, #40]
  40f5fc:	str	x1, [sp, #32]
  40f600:	str	x2, [sp, #24]
  40f604:	strb	w3, [sp, #23]
  40f608:	ldr	x1, [sp, #32]
  40f60c:	ldr	x0, [sp, #40]
  40f610:	bl	40e984 <__fxstatat@plt+0xb994>
  40f614:	str	x0, [sp, #80]
  40f618:	ldr	x0, [sp, #24]
  40f61c:	ldr	x1, [sp, #80]
  40f620:	str	x1, [x0]
  40f624:	ldr	x0, [sp, #80]
  40f628:	ldr	x0, [x0]
  40f62c:	cmp	x0, #0x0
  40f630:	b.ne	40f63c <__fxstatat@plt+0xc64c>  // b.any
  40f634:	mov	x0, #0x0                   	// #0
  40f638:	b	40f798 <__fxstatat@plt+0xc7a8>
  40f63c:	ldr	x0, [sp, #80]
  40f640:	ldr	x0, [x0]
  40f644:	ldr	x1, [sp, #32]
  40f648:	cmp	x1, x0
  40f64c:	b.eq	40f678 <__fxstatat@plt+0xc688>  // b.none
  40f650:	ldr	x0, [sp, #40]
  40f654:	ldr	x2, [x0, #56]
  40f658:	ldr	x0, [sp, #80]
  40f65c:	ldr	x0, [x0]
  40f660:	mov	x1, x0
  40f664:	ldr	x0, [sp, #32]
  40f668:	blr	x2
  40f66c:	and	w0, w0, #0xff
  40f670:	cmp	w0, #0x0
  40f674:	b.eq	40f6dc <__fxstatat@plt+0xc6ec>  // b.none
  40f678:	ldr	x0, [sp, #80]
  40f67c:	ldr	x0, [x0]
  40f680:	str	x0, [sp, #56]
  40f684:	ldrb	w0, [sp, #23]
  40f688:	cmp	w0, #0x0
  40f68c:	b.eq	40f6d4 <__fxstatat@plt+0xc6e4>  // b.none
  40f690:	ldr	x0, [sp, #80]
  40f694:	ldr	x0, [x0, #8]
  40f698:	cmp	x0, #0x0
  40f69c:	b.eq	40f6cc <__fxstatat@plt+0xc6dc>  // b.none
  40f6a0:	ldr	x0, [sp, #80]
  40f6a4:	ldr	x0, [x0, #8]
  40f6a8:	str	x0, [sp, #48]
  40f6ac:	ldr	x2, [sp, #80]
  40f6b0:	ldr	x0, [sp, #48]
  40f6b4:	ldp	x0, x1, [x0]
  40f6b8:	stp	x0, x1, [x2]
  40f6bc:	ldr	x1, [sp, #48]
  40f6c0:	ldr	x0, [sp, #40]
  40f6c4:	bl	40f5b4 <__fxstatat@plt+0xc5c4>
  40f6c8:	b	40f6d4 <__fxstatat@plt+0xc6e4>
  40f6cc:	ldr	x0, [sp, #80]
  40f6d0:	str	xzr, [x0]
  40f6d4:	ldr	x0, [sp, #56]
  40f6d8:	b	40f798 <__fxstatat@plt+0xc7a8>
  40f6dc:	ldr	x0, [sp, #80]
  40f6e0:	str	x0, [sp, #88]
  40f6e4:	b	40f784 <__fxstatat@plt+0xc794>
  40f6e8:	ldr	x0, [sp, #88]
  40f6ec:	ldr	x0, [x0, #8]
  40f6f0:	ldr	x0, [x0]
  40f6f4:	ldr	x1, [sp, #32]
  40f6f8:	cmp	x1, x0
  40f6fc:	b.eq	40f72c <__fxstatat@plt+0xc73c>  // b.none
  40f700:	ldr	x0, [sp, #40]
  40f704:	ldr	x2, [x0, #56]
  40f708:	ldr	x0, [sp, #88]
  40f70c:	ldr	x0, [x0, #8]
  40f710:	ldr	x0, [x0]
  40f714:	mov	x1, x0
  40f718:	ldr	x0, [sp, #32]
  40f71c:	blr	x2
  40f720:	and	w0, w0, #0xff
  40f724:	cmp	w0, #0x0
  40f728:	b.eq	40f778 <__fxstatat@plt+0xc788>  // b.none
  40f72c:	ldr	x0, [sp, #88]
  40f730:	ldr	x0, [x0, #8]
  40f734:	ldr	x0, [x0]
  40f738:	str	x0, [sp, #72]
  40f73c:	ldrb	w0, [sp, #23]
  40f740:	cmp	w0, #0x0
  40f744:	b.eq	40f770 <__fxstatat@plt+0xc780>  // b.none
  40f748:	ldr	x0, [sp, #88]
  40f74c:	ldr	x0, [x0, #8]
  40f750:	str	x0, [sp, #64]
  40f754:	ldr	x0, [sp, #64]
  40f758:	ldr	x1, [x0, #8]
  40f75c:	ldr	x0, [sp, #88]
  40f760:	str	x1, [x0, #8]
  40f764:	ldr	x1, [sp, #64]
  40f768:	ldr	x0, [sp, #40]
  40f76c:	bl	40f5b4 <__fxstatat@plt+0xc5c4>
  40f770:	ldr	x0, [sp, #72]
  40f774:	b	40f798 <__fxstatat@plt+0xc7a8>
  40f778:	ldr	x0, [sp, #88]
  40f77c:	ldr	x0, [x0, #8]
  40f780:	str	x0, [sp, #88]
  40f784:	ldr	x0, [sp, #88]
  40f788:	ldr	x0, [x0, #8]
  40f78c:	cmp	x0, #0x0
  40f790:	b.ne	40f6e8 <__fxstatat@plt+0xc6f8>  // b.any
  40f794:	mov	x0, #0x0                   	// #0
  40f798:	ldp	x29, x30, [sp], #96
  40f79c:	ret
  40f7a0:	stp	x29, x30, [sp, #-96]!
  40f7a4:	mov	x29, sp
  40f7a8:	str	x0, [sp, #40]
  40f7ac:	str	x1, [sp, #32]
  40f7b0:	strb	w2, [sp, #31]
  40f7b4:	ldr	x0, [sp, #32]
  40f7b8:	ldr	x0, [x0]
  40f7bc:	str	x0, [sp, #88]
  40f7c0:	b	40f958 <__fxstatat@plt+0xc968>
  40f7c4:	ldr	x0, [sp, #88]
  40f7c8:	ldr	x0, [x0]
  40f7cc:	cmp	x0, #0x0
  40f7d0:	b.eq	40f94c <__fxstatat@plt+0xc95c>  // b.none
  40f7d4:	ldr	x0, [sp, #88]
  40f7d8:	ldr	x0, [x0, #8]
  40f7dc:	str	x0, [sp, #80]
  40f7e0:	b	40f870 <__fxstatat@plt+0xc880>
  40f7e4:	ldr	x0, [sp, #80]
  40f7e8:	ldr	x0, [x0]
  40f7ec:	str	x0, [sp, #72]
  40f7f0:	ldr	x1, [sp, #72]
  40f7f4:	ldr	x0, [sp, #40]
  40f7f8:	bl	40e984 <__fxstatat@plt+0xb994>
  40f7fc:	str	x0, [sp, #64]
  40f800:	ldr	x0, [sp, #80]
  40f804:	ldr	x0, [x0, #8]
  40f808:	str	x0, [sp, #48]
  40f80c:	ldr	x0, [sp, #64]
  40f810:	ldr	x0, [x0]
  40f814:	cmp	x0, #0x0
  40f818:	b.eq	40f83c <__fxstatat@plt+0xc84c>  // b.none
  40f81c:	ldr	x0, [sp, #64]
  40f820:	ldr	x1, [x0, #8]
  40f824:	ldr	x0, [sp, #80]
  40f828:	str	x1, [x0, #8]
  40f82c:	ldr	x0, [sp, #64]
  40f830:	ldr	x1, [sp, #80]
  40f834:	str	x1, [x0, #8]
  40f838:	b	40f868 <__fxstatat@plt+0xc878>
  40f83c:	ldr	x0, [sp, #64]
  40f840:	ldr	x1, [sp, #72]
  40f844:	str	x1, [x0]
  40f848:	ldr	x0, [sp, #40]
  40f84c:	ldr	x0, [x0, #24]
  40f850:	add	x1, x0, #0x1
  40f854:	ldr	x0, [sp, #40]
  40f858:	str	x1, [x0, #24]
  40f85c:	ldr	x1, [sp, #80]
  40f860:	ldr	x0, [sp, #40]
  40f864:	bl	40f5b4 <__fxstatat@plt+0xc5c4>
  40f868:	ldr	x0, [sp, #48]
  40f86c:	str	x0, [sp, #80]
  40f870:	ldr	x0, [sp, #80]
  40f874:	cmp	x0, #0x0
  40f878:	b.ne	40f7e4 <__fxstatat@plt+0xc7f4>  // b.any
  40f87c:	ldr	x0, [sp, #88]
  40f880:	ldr	x0, [x0]
  40f884:	str	x0, [sp, #72]
  40f888:	ldr	x0, [sp, #88]
  40f88c:	str	xzr, [x0, #8]
  40f890:	ldrb	w0, [sp, #31]
  40f894:	cmp	w0, #0x0
  40f898:	b.ne	40f948 <__fxstatat@plt+0xc958>  // b.any
  40f89c:	ldr	x1, [sp, #72]
  40f8a0:	ldr	x0, [sp, #40]
  40f8a4:	bl	40e984 <__fxstatat@plt+0xb994>
  40f8a8:	str	x0, [sp, #64]
  40f8ac:	ldr	x0, [sp, #64]
  40f8b0:	ldr	x0, [x0]
  40f8b4:	cmp	x0, #0x0
  40f8b8:	b.eq	40f908 <__fxstatat@plt+0xc918>  // b.none
  40f8bc:	ldr	x0, [sp, #40]
  40f8c0:	bl	40f560 <__fxstatat@plt+0xc570>
  40f8c4:	str	x0, [sp, #56]
  40f8c8:	ldr	x0, [sp, #56]
  40f8cc:	cmp	x0, #0x0
  40f8d0:	b.ne	40f8dc <__fxstatat@plt+0xc8ec>  // b.any
  40f8d4:	mov	w0, #0x0                   	// #0
  40f8d8:	b	40f970 <__fxstatat@plt+0xc980>
  40f8dc:	ldr	x0, [sp, #56]
  40f8e0:	ldr	x1, [sp, #72]
  40f8e4:	str	x1, [x0]
  40f8e8:	ldr	x0, [sp, #64]
  40f8ec:	ldr	x1, [x0, #8]
  40f8f0:	ldr	x0, [sp, #56]
  40f8f4:	str	x1, [x0, #8]
  40f8f8:	ldr	x0, [sp, #64]
  40f8fc:	ldr	x1, [sp, #56]
  40f900:	str	x1, [x0, #8]
  40f904:	b	40f928 <__fxstatat@plt+0xc938>
  40f908:	ldr	x0, [sp, #64]
  40f90c:	ldr	x1, [sp, #72]
  40f910:	str	x1, [x0]
  40f914:	ldr	x0, [sp, #40]
  40f918:	ldr	x0, [x0, #24]
  40f91c:	add	x1, x0, #0x1
  40f920:	ldr	x0, [sp, #40]
  40f924:	str	x1, [x0, #24]
  40f928:	ldr	x0, [sp, #88]
  40f92c:	str	xzr, [x0]
  40f930:	ldr	x0, [sp, #32]
  40f934:	ldr	x0, [x0, #24]
  40f938:	sub	x1, x0, #0x1
  40f93c:	ldr	x0, [sp, #32]
  40f940:	str	x1, [x0, #24]
  40f944:	b	40f94c <__fxstatat@plt+0xc95c>
  40f948:	nop
  40f94c:	ldr	x0, [sp, #88]
  40f950:	add	x0, x0, #0x10
  40f954:	str	x0, [sp, #88]
  40f958:	ldr	x0, [sp, #32]
  40f95c:	ldr	x0, [x0, #8]
  40f960:	ldr	x1, [sp, #88]
  40f964:	cmp	x1, x0
  40f968:	b.cc	40f7c4 <__fxstatat@plt+0xc7d4>  // b.lo, b.ul, b.last
  40f96c:	mov	w0, #0x1                   	// #1
  40f970:	ldp	x29, x30, [sp], #96
  40f974:	ret
  40f978:	stp	x29, x30, [sp, #-128]!
  40f97c:	mov	x29, sp
  40f980:	str	x0, [sp, #24]
  40f984:	str	x1, [sp, #16]
  40f988:	ldr	x0, [sp, #24]
  40f98c:	ldr	x0, [x0, #40]
  40f990:	mov	x1, x0
  40f994:	ldr	x0, [sp, #16]
  40f998:	bl	40f098 <__fxstatat@plt+0xc0a8>
  40f99c:	str	x0, [sp, #120]
  40f9a0:	ldr	x0, [sp, #120]
  40f9a4:	cmp	x0, #0x0
  40f9a8:	b.ne	40f9b4 <__fxstatat@plt+0xc9c4>  // b.any
  40f9ac:	mov	w0, #0x0                   	// #0
  40f9b0:	b	40fb7c <__fxstatat@plt+0xcb8c>
  40f9b4:	ldr	x0, [sp, #24]
  40f9b8:	ldr	x0, [x0, #16]
  40f9bc:	ldr	x1, [sp, #120]
  40f9c0:	cmp	x1, x0
  40f9c4:	b.ne	40f9d0 <__fxstatat@plt+0xc9e0>  // b.any
  40f9c8:	mov	w0, #0x1                   	// #1
  40f9cc:	b	40fb7c <__fxstatat@plt+0xcb8c>
  40f9d0:	add	x0, sp, #0x20
  40f9d4:	str	x0, [sp, #112]
  40f9d8:	mov	x1, #0x10                  	// #16
  40f9dc:	ldr	x0, [sp, #120]
  40f9e0:	bl	402b20 <calloc@plt>
  40f9e4:	mov	x1, x0
  40f9e8:	ldr	x0, [sp, #112]
  40f9ec:	str	x1, [x0]
  40f9f0:	ldr	x0, [sp, #112]
  40f9f4:	ldr	x0, [x0]
  40f9f8:	cmp	x0, #0x0
  40f9fc:	b.ne	40fa08 <__fxstatat@plt+0xca18>  // b.any
  40fa00:	mov	w0, #0x0                   	// #0
  40fa04:	b	40fb7c <__fxstatat@plt+0xcb8c>
  40fa08:	ldr	x0, [sp, #112]
  40fa0c:	ldr	x1, [sp, #120]
  40fa10:	str	x1, [x0, #16]
  40fa14:	ldr	x0, [sp, #112]
  40fa18:	ldr	x1, [x0]
  40fa1c:	ldr	x0, [sp, #120]
  40fa20:	lsl	x0, x0, #4
  40fa24:	add	x1, x1, x0
  40fa28:	ldr	x0, [sp, #112]
  40fa2c:	str	x1, [x0, #8]
  40fa30:	ldr	x0, [sp, #112]
  40fa34:	str	xzr, [x0, #24]
  40fa38:	ldr	x0, [sp, #112]
  40fa3c:	str	xzr, [x0, #32]
  40fa40:	ldr	x0, [sp, #24]
  40fa44:	ldr	x1, [x0, #40]
  40fa48:	ldr	x0, [sp, #112]
  40fa4c:	str	x1, [x0, #40]
  40fa50:	ldr	x0, [sp, #24]
  40fa54:	ldr	x1, [x0, #48]
  40fa58:	ldr	x0, [sp, #112]
  40fa5c:	str	x1, [x0, #48]
  40fa60:	ldr	x0, [sp, #24]
  40fa64:	ldr	x1, [x0, #56]
  40fa68:	ldr	x0, [sp, #112]
  40fa6c:	str	x1, [x0, #56]
  40fa70:	ldr	x0, [sp, #24]
  40fa74:	ldr	x1, [x0, #64]
  40fa78:	ldr	x0, [sp, #112]
  40fa7c:	str	x1, [x0, #64]
  40fa80:	ldr	x0, [sp, #24]
  40fa84:	ldr	x1, [x0, #72]
  40fa88:	ldr	x0, [sp, #112]
  40fa8c:	str	x1, [x0, #72]
  40fa90:	mov	w2, #0x0                   	// #0
  40fa94:	ldr	x1, [sp, #24]
  40fa98:	ldr	x0, [sp, #112]
  40fa9c:	bl	40f7a0 <__fxstatat@plt+0xc7b0>
  40faa0:	and	w0, w0, #0xff
  40faa4:	cmp	w0, #0x0
  40faa8:	b.eq	40fb10 <__fxstatat@plt+0xcb20>  // b.none
  40faac:	ldr	x0, [sp, #24]
  40fab0:	ldr	x0, [x0]
  40fab4:	bl	402d00 <free@plt>
  40fab8:	ldr	x0, [sp, #112]
  40fabc:	ldr	x1, [x0]
  40fac0:	ldr	x0, [sp, #24]
  40fac4:	str	x1, [x0]
  40fac8:	ldr	x0, [sp, #112]
  40facc:	ldr	x1, [x0, #8]
  40fad0:	ldr	x0, [sp, #24]
  40fad4:	str	x1, [x0, #8]
  40fad8:	ldr	x0, [sp, #112]
  40fadc:	ldr	x1, [x0, #16]
  40fae0:	ldr	x0, [sp, #24]
  40fae4:	str	x1, [x0, #16]
  40fae8:	ldr	x0, [sp, #112]
  40faec:	ldr	x1, [x0, #24]
  40faf0:	ldr	x0, [sp, #24]
  40faf4:	str	x1, [x0, #24]
  40faf8:	ldr	x0, [sp, #112]
  40fafc:	ldr	x1, [x0, #72]
  40fb00:	ldr	x0, [sp, #24]
  40fb04:	str	x1, [x0, #72]
  40fb08:	mov	w0, #0x1                   	// #1
  40fb0c:	b	40fb7c <__fxstatat@plt+0xcb8c>
  40fb10:	ldr	x0, [sp, #112]
  40fb14:	ldr	x1, [x0, #72]
  40fb18:	ldr	x0, [sp, #24]
  40fb1c:	str	x1, [x0, #72]
  40fb20:	mov	w2, #0x1                   	// #1
  40fb24:	ldr	x1, [sp, #112]
  40fb28:	ldr	x0, [sp, #24]
  40fb2c:	bl	40f7a0 <__fxstatat@plt+0xc7b0>
  40fb30:	and	w0, w0, #0xff
  40fb34:	eor	w0, w0, #0x1
  40fb38:	and	w0, w0, #0xff
  40fb3c:	cmp	w0, #0x0
  40fb40:	b.ne	40fb68 <__fxstatat@plt+0xcb78>  // b.any
  40fb44:	mov	w2, #0x0                   	// #0
  40fb48:	ldr	x1, [sp, #112]
  40fb4c:	ldr	x0, [sp, #24]
  40fb50:	bl	40f7a0 <__fxstatat@plt+0xc7b0>
  40fb54:	and	w0, w0, #0xff
  40fb58:	eor	w0, w0, #0x1
  40fb5c:	and	w0, w0, #0xff
  40fb60:	cmp	w0, #0x0
  40fb64:	b.eq	40fb6c <__fxstatat@plt+0xcb7c>  // b.none
  40fb68:	bl	402bf0 <abort@plt>
  40fb6c:	ldr	x0, [sp, #112]
  40fb70:	ldr	x0, [x0]
  40fb74:	bl	402d00 <free@plt>
  40fb78:	mov	w0, #0x0                   	// #0
  40fb7c:	ldp	x29, x30, [sp], #128
  40fb80:	ret
  40fb84:	stp	x29, x30, [sp, #-96]!
  40fb88:	mov	x29, sp
  40fb8c:	str	x0, [sp, #40]
  40fb90:	str	x1, [sp, #32]
  40fb94:	str	x2, [sp, #24]
  40fb98:	ldr	x0, [sp, #32]
  40fb9c:	cmp	x0, #0x0
  40fba0:	b.ne	40fba8 <__fxstatat@plt+0xcbb8>  // b.any
  40fba4:	bl	402bf0 <abort@plt>
  40fba8:	add	x0, sp, #0x38
  40fbac:	mov	w3, #0x0                   	// #0
  40fbb0:	mov	x2, x0
  40fbb4:	ldr	x1, [sp, #32]
  40fbb8:	ldr	x0, [sp, #40]
  40fbbc:	bl	40f5f0 <__fxstatat@plt+0xc600>
  40fbc0:	str	x0, [sp, #88]
  40fbc4:	ldr	x0, [sp, #88]
  40fbc8:	cmp	x0, #0x0
  40fbcc:	b.eq	40fbf0 <__fxstatat@plt+0xcc00>  // b.none
  40fbd0:	ldr	x0, [sp, #24]
  40fbd4:	cmp	x0, #0x0
  40fbd8:	b.eq	40fbe8 <__fxstatat@plt+0xcbf8>  // b.none
  40fbdc:	ldr	x0, [sp, #24]
  40fbe0:	ldr	x1, [sp, #88]
  40fbe4:	str	x1, [x0]
  40fbe8:	mov	w0, #0x0                   	// #0
  40fbec:	b	40fdd4 <__fxstatat@plt+0xcde4>
  40fbf0:	ldr	x0, [sp, #40]
  40fbf4:	ldr	x0, [x0, #24]
  40fbf8:	ucvtf	s1, x0
  40fbfc:	ldr	x0, [sp, #40]
  40fc00:	ldr	x0, [x0, #40]
  40fc04:	ldr	s2, [x0, #8]
  40fc08:	ldr	x0, [sp, #40]
  40fc0c:	ldr	x0, [x0, #16]
  40fc10:	ucvtf	s0, x0
  40fc14:	fmul	s0, s2, s0
  40fc18:	fcmpe	s1, s0
  40fc1c:	b.le	40fd28 <__fxstatat@plt+0xcd38>
  40fc20:	ldr	x0, [sp, #40]
  40fc24:	bl	40ef84 <__fxstatat@plt+0xbf94>
  40fc28:	ldr	x0, [sp, #40]
  40fc2c:	ldr	x0, [x0, #24]
  40fc30:	ucvtf	s1, x0
  40fc34:	ldr	x0, [sp, #40]
  40fc38:	ldr	x0, [x0, #40]
  40fc3c:	ldr	s2, [x0, #8]
  40fc40:	ldr	x0, [sp, #40]
  40fc44:	ldr	x0, [x0, #16]
  40fc48:	ucvtf	s0, x0
  40fc4c:	fmul	s0, s2, s0
  40fc50:	fcmpe	s1, s0
  40fc54:	b.le	40fd28 <__fxstatat@plt+0xcd38>
  40fc58:	ldr	x0, [sp, #40]
  40fc5c:	ldr	x0, [x0, #40]
  40fc60:	str	x0, [sp, #80]
  40fc64:	ldr	x0, [sp, #80]
  40fc68:	ldrb	w0, [x0, #16]
  40fc6c:	cmp	w0, #0x0
  40fc70:	b.eq	40fc90 <__fxstatat@plt+0xcca0>  // b.none
  40fc74:	ldr	x0, [sp, #40]
  40fc78:	ldr	x0, [x0, #16]
  40fc7c:	ucvtf	s1, x0
  40fc80:	ldr	x0, [sp, #80]
  40fc84:	ldr	s0, [x0, #12]
  40fc88:	fmul	s0, s1, s0
  40fc8c:	b	40fcb4 <__fxstatat@plt+0xccc4>
  40fc90:	ldr	x0, [sp, #40]
  40fc94:	ldr	x0, [x0, #16]
  40fc98:	ucvtf	s1, x0
  40fc9c:	ldr	x0, [sp, #80]
  40fca0:	ldr	s0, [x0, #12]
  40fca4:	fmul	s1, s1, s0
  40fca8:	ldr	x0, [sp, #80]
  40fcac:	ldr	s0, [x0, #8]
  40fcb0:	fmul	s0, s1, s0
  40fcb4:	str	s0, [sp, #76]
  40fcb8:	ldr	s0, [sp, #76]
  40fcbc:	mov	w0, #0x5f800000            	// #1602224128
  40fcc0:	fmov	s1, w0
  40fcc4:	fcmpe	s0, s1
  40fcc8:	b.lt	40fcd4 <__fxstatat@plt+0xcce4>  // b.tstop
  40fccc:	mov	w0, #0xffffffff            	// #-1
  40fcd0:	b	40fdd4 <__fxstatat@plt+0xcde4>
  40fcd4:	ldr	s0, [sp, #76]
  40fcd8:	fcvtzu	x0, s0
  40fcdc:	mov	x1, x0
  40fce0:	ldr	x0, [sp, #40]
  40fce4:	bl	40f978 <__fxstatat@plt+0xc988>
  40fce8:	and	w0, w0, #0xff
  40fcec:	eor	w0, w0, #0x1
  40fcf0:	and	w0, w0, #0xff
  40fcf4:	cmp	w0, #0x0
  40fcf8:	b.eq	40fd04 <__fxstatat@plt+0xcd14>  // b.none
  40fcfc:	mov	w0, #0xffffffff            	// #-1
  40fd00:	b	40fdd4 <__fxstatat@plt+0xcde4>
  40fd04:	add	x0, sp, #0x38
  40fd08:	mov	w3, #0x0                   	// #0
  40fd0c:	mov	x2, x0
  40fd10:	ldr	x1, [sp, #32]
  40fd14:	ldr	x0, [sp, #40]
  40fd18:	bl	40f5f0 <__fxstatat@plt+0xc600>
  40fd1c:	cmp	x0, #0x0
  40fd20:	b.eq	40fd28 <__fxstatat@plt+0xcd38>  // b.none
  40fd24:	bl	402bf0 <abort@plt>
  40fd28:	ldr	x0, [sp, #56]
  40fd2c:	ldr	x0, [x0]
  40fd30:	cmp	x0, #0x0
  40fd34:	b.eq	40fd9c <__fxstatat@plt+0xcdac>  // b.none
  40fd38:	ldr	x0, [sp, #40]
  40fd3c:	bl	40f560 <__fxstatat@plt+0xc570>
  40fd40:	str	x0, [sp, #64]
  40fd44:	ldr	x0, [sp, #64]
  40fd48:	cmp	x0, #0x0
  40fd4c:	b.ne	40fd58 <__fxstatat@plt+0xcd68>  // b.any
  40fd50:	mov	w0, #0xffffffff            	// #-1
  40fd54:	b	40fdd4 <__fxstatat@plt+0xcde4>
  40fd58:	ldr	x0, [sp, #64]
  40fd5c:	ldr	x1, [sp, #32]
  40fd60:	str	x1, [x0]
  40fd64:	ldr	x0, [sp, #56]
  40fd68:	ldr	x1, [x0, #8]
  40fd6c:	ldr	x0, [sp, #64]
  40fd70:	str	x1, [x0, #8]
  40fd74:	ldr	x0, [sp, #56]
  40fd78:	ldr	x1, [sp, #64]
  40fd7c:	str	x1, [x0, #8]
  40fd80:	ldr	x0, [sp, #40]
  40fd84:	ldr	x0, [x0, #32]
  40fd88:	add	x1, x0, #0x1
  40fd8c:	ldr	x0, [sp, #40]
  40fd90:	str	x1, [x0, #32]
  40fd94:	mov	w0, #0x1                   	// #1
  40fd98:	b	40fdd4 <__fxstatat@plt+0xcde4>
  40fd9c:	ldr	x0, [sp, #56]
  40fda0:	ldr	x1, [sp, #32]
  40fda4:	str	x1, [x0]
  40fda8:	ldr	x0, [sp, #40]
  40fdac:	ldr	x0, [x0, #32]
  40fdb0:	add	x1, x0, #0x1
  40fdb4:	ldr	x0, [sp, #40]
  40fdb8:	str	x1, [x0, #32]
  40fdbc:	ldr	x0, [sp, #40]
  40fdc0:	ldr	x0, [x0, #24]
  40fdc4:	add	x1, x0, #0x1
  40fdc8:	ldr	x0, [sp, #40]
  40fdcc:	str	x1, [x0, #24]
  40fdd0:	mov	w0, #0x1                   	// #1
  40fdd4:	ldp	x29, x30, [sp], #96
  40fdd8:	ret
  40fddc:	stp	x29, x30, [sp, #-48]!
  40fde0:	mov	x29, sp
  40fde4:	str	x0, [sp, #24]
  40fde8:	str	x1, [sp, #16]
  40fdec:	add	x0, sp, #0x20
  40fdf0:	mov	x2, x0
  40fdf4:	ldr	x1, [sp, #16]
  40fdf8:	ldr	x0, [sp, #24]
  40fdfc:	bl	40fb84 <__fxstatat@plt+0xcb94>
  40fe00:	str	w0, [sp, #44]
  40fe04:	ldr	w0, [sp, #44]
  40fe08:	cmn	w0, #0x1
  40fe0c:	b.eq	40fe2c <__fxstatat@plt+0xce3c>  // b.none
  40fe10:	ldr	w0, [sp, #44]
  40fe14:	cmp	w0, #0x0
  40fe18:	b.ne	40fe24 <__fxstatat@plt+0xce34>  // b.any
  40fe1c:	ldr	x0, [sp, #32]
  40fe20:	b	40fe30 <__fxstatat@plt+0xce40>
  40fe24:	ldr	x0, [sp, #16]
  40fe28:	b	40fe30 <__fxstatat@plt+0xce40>
  40fe2c:	mov	x0, #0x0                   	// #0
  40fe30:	ldp	x29, x30, [sp], #48
  40fe34:	ret
  40fe38:	stp	x29, x30, [sp, #-80]!
  40fe3c:	mov	x29, sp
  40fe40:	str	x0, [sp, #24]
  40fe44:	str	x1, [sp, #16]
  40fe48:	add	x0, sp, #0x20
  40fe4c:	mov	w3, #0x1                   	// #1
  40fe50:	mov	x2, x0
  40fe54:	ldr	x1, [sp, #16]
  40fe58:	ldr	x0, [sp, #24]
  40fe5c:	bl	40f5f0 <__fxstatat@plt+0xc600>
  40fe60:	str	x0, [sp, #64]
  40fe64:	ldr	x0, [sp, #64]
  40fe68:	cmp	x0, #0x0
  40fe6c:	b.ne	40fe78 <__fxstatat@plt+0xce88>  // b.any
  40fe70:	mov	x0, #0x0                   	// #0
  40fe74:	b	40ffe4 <__fxstatat@plt+0xcff4>
  40fe78:	ldr	x0, [sp, #24]
  40fe7c:	ldr	x0, [x0, #32]
  40fe80:	sub	x1, x0, #0x1
  40fe84:	ldr	x0, [sp, #24]
  40fe88:	str	x1, [x0, #32]
  40fe8c:	ldr	x0, [sp, #32]
  40fe90:	ldr	x0, [x0]
  40fe94:	cmp	x0, #0x0
  40fe98:	b.ne	40ffe0 <__fxstatat@plt+0xcff0>  // b.any
  40fe9c:	ldr	x0, [sp, #24]
  40fea0:	ldr	x0, [x0, #24]
  40fea4:	sub	x1, x0, #0x1
  40fea8:	ldr	x0, [sp, #24]
  40feac:	str	x1, [x0, #24]
  40feb0:	ldr	x0, [sp, #24]
  40feb4:	ldr	x0, [x0, #24]
  40feb8:	ucvtf	s1, x0
  40febc:	ldr	x0, [sp, #24]
  40fec0:	ldr	x0, [x0, #40]
  40fec4:	ldr	s2, [x0]
  40fec8:	ldr	x0, [sp, #24]
  40fecc:	ldr	x0, [x0, #16]
  40fed0:	ucvtf	s0, x0
  40fed4:	fmul	s0, s2, s0
  40fed8:	fcmpe	s1, s0
  40fedc:	b.pl	40ffe0 <__fxstatat@plt+0xcff0>  // b.nfrst
  40fee0:	ldr	x0, [sp, #24]
  40fee4:	bl	40ef84 <__fxstatat@plt+0xbf94>
  40fee8:	ldr	x0, [sp, #24]
  40feec:	ldr	x0, [x0, #24]
  40fef0:	ucvtf	s1, x0
  40fef4:	ldr	x0, [sp, #24]
  40fef8:	ldr	x0, [x0, #40]
  40fefc:	ldr	s2, [x0]
  40ff00:	ldr	x0, [sp, #24]
  40ff04:	ldr	x0, [x0, #16]
  40ff08:	ucvtf	s0, x0
  40ff0c:	fmul	s0, s2, s0
  40ff10:	fcmpe	s1, s0
  40ff14:	b.pl	40ffe0 <__fxstatat@plt+0xcff0>  // b.nfrst
  40ff18:	ldr	x0, [sp, #24]
  40ff1c:	ldr	x0, [x0, #40]
  40ff20:	str	x0, [sp, #56]
  40ff24:	ldr	x0, [sp, #56]
  40ff28:	ldrb	w0, [x0, #16]
  40ff2c:	cmp	w0, #0x0
  40ff30:	b.eq	40ff54 <__fxstatat@plt+0xcf64>  // b.none
  40ff34:	ldr	x0, [sp, #24]
  40ff38:	ldr	x0, [x0, #16]
  40ff3c:	ucvtf	s1, x0
  40ff40:	ldr	x0, [sp, #56]
  40ff44:	ldr	s0, [x0, #4]
  40ff48:	fmul	s0, s1, s0
  40ff4c:	fcvtzu	x0, s0
  40ff50:	b	40ff7c <__fxstatat@plt+0xcf8c>
  40ff54:	ldr	x0, [sp, #24]
  40ff58:	ldr	x0, [x0, #16]
  40ff5c:	ucvtf	s1, x0
  40ff60:	ldr	x0, [sp, #56]
  40ff64:	ldr	s0, [x0, #4]
  40ff68:	fmul	s1, s1, s0
  40ff6c:	ldr	x0, [sp, #56]
  40ff70:	ldr	s0, [x0, #8]
  40ff74:	fmul	s0, s1, s0
  40ff78:	fcvtzu	x0, s0
  40ff7c:	str	x0, [sp, #48]
  40ff80:	ldr	x1, [sp, #48]
  40ff84:	ldr	x0, [sp, #24]
  40ff88:	bl	40f978 <__fxstatat@plt+0xc988>
  40ff8c:	and	w0, w0, #0xff
  40ff90:	eor	w0, w0, #0x1
  40ff94:	and	w0, w0, #0xff
  40ff98:	cmp	w0, #0x0
  40ff9c:	b.eq	40ffe0 <__fxstatat@plt+0xcff0>  // b.none
  40ffa0:	ldr	x0, [sp, #24]
  40ffa4:	ldr	x0, [x0, #72]
  40ffa8:	str	x0, [sp, #72]
  40ffac:	b	40ffcc <__fxstatat@plt+0xcfdc>
  40ffb0:	ldr	x0, [sp, #72]
  40ffb4:	ldr	x0, [x0, #8]
  40ffb8:	str	x0, [sp, #40]
  40ffbc:	ldr	x0, [sp, #72]
  40ffc0:	bl	402d00 <free@plt>
  40ffc4:	ldr	x0, [sp, #40]
  40ffc8:	str	x0, [sp, #72]
  40ffcc:	ldr	x0, [sp, #72]
  40ffd0:	cmp	x0, #0x0
  40ffd4:	b.ne	40ffb0 <__fxstatat@plt+0xcfc0>  // b.any
  40ffd8:	ldr	x0, [sp, #24]
  40ffdc:	str	xzr, [x0, #72]
  40ffe0:	ldr	x0, [sp, #64]
  40ffe4:	ldp	x29, x30, [sp], #80
  40ffe8:	ret
  40ffec:	stp	x29, x30, [sp, #-48]!
  40fff0:	mov	x29, sp
  40fff4:	str	x0, [sp, #24]
  40fff8:	str	x1, [sp, #16]
  40fffc:	ldr	x0, [sp, #24]
  410000:	str	x0, [sp, #40]
  410004:	ldr	x0, [sp, #40]
  410008:	ldr	x0, [x0]
  41000c:	ldr	x1, [sp, #16]
  410010:	bl	416dd8 <__fxstatat@plt+0x13de8>
  410014:	str	x0, [sp, #32]
  410018:	ldr	x0, [sp, #40]
  41001c:	ldr	x1, [x0, #8]
  410020:	ldr	x0, [sp, #32]
  410024:	eor	x0, x1, x0
  410028:	ldr	x1, [sp, #16]
  41002c:	udiv	x2, x0, x1
  410030:	ldr	x1, [sp, #16]
  410034:	mul	x1, x2, x1
  410038:	sub	x0, x0, x1
  41003c:	ldp	x29, x30, [sp], #48
  410040:	ret
  410044:	sub	sp, sp, #0x20
  410048:	str	x0, [sp, #8]
  41004c:	str	x1, [sp]
  410050:	ldr	x0, [sp, #8]
  410054:	str	x0, [sp, #24]
  410058:	ldr	x0, [sp, #24]
  41005c:	ldr	x0, [x0, #8]
  410060:	ldr	x1, [sp]
  410064:	udiv	x2, x0, x1
  410068:	ldr	x1, [sp]
  41006c:	mul	x1, x2, x1
  410070:	sub	x0, x0, x1
  410074:	add	sp, sp, #0x20
  410078:	ret
  41007c:	stp	x29, x30, [sp, #-48]!
  410080:	mov	x29, sp
  410084:	str	x0, [sp, #24]
  410088:	str	x1, [sp, #16]
  41008c:	ldr	x0, [sp, #24]
  410090:	str	x0, [sp, #40]
  410094:	ldr	x0, [sp, #16]
  410098:	str	x0, [sp, #32]
  41009c:	ldr	x0, [sp, #40]
  4100a0:	ldr	x1, [x0, #8]
  4100a4:	ldr	x0, [sp, #32]
  4100a8:	ldr	x0, [x0, #8]
  4100ac:	cmp	x1, x0
  4100b0:	b.ne	4100fc <__fxstatat@plt+0xd10c>  // b.any
  4100b4:	ldr	x0, [sp, #40]
  4100b8:	ldr	x1, [x0, #16]
  4100bc:	ldr	x0, [sp, #32]
  4100c0:	ldr	x0, [x0, #16]
  4100c4:	cmp	x1, x0
  4100c8:	b.ne	4100fc <__fxstatat@plt+0xd10c>  // b.any
  4100cc:	ldr	x0, [sp, #40]
  4100d0:	ldr	x2, [x0]
  4100d4:	ldr	x0, [sp, #32]
  4100d8:	ldr	x0, [x0]
  4100dc:	mov	x1, x0
  4100e0:	mov	x0, x2
  4100e4:	bl	412a64 <__fxstatat@plt+0xfa74>
  4100e8:	and	w0, w0, #0xff
  4100ec:	cmp	w0, #0x0
  4100f0:	b.eq	4100fc <__fxstatat@plt+0xd10c>  // b.none
  4100f4:	mov	w0, #0x1                   	// #1
  4100f8:	b	410100 <__fxstatat@plt+0xd110>
  4100fc:	mov	w0, #0x0                   	// #0
  410100:	and	w0, w0, #0x1
  410104:	and	w0, w0, #0xff
  410108:	ldp	x29, x30, [sp], #48
  41010c:	ret
  410110:	stp	x29, x30, [sp, #-48]!
  410114:	mov	x29, sp
  410118:	str	x0, [sp, #24]
  41011c:	str	x1, [sp, #16]
  410120:	ldr	x0, [sp, #24]
  410124:	str	x0, [sp, #40]
  410128:	ldr	x0, [sp, #16]
  41012c:	str	x0, [sp, #32]
  410130:	ldr	x0, [sp, #40]
  410134:	ldr	x1, [x0, #8]
  410138:	ldr	x0, [sp, #32]
  41013c:	ldr	x0, [x0, #8]
  410140:	cmp	x1, x0
  410144:	b.ne	41018c <__fxstatat@plt+0xd19c>  // b.any
  410148:	ldr	x0, [sp, #40]
  41014c:	ldr	x1, [x0, #16]
  410150:	ldr	x0, [sp, #32]
  410154:	ldr	x0, [x0, #16]
  410158:	cmp	x1, x0
  41015c:	b.ne	41018c <__fxstatat@plt+0xd19c>  // b.any
  410160:	ldr	x0, [sp, #40]
  410164:	ldr	x2, [x0]
  410168:	ldr	x0, [sp, #32]
  41016c:	ldr	x0, [x0]
  410170:	mov	x1, x0
  410174:	mov	x0, x2
  410178:	bl	402c80 <strcmp@plt>
  41017c:	cmp	w0, #0x0
  410180:	b.ne	41018c <__fxstatat@plt+0xd19c>  // b.any
  410184:	mov	w0, #0x1                   	// #1
  410188:	b	410190 <__fxstatat@plt+0xd1a0>
  41018c:	mov	w0, #0x0                   	// #0
  410190:	and	w0, w0, #0x1
  410194:	and	w0, w0, #0xff
  410198:	ldp	x29, x30, [sp], #48
  41019c:	ret
  4101a0:	stp	x29, x30, [sp, #-48]!
  4101a4:	mov	x29, sp
  4101a8:	str	x0, [sp, #24]
  4101ac:	ldr	x0, [sp, #24]
  4101b0:	str	x0, [sp, #40]
  4101b4:	ldr	x0, [sp, #40]
  4101b8:	ldr	x0, [x0]
  4101bc:	bl	402d00 <free@plt>
  4101c0:	ldr	x0, [sp, #40]
  4101c4:	bl	402d00 <free@plt>
  4101c8:	nop
  4101cc:	ldp	x29, x30, [sp], #48
  4101d0:	ret
  4101d4:	stp	x29, x30, [sp, #-80]!
  4101d8:	mov	x29, sp
  4101dc:	str	w0, [sp, #44]
  4101e0:	str	x1, [sp, #32]
  4101e4:	str	w2, [sp, #40]
  4101e8:	str	x3, [sp, #24]
  4101ec:	ldr	w1, [sp, #40]
  4101f0:	mov	w0, #0x4900                	// #18688
  4101f4:	movk	w0, #0x8, lsl #16
  4101f8:	orr	w0, w1, w0
  4101fc:	str	w0, [sp, #76]
  410200:	ldr	w2, [sp, #76]
  410204:	ldr	x1, [sp, #32]
  410208:	ldr	w0, [sp, #44]
  41020c:	bl	416ea0 <__fxstatat@plt+0x13eb0>
  410210:	str	w0, [sp, #72]
  410214:	ldr	w0, [sp, #72]
  410218:	cmp	w0, #0x0
  41021c:	b.ge	410228 <__fxstatat@plt+0xd238>  // b.tcont
  410220:	mov	x0, #0x0                   	// #0
  410224:	b	410278 <__fxstatat@plt+0xd288>
  410228:	ldr	w0, [sp, #72]
  41022c:	bl	402bd0 <fdopendir@plt>
  410230:	str	x0, [sp, #64]
  410234:	ldr	x0, [sp, #64]
  410238:	cmp	x0, #0x0
  41023c:	b.eq	410250 <__fxstatat@plt+0xd260>  // b.none
  410240:	ldr	x0, [sp, #24]
  410244:	ldr	w1, [sp, #72]
  410248:	str	w1, [x0]
  41024c:	b	410274 <__fxstatat@plt+0xd284>
  410250:	bl	402f30 <__errno_location@plt>
  410254:	ldr	w0, [x0]
  410258:	str	w0, [sp, #60]
  41025c:	ldr	w0, [sp, #72]
  410260:	bl	402ba0 <close@plt>
  410264:	bl	402f30 <__errno_location@plt>
  410268:	mov	x1, x0
  41026c:	ldr	w0, [sp, #60]
  410270:	str	w0, [x1]
  410274:	ldr	x0, [sp, #64]
  410278:	ldp	x29, x30, [sp], #80
  41027c:	ret
  410280:	stp	x29, x30, [sp, #-48]!
  410284:	mov	x29, sp
  410288:	str	x0, [sp, #24]
  41028c:	ldr	x0, [sp, #24]
  410290:	cmp	x0, #0x0
  410294:	b.ne	4102c0 <__fxstatat@plt+0xd2d0>  // b.any
  410298:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41029c:	add	x0, x0, #0x490
  4102a0:	ldr	x0, [x0]
  4102a4:	mov	x3, x0
  4102a8:	mov	x2, #0x37                  	// #55
  4102ac:	mov	x1, #0x1                   	// #1
  4102b0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4102b4:	add	x0, x0, #0x5a0
  4102b8:	bl	402dd0 <fwrite@plt>
  4102bc:	bl	402bf0 <abort@plt>
  4102c0:	mov	w1, #0x2f                  	// #47
  4102c4:	ldr	x0, [sp, #24]
  4102c8:	bl	402bb0 <strrchr@plt>
  4102cc:	str	x0, [sp, #40]
  4102d0:	ldr	x0, [sp, #40]
  4102d4:	cmp	x0, #0x0
  4102d8:	b.eq	4102e8 <__fxstatat@plt+0xd2f8>  // b.none
  4102dc:	ldr	x0, [sp, #40]
  4102e0:	add	x0, x0, #0x1
  4102e4:	b	4102ec <__fxstatat@plt+0xd2fc>
  4102e8:	ldr	x0, [sp, #24]
  4102ec:	str	x0, [sp, #32]
  4102f0:	ldr	x1, [sp, #32]
  4102f4:	ldr	x0, [sp, #24]
  4102f8:	sub	x0, x1, x0
  4102fc:	cmp	x0, #0x6
  410300:	b.le	410368 <__fxstatat@plt+0xd378>
  410304:	ldr	x0, [sp, #32]
  410308:	sub	x3, x0, #0x7
  41030c:	mov	x2, #0x7                   	// #7
  410310:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  410314:	add	x1, x0, #0x5d8
  410318:	mov	x0, x3
  41031c:	bl	402a90 <strncmp@plt>
  410320:	cmp	w0, #0x0
  410324:	b.ne	410368 <__fxstatat@plt+0xd378>  // b.any
  410328:	ldr	x0, [sp, #32]
  41032c:	str	x0, [sp, #24]
  410330:	mov	x2, #0x3                   	// #3
  410334:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  410338:	add	x1, x0, #0x5e0
  41033c:	ldr	x0, [sp, #32]
  410340:	bl	402a90 <strncmp@plt>
  410344:	cmp	w0, #0x0
  410348:	b.ne	410368 <__fxstatat@plt+0xd378>  // b.any
  41034c:	ldr	x0, [sp, #32]
  410350:	add	x0, x0, #0x3
  410354:	str	x0, [sp, #24]
  410358:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41035c:	add	x0, x0, #0x4b8
  410360:	ldr	x1, [sp, #24]
  410364:	str	x1, [x0]
  410368:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41036c:	add	x0, x0, #0x960
  410370:	ldr	x1, [sp, #24]
  410374:	str	x1, [x0]
  410378:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41037c:	add	x0, x0, #0x488
  410380:	ldr	x1, [sp, #24]
  410384:	str	x1, [x0]
  410388:	nop
  41038c:	ldp	x29, x30, [sp], #48
  410390:	ret
  410394:	stp	x29, x30, [sp, #-96]!
  410398:	mov	x29, sp
  41039c:	str	x0, [sp, #40]
  4103a0:	str	w1, [sp, #36]
  4103a4:	str	x2, [sp, #24]
  4103a8:	str	w3, [sp, #32]
  4103ac:	str	w4, [sp, #20]
  4103b0:	add	x0, sp, #0x38
  4103b4:	mov	x3, x0
  4103b8:	ldr	w2, [sp, #20]
  4103bc:	ldr	w1, [sp, #36]
  4103c0:	ldr	x0, [sp, #40]
  4103c4:	bl	416424 <__fxstatat@plt+0x13434>
  4103c8:	str	w0, [sp, #92]
  4103cc:	ldr	w0, [sp, #92]
  4103d0:	cmp	w0, #0x0
  4103d4:	b.eq	4103e0 <__fxstatat@plt+0xd3f0>  // b.none
  4103d8:	mov	w0, #0xfffffffe            	// #-2
  4103dc:	b	410400 <__fxstatat@plt+0xd410>
  4103e0:	add	x0, sp, #0x38
  4103e4:	ldr	w2, [sp, #32]
  4103e8:	ldr	x1, [sp, #24]
  4103ec:	bl	416744 <__fxstatat@plt+0x13754>
  4103f0:	str	w0, [sp, #92]
  4103f4:	add	x0, sp, #0x38
  4103f8:	bl	4163d4 <__fxstatat@plt+0x133e4>
  4103fc:	ldr	w0, [sp, #92]
  410400:	ldp	x29, x30, [sp], #96
  410404:	ret
  410408:	stp	x29, x30, [sp, #-80]!
  41040c:	mov	x29, sp
  410410:	str	x0, [sp, #24]
  410414:	str	w1, [sp, #20]
  410418:	str	w2, [sp, #16]
  41041c:	add	x0, sp, #0x28
  410420:	mov	x2, #0x20                  	// #32
  410424:	mov	w1, #0x0                   	// #0
  410428:	bl	402ad0 <memset@plt>
  41042c:	ldr	w0, [sp, #16]
  410430:	str	w0, [sp, #40]
  410434:	add	x0, sp, #0x28
  410438:	ldr	w2, [sp, #20]
  41043c:	ldr	x1, [sp, #24]
  410440:	bl	416744 <__fxstatat@plt+0x13754>
  410444:	str	w0, [sp, #76]
  410448:	add	x0, sp, #0x28
  41044c:	bl	4163d4 <__fxstatat@plt+0x133e4>
  410450:	ldr	w0, [sp, #76]
  410454:	ldp	x29, x30, [sp], #80
  410458:	ret
  41045c:	stp	x29, x30, [sp, #-48]!
  410460:	mov	x29, sp
  410464:	str	x0, [sp, #24]
  410468:	bl	402f30 <__errno_location@plt>
  41046c:	ldr	w0, [x0]
  410470:	str	w0, [sp, #44]
  410474:	ldr	x0, [sp, #24]
  410478:	cmp	x0, #0x0
  41047c:	b.eq	410488 <__fxstatat@plt+0xd498>  // b.none
  410480:	ldr	x0, [sp, #24]
  410484:	b	410490 <__fxstatat@plt+0xd4a0>
  410488:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41048c:	add	x0, x0, #0x968
  410490:	mov	x1, #0x38                  	// #56
  410494:	bl	415c38 <__fxstatat@plt+0x12c48>
  410498:	str	x0, [sp, #32]
  41049c:	bl	402f30 <__errno_location@plt>
  4104a0:	mov	x1, x0
  4104a4:	ldr	w0, [sp, #44]
  4104a8:	str	w0, [x1]
  4104ac:	ldr	x0, [sp, #32]
  4104b0:	ldp	x29, x30, [sp], #48
  4104b4:	ret
  4104b8:	sub	sp, sp, #0x10
  4104bc:	str	x0, [sp, #8]
  4104c0:	ldr	x0, [sp, #8]
  4104c4:	cmp	x0, #0x0
  4104c8:	b.eq	4104d4 <__fxstatat@plt+0xd4e4>  // b.none
  4104cc:	ldr	x0, [sp, #8]
  4104d0:	b	4104dc <__fxstatat@plt+0xd4ec>
  4104d4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4104d8:	add	x0, x0, #0x968
  4104dc:	ldr	w0, [x0]
  4104e0:	add	sp, sp, #0x10
  4104e4:	ret
  4104e8:	sub	sp, sp, #0x10
  4104ec:	str	x0, [sp, #8]
  4104f0:	str	w1, [sp, #4]
  4104f4:	ldr	x0, [sp, #8]
  4104f8:	cmp	x0, #0x0
  4104fc:	b.eq	410508 <__fxstatat@plt+0xd518>  // b.none
  410500:	ldr	x0, [sp, #8]
  410504:	b	410510 <__fxstatat@plt+0xd520>
  410508:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41050c:	add	x0, x0, #0x968
  410510:	ldr	w1, [sp, #4]
  410514:	str	w1, [x0]
  410518:	nop
  41051c:	add	sp, sp, #0x10
  410520:	ret
  410524:	sub	sp, sp, #0x30
  410528:	str	x0, [sp, #8]
  41052c:	strb	w1, [sp, #7]
  410530:	str	w2, [sp]
  410534:	ldrb	w0, [sp, #7]
  410538:	strb	w0, [sp, #47]
  41053c:	ldr	x0, [sp, #8]
  410540:	cmp	x0, #0x0
  410544:	b.eq	410550 <__fxstatat@plt+0xd560>  // b.none
  410548:	ldr	x0, [sp, #8]
  41054c:	b	410558 <__fxstatat@plt+0xd568>
  410550:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  410554:	add	x0, x0, #0x968
  410558:	add	x1, x0, #0x8
  41055c:	ldrb	w0, [sp, #47]
  410560:	lsr	w0, w0, #5
  410564:	and	w0, w0, #0xff
  410568:	and	x0, x0, #0xff
  41056c:	lsl	x0, x0, #2
  410570:	add	x0, x1, x0
  410574:	str	x0, [sp, #32]
  410578:	ldrb	w0, [sp, #47]
  41057c:	and	w0, w0, #0x1f
  410580:	str	w0, [sp, #28]
  410584:	ldr	x0, [sp, #32]
  410588:	ldr	w1, [x0]
  41058c:	ldr	w0, [sp, #28]
  410590:	lsr	w0, w1, w0
  410594:	and	w0, w0, #0x1
  410598:	str	w0, [sp, #24]
  41059c:	ldr	x0, [sp, #32]
  4105a0:	ldr	w0, [x0]
  4105a4:	ldr	w1, [sp]
  4105a8:	and	w2, w1, #0x1
  4105ac:	ldr	w1, [sp, #24]
  4105b0:	eor	w2, w2, w1
  4105b4:	ldr	w1, [sp, #28]
  4105b8:	lsl	w1, w2, w1
  4105bc:	eor	w1, w0, w1
  4105c0:	ldr	x0, [sp, #32]
  4105c4:	str	w1, [x0]
  4105c8:	ldr	w0, [sp, #24]
  4105cc:	add	sp, sp, #0x30
  4105d0:	ret
  4105d4:	sub	sp, sp, #0x20
  4105d8:	str	x0, [sp, #8]
  4105dc:	str	w1, [sp, #4]
  4105e0:	ldr	x0, [sp, #8]
  4105e4:	cmp	x0, #0x0
  4105e8:	b.ne	4105f8 <__fxstatat@plt+0xd608>  // b.any
  4105ec:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4105f0:	add	x0, x0, #0x968
  4105f4:	str	x0, [sp, #8]
  4105f8:	ldr	x0, [sp, #8]
  4105fc:	ldr	w0, [x0, #4]
  410600:	str	w0, [sp, #28]
  410604:	ldr	x0, [sp, #8]
  410608:	ldr	w1, [sp, #4]
  41060c:	str	w1, [x0, #4]
  410610:	ldr	w0, [sp, #28]
  410614:	add	sp, sp, #0x20
  410618:	ret
  41061c:	stp	x29, x30, [sp, #-48]!
  410620:	mov	x29, sp
  410624:	str	x0, [sp, #40]
  410628:	str	x1, [sp, #32]
  41062c:	str	x2, [sp, #24]
  410630:	ldr	x0, [sp, #40]
  410634:	cmp	x0, #0x0
  410638:	b.ne	410648 <__fxstatat@plt+0xd658>  // b.any
  41063c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  410640:	add	x0, x0, #0x968
  410644:	str	x0, [sp, #40]
  410648:	ldr	x0, [sp, #40]
  41064c:	mov	w1, #0xa                   	// #10
  410650:	str	w1, [x0]
  410654:	ldr	x0, [sp, #32]
  410658:	cmp	x0, #0x0
  41065c:	b.eq	41066c <__fxstatat@plt+0xd67c>  // b.none
  410660:	ldr	x0, [sp, #24]
  410664:	cmp	x0, #0x0
  410668:	b.ne	410670 <__fxstatat@plt+0xd680>  // b.any
  41066c:	bl	402bf0 <abort@plt>
  410670:	ldr	x0, [sp, #40]
  410674:	ldr	x1, [sp, #32]
  410678:	str	x1, [x0, #40]
  41067c:	ldr	x0, [sp, #40]
  410680:	ldr	x1, [sp, #24]
  410684:	str	x1, [x0, #48]
  410688:	nop
  41068c:	ldp	x29, x30, [sp], #48
  410690:	ret
  410694:	stp	x29, x30, [sp, #-96]!
  410698:	mov	x29, sp
  41069c:	mov	x1, x8
  4106a0:	str	w0, [sp, #28]
  4106a4:	stp	xzr, xzr, [sp, #40]
  4106a8:	stp	xzr, xzr, [sp, #56]
  4106ac:	stp	xzr, xzr, [sp, #72]
  4106b0:	str	xzr, [sp, #88]
  4106b4:	ldr	w0, [sp, #28]
  4106b8:	cmp	w0, #0xa
  4106bc:	b.ne	4106c4 <__fxstatat@plt+0xd6d4>  // b.any
  4106c0:	bl	402bf0 <abort@plt>
  4106c4:	ldr	w0, [sp, #28]
  4106c8:	str	w0, [sp, #40]
  4106cc:	add	x0, sp, #0x28
  4106d0:	ldp	x2, x3, [x0]
  4106d4:	stp	x2, x3, [x1]
  4106d8:	ldp	x2, x3, [x0, #16]
  4106dc:	stp	x2, x3, [x1, #16]
  4106e0:	ldp	x2, x3, [x0, #32]
  4106e4:	stp	x2, x3, [x1, #32]
  4106e8:	ldr	x0, [x0, #48]
  4106ec:	str	x0, [x1, #48]
  4106f0:	ldp	x29, x30, [sp], #96
  4106f4:	ret
  4106f8:	stp	x29, x30, [sp, #-48]!
  4106fc:	mov	x29, sp
  410700:	str	x0, [sp, #24]
  410704:	str	w1, [sp, #20]
  410708:	ldr	x0, [sp, #24]
  41070c:	bl	402f70 <gettext@plt>
  410710:	str	x0, [sp, #40]
  410714:	ldr	x1, [sp, #40]
  410718:	ldr	x0, [sp, #24]
  41071c:	cmp	x1, x0
  410720:	b.eq	41072c <__fxstatat@plt+0xd73c>  // b.none
  410724:	ldr	x0, [sp, #40]
  410728:	b	4107d4 <__fxstatat@plt+0xd7e4>
  41072c:	bl	416e4c <__fxstatat@plt+0x13e5c>
  410730:	str	x0, [sp, #32]
  410734:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  410738:	add	x1, x0, #0x6d8
  41073c:	ldr	x0, [sp, #32]
  410740:	bl	416b20 <__fxstatat@plt+0x13b30>
  410744:	cmp	w0, #0x0
  410748:	b.ne	410774 <__fxstatat@plt+0xd784>  // b.any
  41074c:	ldr	x0, [sp, #24]
  410750:	ldrb	w0, [x0]
  410754:	cmp	w0, #0x60
  410758:	b.ne	410768 <__fxstatat@plt+0xd778>  // b.any
  41075c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  410760:	add	x0, x0, #0x6e0
  410764:	b	4107d4 <__fxstatat@plt+0xd7e4>
  410768:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  41076c:	add	x0, x0, #0x6e8
  410770:	b	4107d4 <__fxstatat@plt+0xd7e4>
  410774:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  410778:	add	x1, x0, #0x6f0
  41077c:	ldr	x0, [sp, #32]
  410780:	bl	416b20 <__fxstatat@plt+0x13b30>
  410784:	cmp	w0, #0x0
  410788:	b.ne	4107b4 <__fxstatat@plt+0xd7c4>  // b.any
  41078c:	ldr	x0, [sp, #24]
  410790:	ldrb	w0, [x0]
  410794:	cmp	w0, #0x60
  410798:	b.ne	4107a8 <__fxstatat@plt+0xd7b8>  // b.any
  41079c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4107a0:	add	x0, x0, #0x6f8
  4107a4:	b	4107d4 <__fxstatat@plt+0xd7e4>
  4107a8:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4107ac:	add	x0, x0, #0x700
  4107b0:	b	4107d4 <__fxstatat@plt+0xd7e4>
  4107b4:	ldr	w0, [sp, #20]
  4107b8:	cmp	w0, #0x9
  4107bc:	b.ne	4107cc <__fxstatat@plt+0xd7dc>  // b.any
  4107c0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4107c4:	add	x0, x0, #0x708
  4107c8:	b	4107d4 <__fxstatat@plt+0xd7e4>
  4107cc:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4107d0:	add	x0, x0, #0x710
  4107d4:	ldp	x29, x30, [sp], #48
  4107d8:	ret
  4107dc:	sub	sp, sp, #0xf0
  4107e0:	stp	x29, x30, [sp, #16]
  4107e4:	add	x29, sp, #0x10
  4107e8:	str	x19, [sp, #32]
  4107ec:	str	x0, [sp, #104]
  4107f0:	str	x1, [sp, #96]
  4107f4:	str	x2, [sp, #88]
  4107f8:	str	x3, [sp, #80]
  4107fc:	str	w4, [sp, #76]
  410800:	str	w5, [sp, #72]
  410804:	str	x6, [sp, #64]
  410808:	str	x7, [sp, #56]
  41080c:	str	xzr, [sp, #224]
  410810:	str	xzr, [sp, #216]
  410814:	str	xzr, [sp, #208]
  410818:	str	xzr, [sp, #200]
  41081c:	strb	wzr, [sp, #199]
  410820:	bl	402d20 <__ctype_get_mb_cur_max@plt>
  410824:	cmp	x0, #0x1
  410828:	cset	w0, eq  // eq = none
  41082c:	strb	w0, [sp, #159]
  410830:	ldr	w0, [sp, #72]
  410834:	and	w0, w0, #0x2
  410838:	cmp	w0, #0x0
  41083c:	cset	w0, ne  // ne = any
  410840:	strb	w0, [sp, #198]
  410844:	strb	wzr, [sp, #197]
  410848:	strb	wzr, [sp, #196]
  41084c:	mov	w0, #0x1                   	// #1
  410850:	strb	w0, [sp, #195]
  410854:	ldr	w0, [sp, #76]
  410858:	cmp	w0, #0xa
  41085c:	b.hi	410af8 <__fxstatat@plt+0xdb08>  // b.pmore
  410860:	ldr	w0, [sp, #76]
  410864:	cmp	w0, #0x8
  410868:	b.cs	41099c <__fxstatat@plt+0xd9ac>  // b.hs, b.nlast
  41086c:	ldr	w0, [sp, #76]
  410870:	cmp	w0, #0x7
  410874:	b.eq	41098c <__fxstatat@plt+0xd99c>  // b.none
  410878:	ldr	w0, [sp, #76]
  41087c:	cmp	w0, #0x7
  410880:	b.hi	410af8 <__fxstatat@plt+0xdb08>  // b.pmore
  410884:	ldr	w0, [sp, #76]
  410888:	cmp	w0, #0x6
  41088c:	b.eq	410918 <__fxstatat@plt+0xd928>  // b.none
  410890:	ldr	w0, [sp, #76]
  410894:	cmp	w0, #0x6
  410898:	b.hi	410af8 <__fxstatat@plt+0xdb08>  // b.pmore
  41089c:	ldr	w0, [sp, #76]
  4108a0:	cmp	w0, #0x5
  4108a4:	b.eq	410928 <__fxstatat@plt+0xd938>  // b.none
  4108a8:	ldr	w0, [sp, #76]
  4108ac:	cmp	w0, #0x5
  4108b0:	b.hi	410af8 <__fxstatat@plt+0xdb08>  // b.pmore
  4108b4:	ldr	w0, [sp, #76]
  4108b8:	cmp	w0, #0x4
  4108bc:	b.eq	410a70 <__fxstatat@plt+0xda80>  // b.none
  4108c0:	ldr	w0, [sp, #76]
  4108c4:	cmp	w0, #0x4
  4108c8:	b.hi	410af8 <__fxstatat@plt+0xdb08>  // b.pmore
  4108cc:	ldr	w0, [sp, #76]
  4108d0:	cmp	w0, #0x3
  4108d4:	b.eq	410a60 <__fxstatat@plt+0xda70>  // b.none
  4108d8:	ldr	w0, [sp, #76]
  4108dc:	cmp	w0, #0x3
  4108e0:	b.hi	410af8 <__fxstatat@plt+0xdb08>  // b.pmore
  4108e4:	ldr	w0, [sp, #76]
  4108e8:	cmp	w0, #0x2
  4108ec:	b.eq	410a8c <__fxstatat@plt+0xda9c>  // b.none
  4108f0:	ldr	w0, [sp, #76]
  4108f4:	cmp	w0, #0x2
  4108f8:	b.hi	410af8 <__fxstatat@plt+0xdb08>  // b.pmore
  4108fc:	ldr	w0, [sp, #76]
  410900:	cmp	w0, #0x0
  410904:	b.eq	410af0 <__fxstatat@plt+0xdb00>  // b.none
  410908:	ldr	w0, [sp, #76]
  41090c:	cmp	w0, #0x1
  410910:	b.eq	410a68 <__fxstatat@plt+0xda78>  // b.none
  410914:	b	410af8 <__fxstatat@plt+0xdb08>
  410918:	mov	w0, #0x5                   	// #5
  41091c:	str	w0, [sp, #76]
  410920:	mov	w0, #0x1                   	// #1
  410924:	strb	w0, [sp, #198]
  410928:	ldrb	w0, [sp, #198]
  41092c:	eor	w0, w0, #0x1
  410930:	and	w0, w0, #0xff
  410934:	cmp	w0, #0x0
  410938:	b.eq	41096c <__fxstatat@plt+0xd97c>  // b.none
  41093c:	ldr	x1, [sp, #224]
  410940:	ldr	x0, [sp, #96]
  410944:	cmp	x1, x0
  410948:	b.cs	410960 <__fxstatat@plt+0xd970>  // b.hs, b.nlast
  41094c:	ldr	x1, [sp, #104]
  410950:	ldr	x0, [sp, #224]
  410954:	add	x0, x1, x0
  410958:	mov	w1, #0x22                  	// #34
  41095c:	strb	w1, [x0]
  410960:	ldr	x0, [sp, #224]
  410964:	add	x0, x0, #0x1
  410968:	str	x0, [sp, #224]
  41096c:	mov	w0, #0x1                   	// #1
  410970:	strb	w0, [sp, #199]
  410974:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  410978:	add	x0, x0, #0x708
  41097c:	str	x0, [sp, #208]
  410980:	mov	x0, #0x1                   	// #1
  410984:	str	x0, [sp, #200]
  410988:	b	410afc <__fxstatat@plt+0xdb0c>
  41098c:	mov	w0, #0x1                   	// #1
  410990:	strb	w0, [sp, #199]
  410994:	strb	wzr, [sp, #198]
  410998:	b	410afc <__fxstatat@plt+0xdb0c>
  41099c:	ldr	w0, [sp, #76]
  4109a0:	cmp	w0, #0xa
  4109a4:	b.eq	4109d0 <__fxstatat@plt+0xd9e0>  // b.none
  4109a8:	ldr	w1, [sp, #76]
  4109ac:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4109b0:	add	x0, x0, #0x718
  4109b4:	bl	4106f8 <__fxstatat@plt+0xd708>
  4109b8:	str	x0, [sp, #56]
  4109bc:	ldr	w1, [sp, #76]
  4109c0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4109c4:	add	x0, x0, #0x710
  4109c8:	bl	4106f8 <__fxstatat@plt+0xd708>
  4109cc:	str	x0, [sp, #240]
  4109d0:	ldrb	w0, [sp, #198]
  4109d4:	eor	w0, w0, #0x1
  4109d8:	and	w0, w0, #0xff
  4109dc:	cmp	w0, #0x0
  4109e0:	b.eq	410a40 <__fxstatat@plt+0xda50>  // b.none
  4109e4:	ldr	x0, [sp, #56]
  4109e8:	str	x0, [sp, #208]
  4109ec:	b	410a30 <__fxstatat@plt+0xda40>
  4109f0:	ldr	x1, [sp, #224]
  4109f4:	ldr	x0, [sp, #96]
  4109f8:	cmp	x1, x0
  4109fc:	b.cs	410a18 <__fxstatat@plt+0xda28>  // b.hs, b.nlast
  410a00:	ldr	x1, [sp, #104]
  410a04:	ldr	x0, [sp, #224]
  410a08:	add	x0, x1, x0
  410a0c:	ldr	x1, [sp, #208]
  410a10:	ldrb	w1, [x1]
  410a14:	strb	w1, [x0]
  410a18:	ldr	x0, [sp, #224]
  410a1c:	add	x0, x0, #0x1
  410a20:	str	x0, [sp, #224]
  410a24:	ldr	x0, [sp, #208]
  410a28:	add	x0, x0, #0x1
  410a2c:	str	x0, [sp, #208]
  410a30:	ldr	x0, [sp, #208]
  410a34:	ldrb	w0, [x0]
  410a38:	cmp	w0, #0x0
  410a3c:	b.ne	4109f0 <__fxstatat@plt+0xda00>  // b.any
  410a40:	mov	w0, #0x1                   	// #1
  410a44:	strb	w0, [sp, #199]
  410a48:	ldr	x0, [sp, #240]
  410a4c:	str	x0, [sp, #208]
  410a50:	ldr	x0, [sp, #208]
  410a54:	bl	402840 <strlen@plt>
  410a58:	str	x0, [sp, #200]
  410a5c:	b	410afc <__fxstatat@plt+0xdb0c>
  410a60:	mov	w0, #0x1                   	// #1
  410a64:	strb	w0, [sp, #199]
  410a68:	mov	w0, #0x1                   	// #1
  410a6c:	strb	w0, [sp, #198]
  410a70:	ldrb	w0, [sp, #198]
  410a74:	eor	w0, w0, #0x1
  410a78:	and	w0, w0, #0xff
  410a7c:	cmp	w0, #0x0
  410a80:	b.eq	410a8c <__fxstatat@plt+0xda9c>  // b.none
  410a84:	mov	w0, #0x1                   	// #1
  410a88:	strb	w0, [sp, #199]
  410a8c:	mov	w0, #0x2                   	// #2
  410a90:	str	w0, [sp, #76]
  410a94:	ldrb	w0, [sp, #198]
  410a98:	eor	w0, w0, #0x1
  410a9c:	and	w0, w0, #0xff
  410aa0:	cmp	w0, #0x0
  410aa4:	b.eq	410ad8 <__fxstatat@plt+0xdae8>  // b.none
  410aa8:	ldr	x1, [sp, #224]
  410aac:	ldr	x0, [sp, #96]
  410ab0:	cmp	x1, x0
  410ab4:	b.cs	410acc <__fxstatat@plt+0xdadc>  // b.hs, b.nlast
  410ab8:	ldr	x1, [sp, #104]
  410abc:	ldr	x0, [sp, #224]
  410ac0:	add	x0, x1, x0
  410ac4:	mov	w1, #0x27                  	// #39
  410ac8:	strb	w1, [x0]
  410acc:	ldr	x0, [sp, #224]
  410ad0:	add	x0, x0, #0x1
  410ad4:	str	x0, [sp, #224]
  410ad8:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  410adc:	add	x0, x0, #0x710
  410ae0:	str	x0, [sp, #208]
  410ae4:	mov	x0, #0x1                   	// #1
  410ae8:	str	x0, [sp, #200]
  410aec:	b	410afc <__fxstatat@plt+0xdb0c>
  410af0:	strb	wzr, [sp, #198]
  410af4:	b	410afc <__fxstatat@plt+0xdb0c>
  410af8:	bl	402bf0 <abort@plt>
  410afc:	str	xzr, [sp, #232]
  410b00:	b	4119b8 <__fxstatat@plt+0xe9c8>
  410b04:	strb	wzr, [sp, #192]
  410b08:	strb	wzr, [sp, #191]
  410b0c:	strb	wzr, [sp, #190]
  410b10:	ldrb	w0, [sp, #199]
  410b14:	cmp	w0, #0x0
  410b18:	b.eq	410bac <__fxstatat@plt+0xdbbc>  // b.none
  410b1c:	ldr	w0, [sp, #76]
  410b20:	cmp	w0, #0x2
  410b24:	b.eq	410bac <__fxstatat@plt+0xdbbc>  // b.none
  410b28:	ldr	x0, [sp, #200]
  410b2c:	cmp	x0, #0x0
  410b30:	b.eq	410bac <__fxstatat@plt+0xdbbc>  // b.none
  410b34:	ldr	x1, [sp, #232]
  410b38:	ldr	x0, [sp, #200]
  410b3c:	add	x19, x1, x0
  410b40:	ldr	x0, [sp, #80]
  410b44:	cmn	x0, #0x1
  410b48:	b.ne	410b6c <__fxstatat@plt+0xdb7c>  // b.any
  410b4c:	ldr	x0, [sp, #200]
  410b50:	cmp	x0, #0x1
  410b54:	b.ls	410b6c <__fxstatat@plt+0xdb7c>  // b.plast
  410b58:	ldr	x0, [sp, #88]
  410b5c:	bl	402840 <strlen@plt>
  410b60:	str	x0, [sp, #80]
  410b64:	ldr	x0, [sp, #80]
  410b68:	b	410b70 <__fxstatat@plt+0xdb80>
  410b6c:	ldr	x0, [sp, #80]
  410b70:	cmp	x0, x19
  410b74:	b.cc	410bac <__fxstatat@plt+0xdbbc>  // b.lo, b.ul, b.last
  410b78:	ldr	x1, [sp, #88]
  410b7c:	ldr	x0, [sp, #232]
  410b80:	add	x0, x1, x0
  410b84:	ldr	x2, [sp, #200]
  410b88:	ldr	x1, [sp, #208]
  410b8c:	bl	402c50 <memcmp@plt>
  410b90:	cmp	w0, #0x0
  410b94:	b.ne	410bac <__fxstatat@plt+0xdbbc>  // b.any
  410b98:	ldrb	w0, [sp, #198]
  410b9c:	cmp	w0, #0x0
  410ba0:	b.ne	411b50 <__fxstatat@plt+0xeb60>  // b.any
  410ba4:	mov	w0, #0x1                   	// #1
  410ba8:	strb	w0, [sp, #192]
  410bac:	ldr	x1, [sp, #88]
  410bb0:	ldr	x0, [sp, #232]
  410bb4:	add	x0, x1, x0
  410bb8:	ldrb	w0, [x0]
  410bbc:	strb	w0, [sp, #194]
  410bc0:	ldrb	w0, [sp, #194]
  410bc4:	cmp	w0, #0x7e
  410bc8:	b.hi	4111c0 <__fxstatat@plt+0xe1d0>  // b.pmore
  410bcc:	adrp	x1, 41c000 <__fxstatat@plt+0x19010>
  410bd0:	add	x1, x1, #0x71c
  410bd4:	ldr	w0, [x1, w0, uxtw #2]
  410bd8:	adr	x1, 410be4 <__fxstatat@plt+0xdbf4>
  410bdc:	add	x0, x1, w0, sxtw #2
  410be0:	br	x0
  410be4:	ldrb	w0, [sp, #199]
  410be8:	cmp	w0, #0x0
  410bec:	b.eq	410db0 <__fxstatat@plt+0xddc0>  // b.none
  410bf0:	ldrb	w0, [sp, #198]
  410bf4:	cmp	w0, #0x0
  410bf8:	b.ne	411b58 <__fxstatat@plt+0xeb68>  // b.any
  410bfc:	mov	w0, #0x1                   	// #1
  410c00:	strb	w0, [sp, #191]
  410c04:	ldr	w0, [sp, #76]
  410c08:	cmp	w0, #0x2
  410c0c:	b.ne	410cbc <__fxstatat@plt+0xdccc>  // b.any
  410c10:	ldrb	w0, [sp, #197]
  410c14:	eor	w0, w0, #0x1
  410c18:	and	w0, w0, #0xff
  410c1c:	cmp	w0, #0x0
  410c20:	b.eq	410cbc <__fxstatat@plt+0xdccc>  // b.none
  410c24:	ldr	x1, [sp, #224]
  410c28:	ldr	x0, [sp, #96]
  410c2c:	cmp	x1, x0
  410c30:	b.cs	410c48 <__fxstatat@plt+0xdc58>  // b.hs, b.nlast
  410c34:	ldr	x1, [sp, #104]
  410c38:	ldr	x0, [sp, #224]
  410c3c:	add	x0, x1, x0
  410c40:	mov	w1, #0x27                  	// #39
  410c44:	strb	w1, [x0]
  410c48:	ldr	x0, [sp, #224]
  410c4c:	add	x0, x0, #0x1
  410c50:	str	x0, [sp, #224]
  410c54:	ldr	x1, [sp, #224]
  410c58:	ldr	x0, [sp, #96]
  410c5c:	cmp	x1, x0
  410c60:	b.cs	410c78 <__fxstatat@plt+0xdc88>  // b.hs, b.nlast
  410c64:	ldr	x1, [sp, #104]
  410c68:	ldr	x0, [sp, #224]
  410c6c:	add	x0, x1, x0
  410c70:	mov	w1, #0x24                  	// #36
  410c74:	strb	w1, [x0]
  410c78:	ldr	x0, [sp, #224]
  410c7c:	add	x0, x0, #0x1
  410c80:	str	x0, [sp, #224]
  410c84:	ldr	x1, [sp, #224]
  410c88:	ldr	x0, [sp, #96]
  410c8c:	cmp	x1, x0
  410c90:	b.cs	410ca8 <__fxstatat@plt+0xdcb8>  // b.hs, b.nlast
  410c94:	ldr	x1, [sp, #104]
  410c98:	ldr	x0, [sp, #224]
  410c9c:	add	x0, x1, x0
  410ca0:	mov	w1, #0x27                  	// #39
  410ca4:	strb	w1, [x0]
  410ca8:	ldr	x0, [sp, #224]
  410cac:	add	x0, x0, #0x1
  410cb0:	str	x0, [sp, #224]
  410cb4:	mov	w0, #0x1                   	// #1
  410cb8:	strb	w0, [sp, #197]
  410cbc:	ldr	x1, [sp, #224]
  410cc0:	ldr	x0, [sp, #96]
  410cc4:	cmp	x1, x0
  410cc8:	b.cs	410ce0 <__fxstatat@plt+0xdcf0>  // b.hs, b.nlast
  410ccc:	ldr	x1, [sp, #104]
  410cd0:	ldr	x0, [sp, #224]
  410cd4:	add	x0, x1, x0
  410cd8:	mov	w1, #0x5c                  	// #92
  410cdc:	strb	w1, [x0]
  410ce0:	ldr	x0, [sp, #224]
  410ce4:	add	x0, x0, #0x1
  410ce8:	str	x0, [sp, #224]
  410cec:	ldr	w0, [sp, #76]
  410cf0:	cmp	w0, #0x2
  410cf4:	b.eq	410da4 <__fxstatat@plt+0xddb4>  // b.none
  410cf8:	ldr	x0, [sp, #232]
  410cfc:	add	x0, x0, #0x1
  410d00:	ldr	x1, [sp, #80]
  410d04:	cmp	x1, x0
  410d08:	b.ls	410da4 <__fxstatat@plt+0xddb4>  // b.plast
  410d0c:	ldr	x0, [sp, #232]
  410d10:	add	x0, x0, #0x1
  410d14:	ldr	x1, [sp, #88]
  410d18:	add	x0, x1, x0
  410d1c:	ldrb	w0, [x0]
  410d20:	cmp	w0, #0x2f
  410d24:	b.ls	410da4 <__fxstatat@plt+0xddb4>  // b.plast
  410d28:	ldr	x0, [sp, #232]
  410d2c:	add	x0, x0, #0x1
  410d30:	ldr	x1, [sp, #88]
  410d34:	add	x0, x1, x0
  410d38:	ldrb	w0, [x0]
  410d3c:	cmp	w0, #0x39
  410d40:	b.hi	410da4 <__fxstatat@plt+0xddb4>  // b.pmore
  410d44:	ldr	x1, [sp, #224]
  410d48:	ldr	x0, [sp, #96]
  410d4c:	cmp	x1, x0
  410d50:	b.cs	410d68 <__fxstatat@plt+0xdd78>  // b.hs, b.nlast
  410d54:	ldr	x1, [sp, #104]
  410d58:	ldr	x0, [sp, #224]
  410d5c:	add	x0, x1, x0
  410d60:	mov	w1, #0x30                  	// #48
  410d64:	strb	w1, [x0]
  410d68:	ldr	x0, [sp, #224]
  410d6c:	add	x0, x0, #0x1
  410d70:	str	x0, [sp, #224]
  410d74:	ldr	x1, [sp, #224]
  410d78:	ldr	x0, [sp, #96]
  410d7c:	cmp	x1, x0
  410d80:	b.cs	410d98 <__fxstatat@plt+0xdda8>  // b.hs, b.nlast
  410d84:	ldr	x1, [sp, #104]
  410d88:	ldr	x0, [sp, #224]
  410d8c:	add	x0, x1, x0
  410d90:	mov	w1, #0x30                  	// #48
  410d94:	strb	w1, [x0]
  410d98:	ldr	x0, [sp, #224]
  410d9c:	add	x0, x0, #0x1
  410da0:	str	x0, [sp, #224]
  410da4:	mov	w0, #0x30                  	// #48
  410da8:	strb	w0, [sp, #194]
  410dac:	b	411710 <__fxstatat@plt+0xe720>
  410db0:	ldr	w0, [sp, #72]
  410db4:	and	w0, w0, #0x1
  410db8:	cmp	w0, #0x0
  410dbc:	b.eq	411710 <__fxstatat@plt+0xe720>  // b.none
  410dc0:	b	4119ac <__fxstatat@plt+0xe9bc>
  410dc4:	ldr	w0, [sp, #76]
  410dc8:	cmp	w0, #0x2
  410dcc:	b.eq	410de0 <__fxstatat@plt+0xddf0>  // b.none
  410dd0:	ldr	w0, [sp, #76]
  410dd4:	cmp	w0, #0x5
  410dd8:	b.eq	410df0 <__fxstatat@plt+0xde00>  // b.none
  410ddc:	b	410f88 <__fxstatat@plt+0xdf98>
  410de0:	ldrb	w0, [sp, #198]
  410de4:	cmp	w0, #0x0
  410de8:	b.eq	410f7c <__fxstatat@plt+0xdf8c>  // b.none
  410dec:	b	411b8c <__fxstatat@plt+0xeb9c>
  410df0:	ldr	w0, [sp, #72]
  410df4:	and	w0, w0, #0x4
  410df8:	cmp	w0, #0x0
  410dfc:	b.eq	410f84 <__fxstatat@plt+0xdf94>  // b.none
  410e00:	ldr	x0, [sp, #232]
  410e04:	add	x0, x0, #0x2
  410e08:	ldr	x1, [sp, #80]
  410e0c:	cmp	x1, x0
  410e10:	b.ls	410f84 <__fxstatat@plt+0xdf94>  // b.plast
  410e14:	ldr	x0, [sp, #232]
  410e18:	add	x0, x0, #0x1
  410e1c:	ldr	x1, [sp, #88]
  410e20:	add	x0, x1, x0
  410e24:	ldrb	w0, [x0]
  410e28:	cmp	w0, #0x3f
  410e2c:	b.ne	410f84 <__fxstatat@plt+0xdf94>  // b.any
  410e30:	ldr	x0, [sp, #232]
  410e34:	add	x0, x0, #0x2
  410e38:	ldr	x1, [sp, #88]
  410e3c:	add	x0, x1, x0
  410e40:	ldrb	w0, [x0]
  410e44:	cmp	w0, #0x3e
  410e48:	cset	w1, hi  // hi = pmore
  410e4c:	and	w1, w1, #0xff
  410e50:	cmp	w1, #0x0
  410e54:	b.ne	410f74 <__fxstatat@plt+0xdf84>  // b.any
  410e58:	mov	x1, #0x1                   	// #1
  410e5c:	lsl	x1, x1, x0
  410e60:	mov	x0, #0xa38200000000        	// #179778741075968
  410e64:	movk	x0, #0x7000, lsl #48
  410e68:	and	x0, x1, x0
  410e6c:	cmp	x0, #0x0
  410e70:	cset	w0, ne  // ne = any
  410e74:	and	w0, w0, #0xff
  410e78:	cmp	w0, #0x0
  410e7c:	b.eq	410f74 <__fxstatat@plt+0xdf84>  // b.none
  410e80:	ldrb	w0, [sp, #198]
  410e84:	cmp	w0, #0x0
  410e88:	b.ne	411b60 <__fxstatat@plt+0xeb70>  // b.any
  410e8c:	ldr	x0, [sp, #232]
  410e90:	add	x0, x0, #0x2
  410e94:	ldr	x1, [sp, #88]
  410e98:	add	x0, x1, x0
  410e9c:	ldrb	w0, [x0]
  410ea0:	strb	w0, [sp, #194]
  410ea4:	ldr	x0, [sp, #232]
  410ea8:	add	x0, x0, #0x2
  410eac:	str	x0, [sp, #232]
  410eb0:	ldr	x1, [sp, #224]
  410eb4:	ldr	x0, [sp, #96]
  410eb8:	cmp	x1, x0
  410ebc:	b.cs	410ed4 <__fxstatat@plt+0xdee4>  // b.hs, b.nlast
  410ec0:	ldr	x1, [sp, #104]
  410ec4:	ldr	x0, [sp, #224]
  410ec8:	add	x0, x1, x0
  410ecc:	mov	w1, #0x3f                  	// #63
  410ed0:	strb	w1, [x0]
  410ed4:	ldr	x0, [sp, #224]
  410ed8:	add	x0, x0, #0x1
  410edc:	str	x0, [sp, #224]
  410ee0:	ldr	x1, [sp, #224]
  410ee4:	ldr	x0, [sp, #96]
  410ee8:	cmp	x1, x0
  410eec:	b.cs	410f04 <__fxstatat@plt+0xdf14>  // b.hs, b.nlast
  410ef0:	ldr	x1, [sp, #104]
  410ef4:	ldr	x0, [sp, #224]
  410ef8:	add	x0, x1, x0
  410efc:	mov	w1, #0x22                  	// #34
  410f00:	strb	w1, [x0]
  410f04:	ldr	x0, [sp, #224]
  410f08:	add	x0, x0, #0x1
  410f0c:	str	x0, [sp, #224]
  410f10:	ldr	x1, [sp, #224]
  410f14:	ldr	x0, [sp, #96]
  410f18:	cmp	x1, x0
  410f1c:	b.cs	410f34 <__fxstatat@plt+0xdf44>  // b.hs, b.nlast
  410f20:	ldr	x1, [sp, #104]
  410f24:	ldr	x0, [sp, #224]
  410f28:	add	x0, x1, x0
  410f2c:	mov	w1, #0x22                  	// #34
  410f30:	strb	w1, [x0]
  410f34:	ldr	x0, [sp, #224]
  410f38:	add	x0, x0, #0x1
  410f3c:	str	x0, [sp, #224]
  410f40:	ldr	x1, [sp, #224]
  410f44:	ldr	x0, [sp, #96]
  410f48:	cmp	x1, x0
  410f4c:	b.cs	410f64 <__fxstatat@plt+0xdf74>  // b.hs, b.nlast
  410f50:	ldr	x1, [sp, #104]
  410f54:	ldr	x0, [sp, #224]
  410f58:	add	x0, x1, x0
  410f5c:	mov	w1, #0x3f                  	// #63
  410f60:	strb	w1, [x0]
  410f64:	ldr	x0, [sp, #224]
  410f68:	add	x0, x0, #0x1
  410f6c:	str	x0, [sp, #224]
  410f70:	b	410f78 <__fxstatat@plt+0xdf88>
  410f74:	nop
  410f78:	b	410f84 <__fxstatat@plt+0xdf94>
  410f7c:	nop
  410f80:	b	41173c <__fxstatat@plt+0xe74c>
  410f84:	nop
  410f88:	b	41173c <__fxstatat@plt+0xe74c>
  410f8c:	mov	w0, #0x61                  	// #97
  410f90:	strb	w0, [sp, #193]
  410f94:	b	411048 <__fxstatat@plt+0xe058>
  410f98:	mov	w0, #0x62                  	// #98
  410f9c:	strb	w0, [sp, #193]
  410fa0:	b	411048 <__fxstatat@plt+0xe058>
  410fa4:	mov	w0, #0x66                  	// #102
  410fa8:	strb	w0, [sp, #193]
  410fac:	b	411048 <__fxstatat@plt+0xe058>
  410fb0:	mov	w0, #0x6e                  	// #110
  410fb4:	strb	w0, [sp, #193]
  410fb8:	b	41102c <__fxstatat@plt+0xe03c>
  410fbc:	mov	w0, #0x72                  	// #114
  410fc0:	strb	w0, [sp, #193]
  410fc4:	b	41102c <__fxstatat@plt+0xe03c>
  410fc8:	mov	w0, #0x74                  	// #116
  410fcc:	strb	w0, [sp, #193]
  410fd0:	b	41102c <__fxstatat@plt+0xe03c>
  410fd4:	mov	w0, #0x76                  	// #118
  410fd8:	strb	w0, [sp, #193]
  410fdc:	b	411048 <__fxstatat@plt+0xe058>
  410fe0:	ldrb	w0, [sp, #194]
  410fe4:	strb	w0, [sp, #193]
  410fe8:	ldr	w0, [sp, #76]
  410fec:	cmp	w0, #0x2
  410ff0:	b.ne	411004 <__fxstatat@plt+0xe014>  // b.any
  410ff4:	ldrb	w0, [sp, #198]
  410ff8:	cmp	w0, #0x0
  410ffc:	b.eq	4118cc <__fxstatat@plt+0xe8dc>  // b.none
  411000:	b	411b8c <__fxstatat@plt+0xeb9c>
  411004:	ldrb	w0, [sp, #199]
  411008:	cmp	w0, #0x0
  41100c:	b.eq	411028 <__fxstatat@plt+0xe038>  // b.none
  411010:	ldrb	w0, [sp, #198]
  411014:	cmp	w0, #0x0
  411018:	b.eq	411028 <__fxstatat@plt+0xe038>  // b.none
  41101c:	ldr	x0, [sp, #200]
  411020:	cmp	x0, #0x0
  411024:	b.ne	4118d4 <__fxstatat@plt+0xe8e4>  // b.any
  411028:	nop
  41102c:	ldr	w0, [sp, #76]
  411030:	cmp	w0, #0x2
  411034:	b.ne	411044 <__fxstatat@plt+0xe054>  // b.any
  411038:	ldrb	w0, [sp, #198]
  41103c:	cmp	w0, #0x0
  411040:	b.ne	411b68 <__fxstatat@plt+0xeb78>  // b.any
  411044:	nop
  411048:	ldrb	w0, [sp, #199]
  41104c:	cmp	w0, #0x0
  411050:	b.eq	411718 <__fxstatat@plt+0xe728>  // b.none
  411054:	ldrb	w0, [sp, #193]
  411058:	strb	w0, [sp, #194]
  41105c:	b	4117cc <__fxstatat@plt+0xe7dc>
  411060:	ldr	x0, [sp, #80]
  411064:	cmn	x0, #0x1
  411068:	b.ne	411088 <__fxstatat@plt+0xe098>  // b.any
  41106c:	ldr	x0, [sp, #88]
  411070:	add	x0, x0, #0x1
  411074:	ldrb	w0, [x0]
  411078:	cmp	w0, #0x0
  41107c:	cset	w0, ne  // ne = any
  411080:	and	w0, w0, #0xff
  411084:	b	411098 <__fxstatat@plt+0xe0a8>
  411088:	ldr	x0, [sp, #80]
  41108c:	cmp	x0, #0x1
  411090:	cset	w0, ne  // ne = any
  411094:	and	w0, w0, #0xff
  411098:	cmp	w0, #0x0
  41109c:	b.ne	411720 <__fxstatat@plt+0xe730>  // b.any
  4110a0:	ldr	x0, [sp, #232]
  4110a4:	cmp	x0, #0x0
  4110a8:	b.ne	411728 <__fxstatat@plt+0xe738>  // b.any
  4110ac:	mov	w0, #0x1                   	// #1
  4110b0:	strb	w0, [sp, #190]
  4110b4:	ldr	w0, [sp, #76]
  4110b8:	cmp	w0, #0x2
  4110bc:	b.ne	411730 <__fxstatat@plt+0xe740>  // b.any
  4110c0:	ldrb	w0, [sp, #198]
  4110c4:	cmp	w0, #0x0
  4110c8:	b.eq	411730 <__fxstatat@plt+0xe740>  // b.none
  4110cc:	b	411b8c <__fxstatat@plt+0xeb9c>
  4110d0:	mov	w0, #0x1                   	// #1
  4110d4:	strb	w0, [sp, #196]
  4110d8:	mov	w0, #0x1                   	// #1
  4110dc:	strb	w0, [sp, #190]
  4110e0:	ldr	w0, [sp, #76]
  4110e4:	cmp	w0, #0x2
  4110e8:	b.ne	411738 <__fxstatat@plt+0xe748>  // b.any
  4110ec:	ldrb	w0, [sp, #198]
  4110f0:	cmp	w0, #0x0
  4110f4:	b.ne	411b70 <__fxstatat@plt+0xeb80>  // b.any
  4110f8:	ldr	x0, [sp, #96]
  4110fc:	cmp	x0, #0x0
  411100:	b.eq	41111c <__fxstatat@plt+0xe12c>  // b.none
  411104:	ldr	x0, [sp, #216]
  411108:	cmp	x0, #0x0
  41110c:	b.ne	41111c <__fxstatat@plt+0xe12c>  // b.any
  411110:	ldr	x0, [sp, #96]
  411114:	str	x0, [sp, #216]
  411118:	str	xzr, [sp, #96]
  41111c:	ldr	x1, [sp, #224]
  411120:	ldr	x0, [sp, #96]
  411124:	cmp	x1, x0
  411128:	b.cs	411140 <__fxstatat@plt+0xe150>  // b.hs, b.nlast
  41112c:	ldr	x1, [sp, #104]
  411130:	ldr	x0, [sp, #224]
  411134:	add	x0, x1, x0
  411138:	mov	w1, #0x27                  	// #39
  41113c:	strb	w1, [x0]
  411140:	ldr	x0, [sp, #224]
  411144:	add	x0, x0, #0x1
  411148:	str	x0, [sp, #224]
  41114c:	ldr	x1, [sp, #224]
  411150:	ldr	x0, [sp, #96]
  411154:	cmp	x1, x0
  411158:	b.cs	411170 <__fxstatat@plt+0xe180>  // b.hs, b.nlast
  41115c:	ldr	x1, [sp, #104]
  411160:	ldr	x0, [sp, #224]
  411164:	add	x0, x1, x0
  411168:	mov	w1, #0x5c                  	// #92
  41116c:	strb	w1, [x0]
  411170:	ldr	x0, [sp, #224]
  411174:	add	x0, x0, #0x1
  411178:	str	x0, [sp, #224]
  41117c:	ldr	x1, [sp, #224]
  411180:	ldr	x0, [sp, #96]
  411184:	cmp	x1, x0
  411188:	b.cs	4111a0 <__fxstatat@plt+0xe1b0>  // b.hs, b.nlast
  41118c:	ldr	x1, [sp, #104]
  411190:	ldr	x0, [sp, #224]
  411194:	add	x0, x1, x0
  411198:	mov	w1, #0x27                  	// #39
  41119c:	strb	w1, [x0]
  4111a0:	ldr	x0, [sp, #224]
  4111a4:	add	x0, x0, #0x1
  4111a8:	str	x0, [sp, #224]
  4111ac:	strb	wzr, [sp, #197]
  4111b0:	b	411738 <__fxstatat@plt+0xe748>
  4111b4:	mov	w0, #0x1                   	// #1
  4111b8:	strb	w0, [sp, #190]
  4111bc:	b	41173c <__fxstatat@plt+0xe74c>
  4111c0:	ldrb	w0, [sp, #159]
  4111c4:	cmp	w0, #0x0
  4111c8:	b.eq	411200 <__fxstatat@plt+0xe210>  // b.none
  4111cc:	mov	x0, #0x1                   	// #1
  4111d0:	str	x0, [sp, #176]
  4111d4:	bl	402c90 <__ctype_b_loc@plt>
  4111d8:	ldr	x1, [x0]
  4111dc:	ldrb	w0, [sp, #194]
  4111e0:	lsl	x0, x0, #1
  4111e4:	add	x0, x1, x0
  4111e8:	ldrh	w0, [x0]
  4111ec:	and	w0, w0, #0x4000
  4111f0:	cmp	w0, #0x0
  4111f4:	cset	w0, ne  // ne = any
  4111f8:	strb	w0, [sp, #175]
  4111fc:	b	4113dc <__fxstatat@plt+0xe3ec>
  411200:	add	x0, sp, #0x80
  411204:	mov	x2, #0x8                   	// #8
  411208:	mov	w1, #0x0                   	// #0
  41120c:	bl	402ad0 <memset@plt>
  411210:	str	xzr, [sp, #176]
  411214:	mov	w0, #0x1                   	// #1
  411218:	strb	w0, [sp, #175]
  41121c:	ldr	x0, [sp, #80]
  411220:	cmn	x0, #0x1
  411224:	b.ne	411234 <__fxstatat@plt+0xe244>  // b.any
  411228:	ldr	x0, [sp, #88]
  41122c:	bl	402840 <strlen@plt>
  411230:	str	x0, [sp, #80]
  411234:	ldr	x1, [sp, #232]
  411238:	ldr	x0, [sp, #176]
  41123c:	add	x0, x1, x0
  411240:	ldr	x1, [sp, #88]
  411244:	add	x4, x1, x0
  411248:	ldr	x1, [sp, #232]
  41124c:	ldr	x0, [sp, #176]
  411250:	add	x0, x1, x0
  411254:	ldr	x1, [sp, #80]
  411258:	sub	x1, x1, x0
  41125c:	add	x2, sp, #0x80
  411260:	add	x0, sp, #0x7c
  411264:	mov	x3, x2
  411268:	mov	x2, x1
  41126c:	mov	x1, x4
  411270:	bl	416208 <__fxstatat@plt+0x13218>
  411274:	str	x0, [sp, #144]
  411278:	ldr	x0, [sp, #144]
  41127c:	cmp	x0, #0x0
  411280:	b.eq	4113d0 <__fxstatat@plt+0xe3e0>  // b.none
  411284:	ldr	x0, [sp, #144]
  411288:	cmn	x0, #0x1
  41128c:	b.ne	411298 <__fxstatat@plt+0xe2a8>  // b.any
  411290:	strb	wzr, [sp, #175]
  411294:	b	4113dc <__fxstatat@plt+0xe3ec>
  411298:	ldr	x0, [sp, #144]
  41129c:	cmn	x0, #0x2
  4112a0:	b.ne	4112f4 <__fxstatat@plt+0xe304>  // b.any
  4112a4:	strb	wzr, [sp, #175]
  4112a8:	b	4112b8 <__fxstatat@plt+0xe2c8>
  4112ac:	ldr	x0, [sp, #176]
  4112b0:	add	x0, x0, #0x1
  4112b4:	str	x0, [sp, #176]
  4112b8:	ldr	x1, [sp, #232]
  4112bc:	ldr	x0, [sp, #176]
  4112c0:	add	x0, x1, x0
  4112c4:	ldr	x1, [sp, #80]
  4112c8:	cmp	x1, x0
  4112cc:	b.ls	4113d8 <__fxstatat@plt+0xe3e8>  // b.plast
  4112d0:	ldr	x1, [sp, #232]
  4112d4:	ldr	x0, [sp, #176]
  4112d8:	add	x0, x1, x0
  4112dc:	ldr	x1, [sp, #88]
  4112e0:	add	x0, x1, x0
  4112e4:	ldrb	w0, [x0]
  4112e8:	cmp	w0, #0x0
  4112ec:	b.ne	4112ac <__fxstatat@plt+0xe2bc>  // b.any
  4112f0:	b	4113d8 <__fxstatat@plt+0xe3e8>
  4112f4:	ldrb	w0, [sp, #198]
  4112f8:	cmp	w0, #0x0
  4112fc:	b.eq	411398 <__fxstatat@plt+0xe3a8>  // b.none
  411300:	ldr	w0, [sp, #76]
  411304:	cmp	w0, #0x2
  411308:	b.ne	411398 <__fxstatat@plt+0xe3a8>  // b.any
  41130c:	mov	x0, #0x1                   	// #1
  411310:	str	x0, [sp, #160]
  411314:	b	411388 <__fxstatat@plt+0xe398>
  411318:	ldr	x1, [sp, #232]
  41131c:	ldr	x0, [sp, #176]
  411320:	add	x1, x1, x0
  411324:	ldr	x0, [sp, #160]
  411328:	add	x0, x1, x0
  41132c:	ldr	x1, [sp, #88]
  411330:	add	x0, x1, x0
  411334:	ldrb	w0, [x0]
  411338:	sub	w0, w0, #0x5b
  41133c:	cmp	w0, #0x21
  411340:	cset	w1, hi  // hi = pmore
  411344:	and	w1, w1, #0xff
  411348:	cmp	w1, #0x0
  41134c:	b.ne	411378 <__fxstatat@plt+0xe388>  // b.any
  411350:	mov	x1, #0x1                   	// #1
  411354:	lsl	x1, x1, x0
  411358:	mov	x0, #0x2b                  	// #43
  41135c:	movk	x0, #0x2, lsl #32
  411360:	and	x0, x1, x0
  411364:	cmp	x0, #0x0
  411368:	cset	w0, ne  // ne = any
  41136c:	and	w0, w0, #0xff
  411370:	cmp	w0, #0x0
  411374:	b.ne	411b8c <__fxstatat@plt+0xeb9c>  // b.any
  411378:	nop
  41137c:	ldr	x0, [sp, #160]
  411380:	add	x0, x0, #0x1
  411384:	str	x0, [sp, #160]
  411388:	ldr	x1, [sp, #160]
  41138c:	ldr	x0, [sp, #144]
  411390:	cmp	x1, x0
  411394:	b.cc	411318 <__fxstatat@plt+0xe328>  // b.lo, b.ul, b.last
  411398:	ldr	w0, [sp, #124]
  41139c:	bl	402ee0 <iswprint@plt>
  4113a0:	cmp	w0, #0x0
  4113a4:	b.ne	4113ac <__fxstatat@plt+0xe3bc>  // b.any
  4113a8:	strb	wzr, [sp, #175]
  4113ac:	ldr	x1, [sp, #176]
  4113b0:	ldr	x0, [sp, #144]
  4113b4:	add	x0, x1, x0
  4113b8:	str	x0, [sp, #176]
  4113bc:	add	x0, sp, #0x80
  4113c0:	bl	402c10 <mbsinit@plt>
  4113c4:	cmp	w0, #0x0
  4113c8:	b.eq	411234 <__fxstatat@plt+0xe244>  // b.none
  4113cc:	b	4113dc <__fxstatat@plt+0xe3ec>
  4113d0:	nop
  4113d4:	b	4113dc <__fxstatat@plt+0xe3ec>
  4113d8:	nop
  4113dc:	ldrb	w0, [sp, #175]
  4113e0:	strb	w0, [sp, #190]
  4113e4:	ldr	x0, [sp, #176]
  4113e8:	cmp	x0, #0x1
  4113ec:	b.hi	411410 <__fxstatat@plt+0xe420>  // b.pmore
  4113f0:	ldrb	w0, [sp, #199]
  4113f4:	cmp	w0, #0x0
  4113f8:	b.eq	41173c <__fxstatat@plt+0xe74c>  // b.none
  4113fc:	ldrb	w0, [sp, #175]
  411400:	eor	w0, w0, #0x1
  411404:	and	w0, w0, #0xff
  411408:	cmp	w0, #0x0
  41140c:	b.eq	41173c <__fxstatat@plt+0xe74c>  // b.none
  411410:	ldr	x1, [sp, #232]
  411414:	ldr	x0, [sp, #176]
  411418:	add	x0, x1, x0
  41141c:	str	x0, [sp, #136]
  411420:	ldrb	w0, [sp, #199]
  411424:	cmp	w0, #0x0
  411428:	b.eq	4115dc <__fxstatat@plt+0xe5ec>  // b.none
  41142c:	ldrb	w0, [sp, #175]
  411430:	eor	w0, w0, #0x1
  411434:	and	w0, w0, #0xff
  411438:	cmp	w0, #0x0
  41143c:	b.eq	4115dc <__fxstatat@plt+0xe5ec>  // b.none
  411440:	ldrb	w0, [sp, #198]
  411444:	cmp	w0, #0x0
  411448:	b.ne	411b78 <__fxstatat@plt+0xeb88>  // b.any
  41144c:	mov	w0, #0x1                   	// #1
  411450:	strb	w0, [sp, #191]
  411454:	ldr	w0, [sp, #76]
  411458:	cmp	w0, #0x2
  41145c:	b.ne	41150c <__fxstatat@plt+0xe51c>  // b.any
  411460:	ldrb	w0, [sp, #197]
  411464:	eor	w0, w0, #0x1
  411468:	and	w0, w0, #0xff
  41146c:	cmp	w0, #0x0
  411470:	b.eq	41150c <__fxstatat@plt+0xe51c>  // b.none
  411474:	ldr	x1, [sp, #224]
  411478:	ldr	x0, [sp, #96]
  41147c:	cmp	x1, x0
  411480:	b.cs	411498 <__fxstatat@plt+0xe4a8>  // b.hs, b.nlast
  411484:	ldr	x1, [sp, #104]
  411488:	ldr	x0, [sp, #224]
  41148c:	add	x0, x1, x0
  411490:	mov	w1, #0x27                  	// #39
  411494:	strb	w1, [x0]
  411498:	ldr	x0, [sp, #224]
  41149c:	add	x0, x0, #0x1
  4114a0:	str	x0, [sp, #224]
  4114a4:	ldr	x1, [sp, #224]
  4114a8:	ldr	x0, [sp, #96]
  4114ac:	cmp	x1, x0
  4114b0:	b.cs	4114c8 <__fxstatat@plt+0xe4d8>  // b.hs, b.nlast
  4114b4:	ldr	x1, [sp, #104]
  4114b8:	ldr	x0, [sp, #224]
  4114bc:	add	x0, x1, x0
  4114c0:	mov	w1, #0x24                  	// #36
  4114c4:	strb	w1, [x0]
  4114c8:	ldr	x0, [sp, #224]
  4114cc:	add	x0, x0, #0x1
  4114d0:	str	x0, [sp, #224]
  4114d4:	ldr	x1, [sp, #224]
  4114d8:	ldr	x0, [sp, #96]
  4114dc:	cmp	x1, x0
  4114e0:	b.cs	4114f8 <__fxstatat@plt+0xe508>  // b.hs, b.nlast
  4114e4:	ldr	x1, [sp, #104]
  4114e8:	ldr	x0, [sp, #224]
  4114ec:	add	x0, x1, x0
  4114f0:	mov	w1, #0x27                  	// #39
  4114f4:	strb	w1, [x0]
  4114f8:	ldr	x0, [sp, #224]
  4114fc:	add	x0, x0, #0x1
  411500:	str	x0, [sp, #224]
  411504:	mov	w0, #0x1                   	// #1
  411508:	strb	w0, [sp, #197]
  41150c:	ldr	x1, [sp, #224]
  411510:	ldr	x0, [sp, #96]
  411514:	cmp	x1, x0
  411518:	b.cs	411530 <__fxstatat@plt+0xe540>  // b.hs, b.nlast
  41151c:	ldr	x1, [sp, #104]
  411520:	ldr	x0, [sp, #224]
  411524:	add	x0, x1, x0
  411528:	mov	w1, #0x5c                  	// #92
  41152c:	strb	w1, [x0]
  411530:	ldr	x0, [sp, #224]
  411534:	add	x0, x0, #0x1
  411538:	str	x0, [sp, #224]
  41153c:	ldr	x1, [sp, #224]
  411540:	ldr	x0, [sp, #96]
  411544:	cmp	x1, x0
  411548:	b.cs	411570 <__fxstatat@plt+0xe580>  // b.hs, b.nlast
  41154c:	ldrb	w0, [sp, #194]
  411550:	lsr	w0, w0, #6
  411554:	and	w1, w0, #0xff
  411558:	ldr	x2, [sp, #104]
  41155c:	ldr	x0, [sp, #224]
  411560:	add	x0, x2, x0
  411564:	add	w1, w1, #0x30
  411568:	and	w1, w1, #0xff
  41156c:	strb	w1, [x0]
  411570:	ldr	x0, [sp, #224]
  411574:	add	x0, x0, #0x1
  411578:	str	x0, [sp, #224]
  41157c:	ldr	x1, [sp, #224]
  411580:	ldr	x0, [sp, #96]
  411584:	cmp	x1, x0
  411588:	b.cs	4115b8 <__fxstatat@plt+0xe5c8>  // b.hs, b.nlast
  41158c:	ldrb	w0, [sp, #194]
  411590:	lsr	w0, w0, #3
  411594:	and	w0, w0, #0xff
  411598:	and	w0, w0, #0x7
  41159c:	and	w1, w0, #0xff
  4115a0:	ldr	x2, [sp, #104]
  4115a4:	ldr	x0, [sp, #224]
  4115a8:	add	x0, x2, x0
  4115ac:	add	w1, w1, #0x30
  4115b0:	and	w1, w1, #0xff
  4115b4:	strb	w1, [x0]
  4115b8:	ldr	x0, [sp, #224]
  4115bc:	add	x0, x0, #0x1
  4115c0:	str	x0, [sp, #224]
  4115c4:	ldrb	w0, [sp, #194]
  4115c8:	and	w0, w0, #0x7
  4115cc:	and	w0, w0, #0xff
  4115d0:	add	w0, w0, #0x30
  4115d4:	strb	w0, [sp, #194]
  4115d8:	b	41161c <__fxstatat@plt+0xe62c>
  4115dc:	ldrb	w0, [sp, #192]
  4115e0:	cmp	w0, #0x0
  4115e4:	b.eq	41161c <__fxstatat@plt+0xe62c>  // b.none
  4115e8:	ldr	x1, [sp, #224]
  4115ec:	ldr	x0, [sp, #96]
  4115f0:	cmp	x1, x0
  4115f4:	b.cs	41160c <__fxstatat@plt+0xe61c>  // b.hs, b.nlast
  4115f8:	ldr	x1, [sp, #104]
  4115fc:	ldr	x0, [sp, #224]
  411600:	add	x0, x1, x0
  411604:	mov	w1, #0x5c                  	// #92
  411608:	strb	w1, [x0]
  41160c:	ldr	x0, [sp, #224]
  411610:	add	x0, x0, #0x1
  411614:	str	x0, [sp, #224]
  411618:	strb	wzr, [sp, #192]
  41161c:	ldr	x0, [sp, #232]
  411620:	add	x0, x0, #0x1
  411624:	ldr	x1, [sp, #136]
  411628:	cmp	x1, x0
  41162c:	b.ls	411708 <__fxstatat@plt+0xe718>  // b.plast
  411630:	ldrb	w0, [sp, #197]
  411634:	cmp	w0, #0x0
  411638:	b.eq	4116b4 <__fxstatat@plt+0xe6c4>  // b.none
  41163c:	ldrb	w0, [sp, #191]
  411640:	eor	w0, w0, #0x1
  411644:	and	w0, w0, #0xff
  411648:	cmp	w0, #0x0
  41164c:	b.eq	4116b4 <__fxstatat@plt+0xe6c4>  // b.none
  411650:	ldr	x1, [sp, #224]
  411654:	ldr	x0, [sp, #96]
  411658:	cmp	x1, x0
  41165c:	b.cs	411674 <__fxstatat@plt+0xe684>  // b.hs, b.nlast
  411660:	ldr	x1, [sp, #104]
  411664:	ldr	x0, [sp, #224]
  411668:	add	x0, x1, x0
  41166c:	mov	w1, #0x27                  	// #39
  411670:	strb	w1, [x0]
  411674:	ldr	x0, [sp, #224]
  411678:	add	x0, x0, #0x1
  41167c:	str	x0, [sp, #224]
  411680:	ldr	x1, [sp, #224]
  411684:	ldr	x0, [sp, #96]
  411688:	cmp	x1, x0
  41168c:	b.cs	4116a4 <__fxstatat@plt+0xe6b4>  // b.hs, b.nlast
  411690:	ldr	x1, [sp, #104]
  411694:	ldr	x0, [sp, #224]
  411698:	add	x0, x1, x0
  41169c:	mov	w1, #0x27                  	// #39
  4116a0:	strb	w1, [x0]
  4116a4:	ldr	x0, [sp, #224]
  4116a8:	add	x0, x0, #0x1
  4116ac:	str	x0, [sp, #224]
  4116b0:	strb	wzr, [sp, #197]
  4116b4:	ldr	x1, [sp, #224]
  4116b8:	ldr	x0, [sp, #96]
  4116bc:	cmp	x1, x0
  4116c0:	b.cs	4116d8 <__fxstatat@plt+0xe6e8>  // b.hs, b.nlast
  4116c4:	ldr	x1, [sp, #104]
  4116c8:	ldr	x0, [sp, #224]
  4116cc:	add	x0, x1, x0
  4116d0:	ldrb	w1, [sp, #194]
  4116d4:	strb	w1, [x0]
  4116d8:	ldr	x0, [sp, #224]
  4116dc:	add	x0, x0, #0x1
  4116e0:	str	x0, [sp, #224]
  4116e4:	ldr	x0, [sp, #232]
  4116e8:	add	x0, x0, #0x1
  4116ec:	str	x0, [sp, #232]
  4116f0:	ldr	x1, [sp, #88]
  4116f4:	ldr	x0, [sp, #232]
  4116f8:	add	x0, x1, x0
  4116fc:	ldrb	w0, [x0]
  411700:	strb	w0, [sp, #194]
  411704:	b	411420 <__fxstatat@plt+0xe430>
  411708:	nop
  41170c:	b	4118e0 <__fxstatat@plt+0xe8f0>
  411710:	nop
  411714:	b	41173c <__fxstatat@plt+0xe74c>
  411718:	nop
  41171c:	b	41173c <__fxstatat@plt+0xe74c>
  411720:	nop
  411724:	b	41173c <__fxstatat@plt+0xe74c>
  411728:	nop
  41172c:	b	41173c <__fxstatat@plt+0xe74c>
  411730:	nop
  411734:	b	41173c <__fxstatat@plt+0xe74c>
  411738:	nop
  41173c:	ldrb	w0, [sp, #199]
  411740:	eor	w0, w0, #0x1
  411744:	and	w0, w0, #0xff
  411748:	cmp	w0, #0x0
  41174c:	b.ne	41175c <__fxstatat@plt+0xe76c>  // b.any
  411750:	ldr	w0, [sp, #76]
  411754:	cmp	w0, #0x2
  411758:	b.ne	411770 <__fxstatat@plt+0xe780>  // b.any
  41175c:	ldrb	w0, [sp, #198]
  411760:	eor	w0, w0, #0x1
  411764:	and	w0, w0, #0xff
  411768:	cmp	w0, #0x0
  41176c:	b.ne	4117b4 <__fxstatat@plt+0xe7c4>  // b.any
  411770:	ldr	x0, [sp, #64]
  411774:	cmp	x0, #0x0
  411778:	b.eq	4117b4 <__fxstatat@plt+0xe7c4>  // b.none
  41177c:	ldrb	w0, [sp, #194]
  411780:	lsr	w0, w0, #5
  411784:	and	w0, w0, #0xff
  411788:	and	x0, x0, #0xff
  41178c:	lsl	x0, x0, #2
  411790:	ldr	x1, [sp, #64]
  411794:	add	x0, x1, x0
  411798:	ldr	w1, [x0]
  41179c:	ldrb	w0, [sp, #194]
  4117a0:	and	w0, w0, #0x1f
  4117a4:	lsr	w0, w1, w0
  4117a8:	and	w0, w0, #0x1
  4117ac:	cmp	w0, #0x0
  4117b0:	b.ne	4117c8 <__fxstatat@plt+0xe7d8>  // b.any
  4117b4:	ldrb	w0, [sp, #192]
  4117b8:	eor	w0, w0, #0x1
  4117bc:	and	w0, w0, #0xff
  4117c0:	cmp	w0, #0x0
  4117c4:	b.ne	4118dc <__fxstatat@plt+0xe8ec>  // b.any
  4117c8:	nop
  4117cc:	ldrb	w0, [sp, #198]
  4117d0:	cmp	w0, #0x0
  4117d4:	b.ne	411b80 <__fxstatat@plt+0xeb90>  // b.any
  4117d8:	mov	w0, #0x1                   	// #1
  4117dc:	strb	w0, [sp, #191]
  4117e0:	ldr	w0, [sp, #76]
  4117e4:	cmp	w0, #0x2
  4117e8:	b.ne	411898 <__fxstatat@plt+0xe8a8>  // b.any
  4117ec:	ldrb	w0, [sp, #197]
  4117f0:	eor	w0, w0, #0x1
  4117f4:	and	w0, w0, #0xff
  4117f8:	cmp	w0, #0x0
  4117fc:	b.eq	411898 <__fxstatat@plt+0xe8a8>  // b.none
  411800:	ldr	x1, [sp, #224]
  411804:	ldr	x0, [sp, #96]
  411808:	cmp	x1, x0
  41180c:	b.cs	411824 <__fxstatat@plt+0xe834>  // b.hs, b.nlast
  411810:	ldr	x1, [sp, #104]
  411814:	ldr	x0, [sp, #224]
  411818:	add	x0, x1, x0
  41181c:	mov	w1, #0x27                  	// #39
  411820:	strb	w1, [x0]
  411824:	ldr	x0, [sp, #224]
  411828:	add	x0, x0, #0x1
  41182c:	str	x0, [sp, #224]
  411830:	ldr	x1, [sp, #224]
  411834:	ldr	x0, [sp, #96]
  411838:	cmp	x1, x0
  41183c:	b.cs	411854 <__fxstatat@plt+0xe864>  // b.hs, b.nlast
  411840:	ldr	x1, [sp, #104]
  411844:	ldr	x0, [sp, #224]
  411848:	add	x0, x1, x0
  41184c:	mov	w1, #0x24                  	// #36
  411850:	strb	w1, [x0]
  411854:	ldr	x0, [sp, #224]
  411858:	add	x0, x0, #0x1
  41185c:	str	x0, [sp, #224]
  411860:	ldr	x1, [sp, #224]
  411864:	ldr	x0, [sp, #96]
  411868:	cmp	x1, x0
  41186c:	b.cs	411884 <__fxstatat@plt+0xe894>  // b.hs, b.nlast
  411870:	ldr	x1, [sp, #104]
  411874:	ldr	x0, [sp, #224]
  411878:	add	x0, x1, x0
  41187c:	mov	w1, #0x27                  	// #39
  411880:	strb	w1, [x0]
  411884:	ldr	x0, [sp, #224]
  411888:	add	x0, x0, #0x1
  41188c:	str	x0, [sp, #224]
  411890:	mov	w0, #0x1                   	// #1
  411894:	strb	w0, [sp, #197]
  411898:	ldr	x1, [sp, #224]
  41189c:	ldr	x0, [sp, #96]
  4118a0:	cmp	x1, x0
  4118a4:	b.cs	4118bc <__fxstatat@plt+0xe8cc>  // b.hs, b.nlast
  4118a8:	ldr	x1, [sp, #104]
  4118ac:	ldr	x0, [sp, #224]
  4118b0:	add	x0, x1, x0
  4118b4:	mov	w1, #0x5c                  	// #92
  4118b8:	strb	w1, [x0]
  4118bc:	ldr	x0, [sp, #224]
  4118c0:	add	x0, x0, #0x1
  4118c4:	str	x0, [sp, #224]
  4118c8:	b	4118e0 <__fxstatat@plt+0xe8f0>
  4118cc:	nop
  4118d0:	b	4118e0 <__fxstatat@plt+0xe8f0>
  4118d4:	nop
  4118d8:	b	4118e0 <__fxstatat@plt+0xe8f0>
  4118dc:	nop
  4118e0:	ldrb	w0, [sp, #197]
  4118e4:	cmp	w0, #0x0
  4118e8:	b.eq	411964 <__fxstatat@plt+0xe974>  // b.none
  4118ec:	ldrb	w0, [sp, #191]
  4118f0:	eor	w0, w0, #0x1
  4118f4:	and	w0, w0, #0xff
  4118f8:	cmp	w0, #0x0
  4118fc:	b.eq	411964 <__fxstatat@plt+0xe974>  // b.none
  411900:	ldr	x1, [sp, #224]
  411904:	ldr	x0, [sp, #96]
  411908:	cmp	x1, x0
  41190c:	b.cs	411924 <__fxstatat@plt+0xe934>  // b.hs, b.nlast
  411910:	ldr	x1, [sp, #104]
  411914:	ldr	x0, [sp, #224]
  411918:	add	x0, x1, x0
  41191c:	mov	w1, #0x27                  	// #39
  411920:	strb	w1, [x0]
  411924:	ldr	x0, [sp, #224]
  411928:	add	x0, x0, #0x1
  41192c:	str	x0, [sp, #224]
  411930:	ldr	x1, [sp, #224]
  411934:	ldr	x0, [sp, #96]
  411938:	cmp	x1, x0
  41193c:	b.cs	411954 <__fxstatat@plt+0xe964>  // b.hs, b.nlast
  411940:	ldr	x1, [sp, #104]
  411944:	ldr	x0, [sp, #224]
  411948:	add	x0, x1, x0
  41194c:	mov	w1, #0x27                  	// #39
  411950:	strb	w1, [x0]
  411954:	ldr	x0, [sp, #224]
  411958:	add	x0, x0, #0x1
  41195c:	str	x0, [sp, #224]
  411960:	strb	wzr, [sp, #197]
  411964:	ldr	x1, [sp, #224]
  411968:	ldr	x0, [sp, #96]
  41196c:	cmp	x1, x0
  411970:	b.cs	411988 <__fxstatat@plt+0xe998>  // b.hs, b.nlast
  411974:	ldr	x1, [sp, #104]
  411978:	ldr	x0, [sp, #224]
  41197c:	add	x0, x1, x0
  411980:	ldrb	w1, [sp, #194]
  411984:	strb	w1, [x0]
  411988:	ldr	x0, [sp, #224]
  41198c:	add	x0, x0, #0x1
  411990:	str	x0, [sp, #224]
  411994:	ldrb	w0, [sp, #190]
  411998:	eor	w0, w0, #0x1
  41199c:	and	w0, w0, #0xff
  4119a0:	cmp	w0, #0x0
  4119a4:	b.eq	4119ac <__fxstatat@plt+0xe9bc>  // b.none
  4119a8:	strb	wzr, [sp, #195]
  4119ac:	ldr	x0, [sp, #232]
  4119b0:	add	x0, x0, #0x1
  4119b4:	str	x0, [sp, #232]
  4119b8:	ldr	x0, [sp, #80]
  4119bc:	cmn	x0, #0x1
  4119c0:	b.ne	4119e4 <__fxstatat@plt+0xe9f4>  // b.any
  4119c4:	ldr	x1, [sp, #88]
  4119c8:	ldr	x0, [sp, #232]
  4119cc:	add	x0, x1, x0
  4119d0:	ldrb	w0, [x0]
  4119d4:	cmp	w0, #0x0
  4119d8:	cset	w0, ne  // ne = any
  4119dc:	and	w0, w0, #0xff
  4119e0:	b	4119f8 <__fxstatat@plt+0xea08>
  4119e4:	ldr	x1, [sp, #232]
  4119e8:	ldr	x0, [sp, #80]
  4119ec:	cmp	x1, x0
  4119f0:	cset	w0, ne  // ne = any
  4119f4:	and	w0, w0, #0xff
  4119f8:	cmp	w0, #0x0
  4119fc:	b.ne	410b04 <__fxstatat@plt+0xdb14>  // b.any
  411a00:	ldr	x0, [sp, #224]
  411a04:	cmp	x0, #0x0
  411a08:	b.ne	411a24 <__fxstatat@plt+0xea34>  // b.any
  411a0c:	ldr	w0, [sp, #76]
  411a10:	cmp	w0, #0x2
  411a14:	b.ne	411a24 <__fxstatat@plt+0xea34>  // b.any
  411a18:	ldrb	w0, [sp, #198]
  411a1c:	cmp	w0, #0x0
  411a20:	b.ne	411b88 <__fxstatat@plt+0xeb98>  // b.any
  411a24:	ldr	w0, [sp, #76]
  411a28:	cmp	w0, #0x2
  411a2c:	b.ne	411ab4 <__fxstatat@plt+0xeac4>  // b.any
  411a30:	ldrb	w0, [sp, #198]
  411a34:	eor	w0, w0, #0x1
  411a38:	and	w0, w0, #0xff
  411a3c:	cmp	w0, #0x0
  411a40:	b.eq	411ab4 <__fxstatat@plt+0xeac4>  // b.none
  411a44:	ldrb	w0, [sp, #196]
  411a48:	cmp	w0, #0x0
  411a4c:	b.eq	411ab4 <__fxstatat@plt+0xeac4>  // b.none
  411a50:	ldrb	w0, [sp, #195]
  411a54:	cmp	w0, #0x0
  411a58:	b.eq	411a8c <__fxstatat@plt+0xea9c>  // b.none
  411a5c:	ldr	x0, [sp, #240]
  411a60:	str	x0, [sp]
  411a64:	ldr	x7, [sp, #56]
  411a68:	ldr	x6, [sp, #64]
  411a6c:	ldr	w5, [sp, #72]
  411a70:	mov	w4, #0x5                   	// #5
  411a74:	ldr	x3, [sp, #80]
  411a78:	ldr	x2, [sp, #88]
  411a7c:	ldr	x1, [sp, #216]
  411a80:	ldr	x0, [sp, #104]
  411a84:	bl	4107dc <__fxstatat@plt+0xd7ec>
  411a88:	b	411be0 <__fxstatat@plt+0xebf0>
  411a8c:	ldr	x0, [sp, #96]
  411a90:	cmp	x0, #0x0
  411a94:	b.ne	411ab4 <__fxstatat@plt+0xeac4>  // b.any
  411a98:	ldr	x0, [sp, #216]
  411a9c:	cmp	x0, #0x0
  411aa0:	b.eq	411ab4 <__fxstatat@plt+0xeac4>  // b.none
  411aa4:	ldr	x0, [sp, #216]
  411aa8:	str	x0, [sp, #96]
  411aac:	str	xzr, [sp, #224]
  411ab0:	b	410854 <__fxstatat@plt+0xd864>
  411ab4:	ldr	x0, [sp, #208]
  411ab8:	cmp	x0, #0x0
  411abc:	b.eq	411b28 <__fxstatat@plt+0xeb38>  // b.none
  411ac0:	ldrb	w0, [sp, #198]
  411ac4:	eor	w0, w0, #0x1
  411ac8:	and	w0, w0, #0xff
  411acc:	cmp	w0, #0x0
  411ad0:	b.eq	411b28 <__fxstatat@plt+0xeb38>  // b.none
  411ad4:	b	411b18 <__fxstatat@plt+0xeb28>
  411ad8:	ldr	x1, [sp, #224]
  411adc:	ldr	x0, [sp, #96]
  411ae0:	cmp	x1, x0
  411ae4:	b.cs	411b00 <__fxstatat@plt+0xeb10>  // b.hs, b.nlast
  411ae8:	ldr	x1, [sp, #104]
  411aec:	ldr	x0, [sp, #224]
  411af0:	add	x0, x1, x0
  411af4:	ldr	x1, [sp, #208]
  411af8:	ldrb	w1, [x1]
  411afc:	strb	w1, [x0]
  411b00:	ldr	x0, [sp, #224]
  411b04:	add	x0, x0, #0x1
  411b08:	str	x0, [sp, #224]
  411b0c:	ldr	x0, [sp, #208]
  411b10:	add	x0, x0, #0x1
  411b14:	str	x0, [sp, #208]
  411b18:	ldr	x0, [sp, #208]
  411b1c:	ldrb	w0, [x0]
  411b20:	cmp	w0, #0x0
  411b24:	b.ne	411ad8 <__fxstatat@plt+0xeae8>  // b.any
  411b28:	ldr	x1, [sp, #224]
  411b2c:	ldr	x0, [sp, #96]
  411b30:	cmp	x1, x0
  411b34:	b.cs	411b48 <__fxstatat@plt+0xeb58>  // b.hs, b.nlast
  411b38:	ldr	x1, [sp, #104]
  411b3c:	ldr	x0, [sp, #224]
  411b40:	add	x0, x1, x0
  411b44:	strb	wzr, [x0]
  411b48:	ldr	x0, [sp, #224]
  411b4c:	b	411be0 <__fxstatat@plt+0xebf0>
  411b50:	nop
  411b54:	b	411b8c <__fxstatat@plt+0xeb9c>
  411b58:	nop
  411b5c:	b	411b8c <__fxstatat@plt+0xeb9c>
  411b60:	nop
  411b64:	b	411b8c <__fxstatat@plt+0xeb9c>
  411b68:	nop
  411b6c:	b	411b8c <__fxstatat@plt+0xeb9c>
  411b70:	nop
  411b74:	b	411b8c <__fxstatat@plt+0xeb9c>
  411b78:	nop
  411b7c:	b	411b8c <__fxstatat@plt+0xeb9c>
  411b80:	nop
  411b84:	b	411b8c <__fxstatat@plt+0xeb9c>
  411b88:	nop
  411b8c:	ldr	w0, [sp, #76]
  411b90:	cmp	w0, #0x2
  411b94:	b.ne	411bac <__fxstatat@plt+0xebbc>  // b.any
  411b98:	ldrb	w0, [sp, #199]
  411b9c:	cmp	w0, #0x0
  411ba0:	b.eq	411bac <__fxstatat@plt+0xebbc>  // b.none
  411ba4:	mov	w0, #0x4                   	// #4
  411ba8:	str	w0, [sp, #76]
  411bac:	ldr	w0, [sp, #72]
  411bb0:	and	w1, w0, #0xfffffffd
  411bb4:	ldr	x0, [sp, #240]
  411bb8:	str	x0, [sp]
  411bbc:	ldr	x7, [sp, #56]
  411bc0:	mov	x6, #0x0                   	// #0
  411bc4:	mov	w5, w1
  411bc8:	ldr	w4, [sp, #76]
  411bcc:	ldr	x3, [sp, #80]
  411bd0:	ldr	x2, [sp, #88]
  411bd4:	ldr	x1, [sp, #96]
  411bd8:	ldr	x0, [sp, #104]
  411bdc:	bl	4107dc <__fxstatat@plt+0xd7ec>
  411be0:	ldr	x19, [sp, #32]
  411be4:	ldp	x29, x30, [sp, #16]
  411be8:	add	sp, sp, #0xf0
  411bec:	ret
  411bf0:	sub	sp, sp, #0x70
  411bf4:	stp	x29, x30, [sp, #16]
  411bf8:	add	x29, sp, #0x10
  411bfc:	str	x0, [sp, #72]
  411c00:	str	x1, [sp, #64]
  411c04:	str	x2, [sp, #56]
  411c08:	str	x3, [sp, #48]
  411c0c:	str	x4, [sp, #40]
  411c10:	ldr	x0, [sp, #40]
  411c14:	cmp	x0, #0x0
  411c18:	b.eq	411c24 <__fxstatat@plt+0xec34>  // b.none
  411c1c:	ldr	x0, [sp, #40]
  411c20:	b	411c2c <__fxstatat@plt+0xec3c>
  411c24:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411c28:	add	x0, x0, #0x968
  411c2c:	str	x0, [sp, #104]
  411c30:	bl	402f30 <__errno_location@plt>
  411c34:	ldr	w0, [x0]
  411c38:	str	w0, [sp, #100]
  411c3c:	ldr	x0, [sp, #104]
  411c40:	ldr	w1, [x0]
  411c44:	ldr	x0, [sp, #104]
  411c48:	ldr	w2, [x0, #4]
  411c4c:	ldr	x0, [sp, #104]
  411c50:	add	x3, x0, #0x8
  411c54:	ldr	x0, [sp, #104]
  411c58:	ldr	x4, [x0, #40]
  411c5c:	ldr	x0, [sp, #104]
  411c60:	ldr	x0, [x0, #48]
  411c64:	str	x0, [sp]
  411c68:	mov	x7, x4
  411c6c:	mov	x6, x3
  411c70:	mov	w5, w2
  411c74:	mov	w4, w1
  411c78:	ldr	x3, [sp, #48]
  411c7c:	ldr	x2, [sp, #56]
  411c80:	ldr	x1, [sp, #64]
  411c84:	ldr	x0, [sp, #72]
  411c88:	bl	4107dc <__fxstatat@plt+0xd7ec>
  411c8c:	str	x0, [sp, #88]
  411c90:	bl	402f30 <__errno_location@plt>
  411c94:	mov	x1, x0
  411c98:	ldr	w0, [sp, #100]
  411c9c:	str	w0, [x1]
  411ca0:	ldr	x0, [sp, #88]
  411ca4:	ldp	x29, x30, [sp, #16]
  411ca8:	add	sp, sp, #0x70
  411cac:	ret
  411cb0:	stp	x29, x30, [sp, #-48]!
  411cb4:	mov	x29, sp
  411cb8:	str	x0, [sp, #40]
  411cbc:	str	x1, [sp, #32]
  411cc0:	str	x2, [sp, #24]
  411cc4:	ldr	x3, [sp, #24]
  411cc8:	mov	x2, #0x0                   	// #0
  411ccc:	ldr	x1, [sp, #32]
  411cd0:	ldr	x0, [sp, #40]
  411cd4:	bl	411ce0 <__fxstatat@plt+0xecf0>
  411cd8:	ldp	x29, x30, [sp], #48
  411cdc:	ret
  411ce0:	sub	sp, sp, #0x60
  411ce4:	stp	x29, x30, [sp, #16]
  411ce8:	add	x29, sp, #0x10
  411cec:	str	x0, [sp, #56]
  411cf0:	str	x1, [sp, #48]
  411cf4:	str	x2, [sp, #40]
  411cf8:	str	x3, [sp, #32]
  411cfc:	ldr	x0, [sp, #32]
  411d00:	cmp	x0, #0x0
  411d04:	b.eq	411d10 <__fxstatat@plt+0xed20>  // b.none
  411d08:	ldr	x0, [sp, #32]
  411d0c:	b	411d18 <__fxstatat@plt+0xed28>
  411d10:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411d14:	add	x0, x0, #0x968
  411d18:	str	x0, [sp, #88]
  411d1c:	bl	402f30 <__errno_location@plt>
  411d20:	ldr	w0, [x0]
  411d24:	str	w0, [sp, #84]
  411d28:	ldr	x0, [sp, #88]
  411d2c:	ldr	w0, [x0, #4]
  411d30:	ldr	x1, [sp, #40]
  411d34:	cmp	x1, #0x0
  411d38:	cset	w1, eq  // eq = none
  411d3c:	and	w1, w1, #0xff
  411d40:	orr	w0, w0, w1
  411d44:	str	w0, [sp, #80]
  411d48:	ldr	x0, [sp, #88]
  411d4c:	ldr	w1, [x0]
  411d50:	ldr	x0, [sp, #88]
  411d54:	add	x2, x0, #0x8
  411d58:	ldr	x0, [sp, #88]
  411d5c:	ldr	x3, [x0, #40]
  411d60:	ldr	x0, [sp, #88]
  411d64:	ldr	x0, [x0, #48]
  411d68:	str	x0, [sp]
  411d6c:	mov	x7, x3
  411d70:	mov	x6, x2
  411d74:	ldr	w5, [sp, #80]
  411d78:	mov	w4, w1
  411d7c:	ldr	x3, [sp, #48]
  411d80:	ldr	x2, [sp, #56]
  411d84:	mov	x1, #0x0                   	// #0
  411d88:	mov	x0, #0x0                   	// #0
  411d8c:	bl	4107dc <__fxstatat@plt+0xd7ec>
  411d90:	add	x0, x0, #0x1
  411d94:	str	x0, [sp, #72]
  411d98:	ldr	x0, [sp, #72]
  411d9c:	bl	415a94 <__fxstatat@plt+0x12aa4>
  411da0:	str	x0, [sp, #64]
  411da4:	ldr	x0, [sp, #88]
  411da8:	ldr	w1, [x0]
  411dac:	ldr	x0, [sp, #88]
  411db0:	add	x2, x0, #0x8
  411db4:	ldr	x0, [sp, #88]
  411db8:	ldr	x3, [x0, #40]
  411dbc:	ldr	x0, [sp, #88]
  411dc0:	ldr	x0, [x0, #48]
  411dc4:	str	x0, [sp]
  411dc8:	mov	x7, x3
  411dcc:	mov	x6, x2
  411dd0:	ldr	w5, [sp, #80]
  411dd4:	mov	w4, w1
  411dd8:	ldr	x3, [sp, #48]
  411ddc:	ldr	x2, [sp, #56]
  411de0:	ldr	x1, [sp, #72]
  411de4:	ldr	x0, [sp, #64]
  411de8:	bl	4107dc <__fxstatat@plt+0xd7ec>
  411dec:	bl	402f30 <__errno_location@plt>
  411df0:	mov	x1, x0
  411df4:	ldr	w0, [sp, #84]
  411df8:	str	w0, [x1]
  411dfc:	ldr	x0, [sp, #40]
  411e00:	cmp	x0, #0x0
  411e04:	b.eq	411e18 <__fxstatat@plt+0xee28>  // b.none
  411e08:	ldr	x0, [sp, #72]
  411e0c:	sub	x1, x0, #0x1
  411e10:	ldr	x0, [sp, #40]
  411e14:	str	x1, [x0]
  411e18:	ldr	x0, [sp, #64]
  411e1c:	ldp	x29, x30, [sp, #16]
  411e20:	add	sp, sp, #0x60
  411e24:	ret
  411e28:	stp	x29, x30, [sp, #-32]!
  411e2c:	mov	x29, sp
  411e30:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411e34:	add	x0, x0, #0x448
  411e38:	ldr	x0, [x0]
  411e3c:	str	x0, [sp, #16]
  411e40:	mov	w0, #0x1                   	// #1
  411e44:	str	w0, [sp, #28]
  411e48:	b	411e70 <__fxstatat@plt+0xee80>
  411e4c:	ldrsw	x0, [sp, #28]
  411e50:	lsl	x0, x0, #4
  411e54:	ldr	x1, [sp, #16]
  411e58:	add	x0, x1, x0
  411e5c:	ldr	x0, [x0, #8]
  411e60:	bl	402d00 <free@plt>
  411e64:	ldr	w0, [sp, #28]
  411e68:	add	w0, w0, #0x1
  411e6c:	str	w0, [sp, #28]
  411e70:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411e74:	add	x0, x0, #0x430
  411e78:	ldr	w0, [x0]
  411e7c:	ldr	w1, [sp, #28]
  411e80:	cmp	w1, w0
  411e84:	b.lt	411e4c <__fxstatat@plt+0xee5c>  // b.tstop
  411e88:	ldr	x0, [sp, #16]
  411e8c:	ldr	x1, [x0, #8]
  411e90:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411e94:	add	x0, x0, #0x9a0
  411e98:	cmp	x1, x0
  411e9c:	b.eq	411ed0 <__fxstatat@plt+0xeee0>  // b.none
  411ea0:	ldr	x0, [sp, #16]
  411ea4:	ldr	x0, [x0, #8]
  411ea8:	bl	402d00 <free@plt>
  411eac:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411eb0:	add	x0, x0, #0x438
  411eb4:	mov	x1, #0x100                 	// #256
  411eb8:	str	x1, [x0]
  411ebc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411ec0:	add	x0, x0, #0x438
  411ec4:	adrp	x1, 431000 <__fxstatat@plt+0x2e010>
  411ec8:	add	x1, x1, #0x9a0
  411ecc:	str	x1, [x0, #8]
  411ed0:	ldr	x1, [sp, #16]
  411ed4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411ed8:	add	x0, x0, #0x438
  411edc:	cmp	x1, x0
  411ee0:	b.eq	411f00 <__fxstatat@plt+0xef10>  // b.none
  411ee4:	ldr	x0, [sp, #16]
  411ee8:	bl	402d00 <free@plt>
  411eec:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411ef0:	add	x0, x0, #0x448
  411ef4:	adrp	x1, 431000 <__fxstatat@plt+0x2e010>
  411ef8:	add	x1, x1, #0x438
  411efc:	str	x1, [x0]
  411f00:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411f04:	add	x0, x0, #0x430
  411f08:	mov	w1, #0x1                   	// #1
  411f0c:	str	w1, [x0]
  411f10:	nop
  411f14:	ldp	x29, x30, [sp], #32
  411f18:	ret
  411f1c:	sub	sp, sp, #0x80
  411f20:	stp	x29, x30, [sp, #16]
  411f24:	add	x29, sp, #0x10
  411f28:	str	w0, [sp, #60]
  411f2c:	str	x1, [sp, #48]
  411f30:	str	x2, [sp, #40]
  411f34:	str	x3, [sp, #32]
  411f38:	bl	402f30 <__errno_location@plt>
  411f3c:	ldr	w0, [x0]
  411f40:	str	w0, [sp, #108]
  411f44:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411f48:	add	x0, x0, #0x448
  411f4c:	ldr	x0, [x0]
  411f50:	str	x0, [sp, #120]
  411f54:	ldr	w0, [sp, #60]
  411f58:	cmp	w0, #0x0
  411f5c:	b.ge	411f64 <__fxstatat@plt+0xef74>  // b.tcont
  411f60:	bl	402bf0 <abort@plt>
  411f64:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411f68:	add	x0, x0, #0x430
  411f6c:	ldr	w0, [x0]
  411f70:	ldr	w1, [sp, #60]
  411f74:	cmp	w1, w0
  411f78:	b.lt	412070 <__fxstatat@plt+0xf080>  // b.tstop
  411f7c:	ldr	x1, [sp, #120]
  411f80:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411f84:	add	x0, x0, #0x438
  411f88:	cmp	x1, x0
  411f8c:	cset	w0, eq  // eq = none
  411f90:	strb	w0, [sp, #107]
  411f94:	mov	w0, #0x7ffffffe            	// #2147483646
  411f98:	str	w0, [sp, #100]
  411f9c:	ldr	w1, [sp, #100]
  411fa0:	ldr	w0, [sp, #60]
  411fa4:	cmp	w1, w0
  411fa8:	b.ge	411fb0 <__fxstatat@plt+0xefc0>  // b.tcont
  411fac:	bl	415c90 <__fxstatat@plt+0x12ca0>
  411fb0:	ldrb	w0, [sp, #107]
  411fb4:	cmp	w0, #0x0
  411fb8:	b.eq	411fc4 <__fxstatat@plt+0xefd4>  // b.none
  411fbc:	mov	x0, #0x0                   	// #0
  411fc0:	b	411fc8 <__fxstatat@plt+0xefd8>
  411fc4:	ldr	x0, [sp, #120]
  411fc8:	ldr	w1, [sp, #60]
  411fcc:	add	w1, w1, #0x1
  411fd0:	sxtw	x1, w1
  411fd4:	lsl	x1, x1, #4
  411fd8:	bl	415af0 <__fxstatat@plt+0x12b00>
  411fdc:	str	x0, [sp, #120]
  411fe0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  411fe4:	add	x0, x0, #0x448
  411fe8:	ldr	x1, [sp, #120]
  411fec:	str	x1, [x0]
  411ff0:	ldrb	w0, [sp, #107]
  411ff4:	cmp	w0, #0x0
  411ff8:	b.eq	412010 <__fxstatat@plt+0xf020>  // b.none
  411ffc:	ldr	x2, [sp, #120]
  412000:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  412004:	add	x0, x0, #0x438
  412008:	ldp	x0, x1, [x0]
  41200c:	stp	x0, x1, [x2]
  412010:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  412014:	add	x0, x0, #0x430
  412018:	ldr	w0, [x0]
  41201c:	sxtw	x0, w0
  412020:	lsl	x0, x0, #4
  412024:	ldr	x1, [sp, #120]
  412028:	add	x3, x1, x0
  41202c:	ldr	w0, [sp, #60]
  412030:	add	w1, w0, #0x1
  412034:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  412038:	add	x0, x0, #0x430
  41203c:	ldr	w0, [x0]
  412040:	sub	w0, w1, w0
  412044:	sxtw	x0, w0
  412048:	lsl	x0, x0, #4
  41204c:	mov	x2, x0
  412050:	mov	w1, #0x0                   	// #0
  412054:	mov	x0, x3
  412058:	bl	402ad0 <memset@plt>
  41205c:	ldr	w0, [sp, #60]
  412060:	add	w1, w0, #0x1
  412064:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  412068:	add	x0, x0, #0x430
  41206c:	str	w1, [x0]
  412070:	ldrsw	x0, [sp, #60]
  412074:	lsl	x0, x0, #4
  412078:	ldr	x1, [sp, #120]
  41207c:	add	x0, x1, x0
  412080:	ldr	x0, [x0]
  412084:	str	x0, [sp, #88]
  412088:	ldrsw	x0, [sp, #60]
  41208c:	lsl	x0, x0, #4
  412090:	ldr	x1, [sp, #120]
  412094:	add	x0, x1, x0
  412098:	ldr	x0, [x0, #8]
  41209c:	str	x0, [sp, #112]
  4120a0:	ldr	x0, [sp, #32]
  4120a4:	ldr	w0, [x0, #4]
  4120a8:	orr	w0, w0, #0x1
  4120ac:	str	w0, [sp, #84]
  4120b0:	ldr	x0, [sp, #32]
  4120b4:	ldr	w1, [x0]
  4120b8:	ldr	x0, [sp, #32]
  4120bc:	add	x2, x0, #0x8
  4120c0:	ldr	x0, [sp, #32]
  4120c4:	ldr	x3, [x0, #40]
  4120c8:	ldr	x0, [sp, #32]
  4120cc:	ldr	x0, [x0, #48]
  4120d0:	str	x0, [sp]
  4120d4:	mov	x7, x3
  4120d8:	mov	x6, x2
  4120dc:	ldr	w5, [sp, #84]
  4120e0:	mov	w4, w1
  4120e4:	ldr	x3, [sp, #40]
  4120e8:	ldr	x2, [sp, #48]
  4120ec:	ldr	x1, [sp, #88]
  4120f0:	ldr	x0, [sp, #112]
  4120f4:	bl	4107dc <__fxstatat@plt+0xd7ec>
  4120f8:	str	x0, [sp, #72]
  4120fc:	ldr	x1, [sp, #88]
  412100:	ldr	x0, [sp, #72]
  412104:	cmp	x1, x0
  412108:	b.hi	4121b8 <__fxstatat@plt+0xf1c8>  // b.pmore
  41210c:	ldr	x0, [sp, #72]
  412110:	add	x0, x0, #0x1
  412114:	str	x0, [sp, #88]
  412118:	ldrsw	x0, [sp, #60]
  41211c:	lsl	x0, x0, #4
  412120:	ldr	x1, [sp, #120]
  412124:	add	x0, x1, x0
  412128:	ldr	x1, [sp, #88]
  41212c:	str	x1, [x0]
  412130:	ldr	x1, [sp, #112]
  412134:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  412138:	add	x0, x0, #0x9a0
  41213c:	cmp	x1, x0
  412140:	b.eq	41214c <__fxstatat@plt+0xf15c>  // b.none
  412144:	ldr	x0, [sp, #112]
  412148:	bl	402d00 <free@plt>
  41214c:	ldr	x0, [sp, #88]
  412150:	bl	415a94 <__fxstatat@plt+0x12aa4>
  412154:	str	x0, [sp, #112]
  412158:	ldrsw	x0, [sp, #60]
  41215c:	lsl	x0, x0, #4
  412160:	ldr	x1, [sp, #120]
  412164:	add	x0, x1, x0
  412168:	ldr	x1, [sp, #112]
  41216c:	str	x1, [x0, #8]
  412170:	ldr	x0, [sp, #32]
  412174:	ldr	w1, [x0]
  412178:	ldr	x0, [sp, #32]
  41217c:	add	x2, x0, #0x8
  412180:	ldr	x0, [sp, #32]
  412184:	ldr	x3, [x0, #40]
  412188:	ldr	x0, [sp, #32]
  41218c:	ldr	x0, [x0, #48]
  412190:	str	x0, [sp]
  412194:	mov	x7, x3
  412198:	mov	x6, x2
  41219c:	ldr	w5, [sp, #84]
  4121a0:	mov	w4, w1
  4121a4:	ldr	x3, [sp, #40]
  4121a8:	ldr	x2, [sp, #48]
  4121ac:	ldr	x1, [sp, #88]
  4121b0:	ldr	x0, [sp, #112]
  4121b4:	bl	4107dc <__fxstatat@plt+0xd7ec>
  4121b8:	bl	402f30 <__errno_location@plt>
  4121bc:	mov	x1, x0
  4121c0:	ldr	w0, [sp, #108]
  4121c4:	str	w0, [x1]
  4121c8:	ldr	x0, [sp, #112]
  4121cc:	ldp	x29, x30, [sp, #16]
  4121d0:	add	sp, sp, #0x80
  4121d4:	ret
  4121d8:	stp	x29, x30, [sp, #-32]!
  4121dc:	mov	x29, sp
  4121e0:	str	w0, [sp, #28]
  4121e4:	str	x1, [sp, #16]
  4121e8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4121ec:	add	x3, x0, #0x968
  4121f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4121f4:	ldr	x1, [sp, #16]
  4121f8:	ldr	w0, [sp, #28]
  4121fc:	bl	411f1c <__fxstatat@plt+0xef2c>
  412200:	ldp	x29, x30, [sp], #32
  412204:	ret
  412208:	stp	x29, x30, [sp, #-48]!
  41220c:	mov	x29, sp
  412210:	str	w0, [sp, #44]
  412214:	str	x1, [sp, #32]
  412218:	str	x2, [sp, #24]
  41221c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  412220:	add	x3, x0, #0x968
  412224:	ldr	x2, [sp, #24]
  412228:	ldr	x1, [sp, #32]
  41222c:	ldr	w0, [sp, #44]
  412230:	bl	411f1c <__fxstatat@plt+0xef2c>
  412234:	ldp	x29, x30, [sp], #48
  412238:	ret
  41223c:	stp	x29, x30, [sp, #-32]!
  412240:	mov	x29, sp
  412244:	str	x0, [sp, #24]
  412248:	ldr	x1, [sp, #24]
  41224c:	mov	w0, #0x0                   	// #0
  412250:	bl	4121d8 <__fxstatat@plt+0xf1e8>
  412254:	ldp	x29, x30, [sp], #32
  412258:	ret
  41225c:	stp	x29, x30, [sp, #-32]!
  412260:	mov	x29, sp
  412264:	str	x0, [sp, #24]
  412268:	str	x1, [sp, #16]
  41226c:	ldr	x2, [sp, #16]
  412270:	ldr	x1, [sp, #24]
  412274:	mov	w0, #0x0                   	// #0
  412278:	bl	412208 <__fxstatat@plt+0xf218>
  41227c:	ldp	x29, x30, [sp], #32
  412280:	ret
  412284:	stp	x29, x30, [sp, #-96]!
  412288:	mov	x29, sp
  41228c:	str	w0, [sp, #28]
  412290:	str	w1, [sp, #24]
  412294:	str	x2, [sp, #16]
  412298:	add	x0, sp, #0x28
  41229c:	mov	x8, x0
  4122a0:	ldr	w0, [sp, #24]
  4122a4:	bl	410694 <__fxstatat@plt+0xd6a4>
  4122a8:	add	x0, sp, #0x28
  4122ac:	mov	x3, x0
  4122b0:	mov	x2, #0xffffffffffffffff    	// #-1
  4122b4:	ldr	x1, [sp, #16]
  4122b8:	ldr	w0, [sp, #28]
  4122bc:	bl	411f1c <__fxstatat@plt+0xef2c>
  4122c0:	ldp	x29, x30, [sp], #96
  4122c4:	ret
  4122c8:	stp	x29, x30, [sp, #-112]!
  4122cc:	mov	x29, sp
  4122d0:	str	w0, [sp, #44]
  4122d4:	str	w1, [sp, #40]
  4122d8:	str	x2, [sp, #32]
  4122dc:	str	x3, [sp, #24]
  4122e0:	add	x0, sp, #0x38
  4122e4:	mov	x8, x0
  4122e8:	ldr	w0, [sp, #40]
  4122ec:	bl	410694 <__fxstatat@plt+0xd6a4>
  4122f0:	add	x0, sp, #0x38
  4122f4:	mov	x3, x0
  4122f8:	ldr	x2, [sp, #24]
  4122fc:	ldr	x1, [sp, #32]
  412300:	ldr	w0, [sp, #44]
  412304:	bl	411f1c <__fxstatat@plt+0xef2c>
  412308:	ldp	x29, x30, [sp], #112
  41230c:	ret
  412310:	stp	x29, x30, [sp, #-32]!
  412314:	mov	x29, sp
  412318:	str	w0, [sp, #28]
  41231c:	str	x1, [sp, #16]
  412320:	ldr	x2, [sp, #16]
  412324:	ldr	w1, [sp, #28]
  412328:	mov	w0, #0x0                   	// #0
  41232c:	bl	412284 <__fxstatat@plt+0xf294>
  412330:	ldp	x29, x30, [sp], #32
  412334:	ret
  412338:	stp	x29, x30, [sp, #-48]!
  41233c:	mov	x29, sp
  412340:	str	w0, [sp, #44]
  412344:	str	x1, [sp, #32]
  412348:	str	x2, [sp, #24]
  41234c:	ldr	x3, [sp, #24]
  412350:	ldr	x2, [sp, #32]
  412354:	ldr	w1, [sp, #44]
  412358:	mov	w0, #0x0                   	// #0
  41235c:	bl	4122c8 <__fxstatat@plt+0xf2d8>
  412360:	ldp	x29, x30, [sp], #48
  412364:	ret
  412368:	stp	x29, x30, [sp, #-112]!
  41236c:	mov	x29, sp
  412370:	str	x0, [sp, #40]
  412374:	str	x1, [sp, #32]
  412378:	strb	w2, [sp, #31]
  41237c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  412380:	add	x1, x0, #0x968
  412384:	add	x0, sp, #0x38
  412388:	ldp	x2, x3, [x1]
  41238c:	stp	x2, x3, [x0]
  412390:	ldp	x2, x3, [x1, #16]
  412394:	stp	x2, x3, [x0, #16]
  412398:	ldp	x2, x3, [x1, #32]
  41239c:	stp	x2, x3, [x0, #32]
  4123a0:	ldr	x1, [x1, #48]
  4123a4:	str	x1, [x0, #48]
  4123a8:	add	x0, sp, #0x38
  4123ac:	mov	w2, #0x1                   	// #1
  4123b0:	ldrb	w1, [sp, #31]
  4123b4:	bl	410524 <__fxstatat@plt+0xd534>
  4123b8:	add	x0, sp, #0x38
  4123bc:	mov	x3, x0
  4123c0:	ldr	x2, [sp, #32]
  4123c4:	ldr	x1, [sp, #40]
  4123c8:	mov	w0, #0x0                   	// #0
  4123cc:	bl	411f1c <__fxstatat@plt+0xef2c>
  4123d0:	ldp	x29, x30, [sp], #112
  4123d4:	ret
  4123d8:	stp	x29, x30, [sp, #-32]!
  4123dc:	mov	x29, sp
  4123e0:	str	x0, [sp, #24]
  4123e4:	strb	w1, [sp, #23]
  4123e8:	ldrb	w2, [sp, #23]
  4123ec:	mov	x1, #0xffffffffffffffff    	// #-1
  4123f0:	ldr	x0, [sp, #24]
  4123f4:	bl	412368 <__fxstatat@plt+0xf378>
  4123f8:	ldp	x29, x30, [sp], #32
  4123fc:	ret
  412400:	stp	x29, x30, [sp, #-32]!
  412404:	mov	x29, sp
  412408:	str	x0, [sp, #24]
  41240c:	mov	w1, #0x3a                  	// #58
  412410:	ldr	x0, [sp, #24]
  412414:	bl	4123d8 <__fxstatat@plt+0xf3e8>
  412418:	ldp	x29, x30, [sp], #32
  41241c:	ret
  412420:	stp	x29, x30, [sp, #-32]!
  412424:	mov	x29, sp
  412428:	str	x0, [sp, #24]
  41242c:	str	x1, [sp, #16]
  412430:	mov	w2, #0x3a                  	// #58
  412434:	ldr	x1, [sp, #16]
  412438:	ldr	x0, [sp, #24]
  41243c:	bl	412368 <__fxstatat@plt+0xf378>
  412440:	ldp	x29, x30, [sp], #32
  412444:	ret
  412448:	stp	x29, x30, [sp, #-160]!
  41244c:	mov	x29, sp
  412450:	str	w0, [sp, #92]
  412454:	str	w1, [sp, #88]
  412458:	str	x2, [sp, #80]
  41245c:	add	x0, sp, #0x10
  412460:	mov	x8, x0
  412464:	ldr	w0, [sp, #88]
  412468:	bl	410694 <__fxstatat@plt+0xd6a4>
  41246c:	add	x0, sp, #0x68
  412470:	add	x1, sp, #0x10
  412474:	ldp	x2, x3, [x1]
  412478:	stp	x2, x3, [x0]
  41247c:	ldp	x2, x3, [x1, #16]
  412480:	stp	x2, x3, [x0, #16]
  412484:	ldp	x2, x3, [x1, #32]
  412488:	stp	x2, x3, [x0, #32]
  41248c:	ldr	x1, [x1, #48]
  412490:	str	x1, [x0, #48]
  412494:	add	x0, sp, #0x68
  412498:	mov	w2, #0x1                   	// #1
  41249c:	mov	w1, #0x3a                  	// #58
  4124a0:	bl	410524 <__fxstatat@plt+0xd534>
  4124a4:	add	x0, sp, #0x68
  4124a8:	mov	x3, x0
  4124ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4124b0:	ldr	x1, [sp, #80]
  4124b4:	ldr	w0, [sp, #92]
  4124b8:	bl	411f1c <__fxstatat@plt+0xef2c>
  4124bc:	ldp	x29, x30, [sp], #160
  4124c0:	ret
  4124c4:	stp	x29, x30, [sp, #-48]!
  4124c8:	mov	x29, sp
  4124cc:	str	w0, [sp, #44]
  4124d0:	str	x1, [sp, #32]
  4124d4:	str	x2, [sp, #24]
  4124d8:	str	x3, [sp, #16]
  4124dc:	mov	x4, #0xffffffffffffffff    	// #-1
  4124e0:	ldr	x3, [sp, #16]
  4124e4:	ldr	x2, [sp, #24]
  4124e8:	ldr	x1, [sp, #32]
  4124ec:	ldr	w0, [sp, #44]
  4124f0:	bl	4124fc <__fxstatat@plt+0xf50c>
  4124f4:	ldp	x29, x30, [sp], #48
  4124f8:	ret
  4124fc:	stp	x29, x30, [sp, #-128]!
  412500:	mov	x29, sp
  412504:	str	w0, [sp, #60]
  412508:	str	x1, [sp, #48]
  41250c:	str	x2, [sp, #40]
  412510:	str	x3, [sp, #32]
  412514:	str	x4, [sp, #24]
  412518:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41251c:	add	x1, x0, #0x968
  412520:	add	x0, sp, #0x48
  412524:	ldp	x2, x3, [x1]
  412528:	stp	x2, x3, [x0]
  41252c:	ldp	x2, x3, [x1, #16]
  412530:	stp	x2, x3, [x0, #16]
  412534:	ldp	x2, x3, [x1, #32]
  412538:	stp	x2, x3, [x0, #32]
  41253c:	ldr	x1, [x1, #48]
  412540:	str	x1, [x0, #48]
  412544:	add	x0, sp, #0x48
  412548:	ldr	x2, [sp, #40]
  41254c:	ldr	x1, [sp, #48]
  412550:	bl	41061c <__fxstatat@plt+0xd62c>
  412554:	add	x0, sp, #0x48
  412558:	mov	x3, x0
  41255c:	ldr	x2, [sp, #24]
  412560:	ldr	x1, [sp, #32]
  412564:	ldr	w0, [sp, #60]
  412568:	bl	411f1c <__fxstatat@plt+0xef2c>
  41256c:	ldp	x29, x30, [sp], #128
  412570:	ret
  412574:	stp	x29, x30, [sp, #-48]!
  412578:	mov	x29, sp
  41257c:	str	x0, [sp, #40]
  412580:	str	x1, [sp, #32]
  412584:	str	x2, [sp, #24]
  412588:	ldr	x3, [sp, #24]
  41258c:	ldr	x2, [sp, #32]
  412590:	ldr	x1, [sp, #40]
  412594:	mov	w0, #0x0                   	// #0
  412598:	bl	4124c4 <__fxstatat@plt+0xf4d4>
  41259c:	ldp	x29, x30, [sp], #48
  4125a0:	ret
  4125a4:	stp	x29, x30, [sp, #-48]!
  4125a8:	mov	x29, sp
  4125ac:	str	x0, [sp, #40]
  4125b0:	str	x1, [sp, #32]
  4125b4:	str	x2, [sp, #24]
  4125b8:	str	x3, [sp, #16]
  4125bc:	ldr	x4, [sp, #16]
  4125c0:	ldr	x3, [sp, #24]
  4125c4:	ldr	x2, [sp, #32]
  4125c8:	ldr	x1, [sp, #40]
  4125cc:	mov	w0, #0x0                   	// #0
  4125d0:	bl	4124fc <__fxstatat@plt+0xf50c>
  4125d4:	ldp	x29, x30, [sp], #48
  4125d8:	ret
  4125dc:	stp	x29, x30, [sp, #-48]!
  4125e0:	mov	x29, sp
  4125e4:	str	w0, [sp, #44]
  4125e8:	str	x1, [sp, #32]
  4125ec:	str	x2, [sp, #24]
  4125f0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4125f4:	add	x3, x0, #0x450
  4125f8:	ldr	x2, [sp, #24]
  4125fc:	ldr	x1, [sp, #32]
  412600:	ldr	w0, [sp, #44]
  412604:	bl	411f1c <__fxstatat@plt+0xef2c>
  412608:	ldp	x29, x30, [sp], #48
  41260c:	ret
  412610:	stp	x29, x30, [sp, #-32]!
  412614:	mov	x29, sp
  412618:	str	x0, [sp, #24]
  41261c:	str	x1, [sp, #16]
  412620:	ldr	x2, [sp, #16]
  412624:	ldr	x1, [sp, #24]
  412628:	mov	w0, #0x0                   	// #0
  41262c:	bl	4125dc <__fxstatat@plt+0xf5ec>
  412630:	ldp	x29, x30, [sp], #32
  412634:	ret
  412638:	stp	x29, x30, [sp, #-32]!
  41263c:	mov	x29, sp
  412640:	str	w0, [sp, #28]
  412644:	str	x1, [sp, #16]
  412648:	mov	x2, #0xffffffffffffffff    	// #-1
  41264c:	ldr	x1, [sp, #16]
  412650:	ldr	w0, [sp, #28]
  412654:	bl	4125dc <__fxstatat@plt+0xf5ec>
  412658:	ldp	x29, x30, [sp], #32
  41265c:	ret
  412660:	stp	x29, x30, [sp, #-32]!
  412664:	mov	x29, sp
  412668:	str	x0, [sp, #24]
  41266c:	ldr	x1, [sp, #24]
  412670:	mov	w0, #0x0                   	// #0
  412674:	bl	412638 <__fxstatat@plt+0xf648>
  412678:	ldp	x29, x30, [sp], #32
  41267c:	ret
  412680:	stp	x29, x30, [sp, #-32]!
  412684:	mov	x29, sp
  412688:	str	w0, [sp, #28]
  41268c:	bl	402f30 <__errno_location@plt>
  412690:	mov	x1, x0
  412694:	ldr	w0, [sp, #28]
  412698:	str	w0, [x1]
  41269c:	mov	w0, #0xffffffff            	// #-1
  4126a0:	ldp	x29, x30, [sp], #32
  4126a4:	ret
  4126a8:	stp	x29, x30, [sp, #-368]!
  4126ac:	mov	x29, sp
  4126b0:	str	w0, [sp, #44]
  4126b4:	str	x1, [sp, #32]
  4126b8:	str	w2, [sp, #40]
  4126bc:	str	x3, [sp, #24]
  4126c0:	str	w4, [sp, #20]
  4126c4:	mov	w0, #0xffffffff            	// #-1
  4126c8:	str	w0, [sp, #360]
  4126cc:	mov	w0, #0x16                  	// #22
  4126d0:	str	w0, [sp, #356]
  4126d4:	ldr	w4, [sp, #20]
  4126d8:	ldr	x3, [sp, #24]
  4126dc:	ldr	w2, [sp, #40]
  4126e0:	ldr	x1, [sp, #32]
  4126e4:	ldr	w0, [sp, #44]
  4126e8:	bl	402d10 <renameat2@plt>
  4126ec:	str	w0, [sp, #360]
  4126f0:	bl	402f30 <__errno_location@plt>
  4126f4:	ldr	w0, [x0]
  4126f8:	str	w0, [sp, #356]
  4126fc:	ldr	w0, [sp, #360]
  412700:	cmp	w0, #0x0
  412704:	b.ge	41272c <__fxstatat@plt+0xf73c>  // b.tcont
  412708:	ldr	w0, [sp, #356]
  41270c:	cmp	w0, #0x16
  412710:	b.eq	412734 <__fxstatat@plt+0xf744>  // b.none
  412714:	ldr	w0, [sp, #356]
  412718:	cmp	w0, #0x26
  41271c:	b.eq	412734 <__fxstatat@plt+0xf744>  // b.none
  412720:	ldr	w0, [sp, #356]
  412724:	cmp	w0, #0x5f
  412728:	b.eq	412734 <__fxstatat@plt+0xf744>  // b.none
  41272c:	ldr	w0, [sp, #360]
  412730:	b	4129cc <__fxstatat@plt+0xf9dc>
  412734:	ldr	x0, [sp, #32]
  412738:	str	x0, [sp, #344]
  41273c:	ldr	x0, [sp, #24]
  412740:	str	x0, [sp, #336]
  412744:	mov	w0, #0x14                  	// #20
  412748:	str	w0, [sp, #332]
  41274c:	strb	wzr, [sp, #367]
  412750:	ldr	w0, [sp, #20]
  412754:	cmp	w0, #0x0
  412758:	b.eq	4127d0 <__fxstatat@plt+0xf7e0>  // b.none
  41275c:	ldr	w0, [sp, #20]
  412760:	and	w0, w0, #0xfffffffe
  412764:	cmp	w0, #0x0
  412768:	b.eq	412778 <__fxstatat@plt+0xf788>  // b.none
  41276c:	mov	w0, #0x5f                  	// #95
  412770:	bl	412680 <__fxstatat@plt+0xf690>
  412774:	b	4129cc <__fxstatat@plt+0xf9dc>
  412778:	add	x0, sp, #0xb0
  41277c:	mov	x2, x0
  412780:	ldr	x1, [sp, #24]
  412784:	ldr	w0, [sp, #40]
  412788:	bl	413480 <__fxstatat@plt+0x10490>
  41278c:	cmp	w0, #0x0
  412790:	b.eq	4127a4 <__fxstatat@plt+0xf7b4>  // b.none
  412794:	bl	402f30 <__errno_location@plt>
  412798:	ldr	w0, [x0]
  41279c:	cmp	w0, #0x4b
  4127a0:	b.ne	4127b0 <__fxstatat@plt+0xf7c0>  // b.any
  4127a4:	mov	w0, #0x11                  	// #17
  4127a8:	bl	412680 <__fxstatat@plt+0xf690>
  4127ac:	b	4129cc <__fxstatat@plt+0xf9dc>
  4127b0:	bl	402f30 <__errno_location@plt>
  4127b4:	ldr	w0, [x0]
  4127b8:	cmp	w0, #0x2
  4127bc:	b.eq	4127c8 <__fxstatat@plt+0xf7d8>  // b.none
  4127c0:	mov	w0, #0xffffffff            	// #-1
  4127c4:	b	4129cc <__fxstatat@plt+0xf9dc>
  4127c8:	mov	w0, #0x1                   	// #1
  4127cc:	strb	w0, [sp, #367]
  4127d0:	ldr	x0, [sp, #32]
  4127d4:	bl	402840 <strlen@plt>
  4127d8:	str	x0, [sp, #320]
  4127dc:	ldr	x0, [sp, #24]
  4127e0:	bl	402840 <strlen@plt>
  4127e4:	str	x0, [sp, #312]
  4127e8:	ldr	x0, [sp, #320]
  4127ec:	cmp	x0, #0x0
  4127f0:	b.eq	412800 <__fxstatat@plt+0xf810>  // b.none
  4127f4:	ldr	x0, [sp, #312]
  4127f8:	cmp	x0, #0x0
  4127fc:	b.ne	412818 <__fxstatat@plt+0xf828>  // b.any
  412800:	ldr	x3, [sp, #24]
  412804:	ldr	w2, [sp, #40]
  412808:	ldr	x1, [sp, #32]
  41280c:	ldr	w0, [sp, #44]
  412810:	bl	402d50 <renameat@plt>
  412814:	b	4129cc <__fxstatat@plt+0xf9dc>
  412818:	ldr	x0, [sp, #320]
  41281c:	sub	x0, x0, #0x1
  412820:	ldr	x1, [sp, #32]
  412824:	add	x0, x1, x0
  412828:	ldrb	w0, [x0]
  41282c:	cmp	w0, #0x2f
  412830:	cset	w0, eq  // eq = none
  412834:	strb	w0, [sp, #311]
  412838:	ldr	x0, [sp, #312]
  41283c:	sub	x0, x0, #0x1
  412840:	ldr	x1, [sp, #24]
  412844:	add	x0, x1, x0
  412848:	ldrb	w0, [x0]
  41284c:	cmp	w0, #0x2f
  412850:	cset	w0, eq  // eq = none
  412854:	strb	w0, [sp, #310]
  412858:	ldrb	w0, [sp, #311]
  41285c:	eor	w0, w0, #0x1
  412860:	and	w0, w0, #0xff
  412864:	cmp	w0, #0x0
  412868:	b.eq	412898 <__fxstatat@plt+0xf8a8>  // b.none
  41286c:	ldrb	w0, [sp, #310]
  412870:	eor	w0, w0, #0x1
  412874:	and	w0, w0, #0xff
  412878:	cmp	w0, #0x0
  41287c:	b.eq	412898 <__fxstatat@plt+0xf8a8>  // b.none
  412880:	ldr	x3, [sp, #24]
  412884:	ldr	w2, [sp, #40]
  412888:	ldr	x1, [sp, #32]
  41288c:	ldr	w0, [sp, #44]
  412890:	bl	402d50 <renameat@plt>
  412894:	b	4129cc <__fxstatat@plt+0xf9dc>
  412898:	add	x0, sp, #0x30
  41289c:	mov	x2, x0
  4128a0:	ldr	x1, [sp, #32]
  4128a4:	ldr	w0, [sp, #44]
  4128a8:	bl	413480 <__fxstatat@plt+0x10490>
  4128ac:	cmp	w0, #0x0
  4128b0:	b.eq	4128bc <__fxstatat@plt+0xf8cc>  // b.none
  4128b4:	mov	w0, #0xffffffff            	// #-1
  4128b8:	b	4129cc <__fxstatat@plt+0xf9dc>
  4128bc:	ldrb	w0, [sp, #367]
  4128c0:	cmp	w0, #0x0
  4128c4:	b.eq	4128e4 <__fxstatat@plt+0xf8f4>  // b.none
  4128c8:	ldr	w0, [sp, #64]
  4128cc:	and	w0, w0, #0xf000
  4128d0:	cmp	w0, #0x4, lsl #12
  4128d4:	b.eq	412960 <__fxstatat@plt+0xf970>  // b.none
  4128d8:	mov	w0, #0x2                   	// #2
  4128dc:	bl	412680 <__fxstatat@plt+0xf690>
  4128e0:	b	4129cc <__fxstatat@plt+0xf9dc>
  4128e4:	add	x0, sp, #0xb0
  4128e8:	mov	x2, x0
  4128ec:	ldr	x1, [sp, #24]
  4128f0:	ldr	w0, [sp, #40]
  4128f4:	bl	413480 <__fxstatat@plt+0x10490>
  4128f8:	cmp	w0, #0x0
  4128fc:	b.eq	412928 <__fxstatat@plt+0xf938>  // b.none
  412900:	bl	402f30 <__errno_location@plt>
  412904:	ldr	w0, [x0]
  412908:	cmp	w0, #0x2
  41290c:	b.ne	412920 <__fxstatat@plt+0xf930>  // b.any
  412910:	ldr	w0, [sp, #64]
  412914:	and	w0, w0, #0xf000
  412918:	cmp	w0, #0x4, lsl #12
  41291c:	b.eq	412960 <__fxstatat@plt+0xf970>  // b.none
  412920:	mov	w0, #0xffffffff            	// #-1
  412924:	b	4129cc <__fxstatat@plt+0xf9dc>
  412928:	ldr	w0, [sp, #192]
  41292c:	and	w0, w0, #0xf000
  412930:	cmp	w0, #0x4, lsl #12
  412934:	b.eq	412944 <__fxstatat@plt+0xf954>  // b.none
  412938:	mov	w0, #0x14                  	// #20
  41293c:	bl	412680 <__fxstatat@plt+0xf690>
  412940:	b	4129cc <__fxstatat@plt+0xf9dc>
  412944:	ldr	w0, [sp, #64]
  412948:	and	w0, w0, #0xf000
  41294c:	cmp	w0, #0x4, lsl #12
  412950:	b.eq	412960 <__fxstatat@plt+0xf970>  // b.none
  412954:	mov	w0, #0x15                  	// #21
  412958:	bl	412680 <__fxstatat@plt+0xf690>
  41295c:	b	4129cc <__fxstatat@plt+0xf9dc>
  412960:	ldr	x3, [sp, #336]
  412964:	ldr	w2, [sp, #40]
  412968:	ldr	x1, [sp, #344]
  41296c:	ldr	w0, [sp, #44]
  412970:	bl	402d50 <renameat@plt>
  412974:	str	w0, [sp, #360]
  412978:	bl	402f30 <__errno_location@plt>
  41297c:	ldr	w0, [x0]
  412980:	str	w0, [sp, #332]
  412984:	nop
  412988:	ldr	x1, [sp, #344]
  41298c:	ldr	x0, [sp, #32]
  412990:	cmp	x1, x0
  412994:	b.eq	4129a0 <__fxstatat@plt+0xf9b0>  // b.none
  412998:	ldr	x0, [sp, #344]
  41299c:	bl	402d00 <free@plt>
  4129a0:	ldr	x1, [sp, #336]
  4129a4:	ldr	x0, [sp, #24]
  4129a8:	cmp	x1, x0
  4129ac:	b.eq	4129b8 <__fxstatat@plt+0xf9c8>  // b.none
  4129b0:	ldr	x0, [sp, #336]
  4129b4:	bl	402d00 <free@plt>
  4129b8:	bl	402f30 <__errno_location@plt>
  4129bc:	mov	x1, x0
  4129c0:	ldr	w0, [sp, #332]
  4129c4:	str	w0, [x1]
  4129c8:	ldr	w0, [sp, #360]
  4129cc:	ldp	x29, x30, [sp], #368
  4129d0:	ret
  4129d4:	stp	x29, x30, [sp, #-64]!
  4129d8:	mov	x29, sp
  4129dc:	str	w0, [sp, #44]
  4129e0:	str	x1, [sp, #32]
  4129e4:	str	x2, [sp, #24]
  4129e8:	ldr	x2, [sp, #24]
  4129ec:	ldr	x1, [sp, #32]
  4129f0:	ldr	w0, [sp, #44]
  4129f4:	bl	402be0 <write@plt>
  4129f8:	str	x0, [sp, #56]
  4129fc:	ldr	x0, [sp, #56]
  412a00:	cmp	x0, #0x0
  412a04:	b.lt	412a10 <__fxstatat@plt+0xfa20>  // b.tstop
  412a08:	ldr	x0, [sp, #56]
  412a0c:	b	412a5c <__fxstatat@plt+0xfa6c>
  412a10:	bl	402f30 <__errno_location@plt>
  412a14:	ldr	w0, [x0]
  412a18:	cmp	w0, #0x4
  412a1c:	b.eq	412a54 <__fxstatat@plt+0xfa64>  // b.none
  412a20:	bl	402f30 <__errno_location@plt>
  412a24:	ldr	w0, [x0]
  412a28:	cmp	w0, #0x16
  412a2c:	b.ne	412a4c <__fxstatat@plt+0xfa5c>  // b.any
  412a30:	ldr	x1, [sp, #24]
  412a34:	mov	x0, #0x7ff00000            	// #2146435072
  412a38:	cmp	x1, x0
  412a3c:	b.ls	412a4c <__fxstatat@plt+0xfa5c>  // b.plast
  412a40:	mov	x0, #0x7ff00000            	// #2146435072
  412a44:	str	x0, [sp, #24]
  412a48:	b	412a58 <__fxstatat@plt+0xfa68>
  412a4c:	ldr	x0, [sp, #56]
  412a50:	b	412a5c <__fxstatat@plt+0xfa6c>
  412a54:	nop
  412a58:	b	4129e8 <__fxstatat@plt+0xf9f8>
  412a5c:	ldp	x29, x30, [sp], #64
  412a60:	ret
  412a64:	stp	x29, x30, [sp, #-32]!
  412a68:	mov	x29, sp
  412a6c:	str	x0, [sp, #24]
  412a70:	str	x1, [sp, #16]
  412a74:	ldr	x3, [sp, #16]
  412a78:	mov	w2, #0xffffff9c            	// #-100
  412a7c:	ldr	x1, [sp, #24]
  412a80:	mov	w0, #0xffffff9c            	// #-100
  412a84:	bl	412a94 <__fxstatat@plt+0xfaa4>
  412a88:	and	w0, w0, #0xff
  412a8c:	ldp	x29, x30, [sp], #32
  412a90:	ret
  412a94:	stp	x29, x30, [sp, #-384]!
  412a98:	mov	x29, sp
  412a9c:	str	w0, [sp, #44]
  412aa0:	str	x1, [sp, #32]
  412aa4:	str	w2, [sp, #40]
  412aa8:	str	x3, [sp, #24]
  412aac:	ldr	x0, [sp, #32]
  412ab0:	bl	40dd70 <__fxstatat@plt+0xad80>
  412ab4:	str	x0, [sp, #368]
  412ab8:	ldr	x0, [sp, #24]
  412abc:	bl	40dd70 <__fxstatat@plt+0xad80>
  412ac0:	str	x0, [sp, #360]
  412ac4:	ldr	x0, [sp, #368]
  412ac8:	bl	40de0c <__fxstatat@plt+0xae1c>
  412acc:	str	x0, [sp, #352]
  412ad0:	ldr	x0, [sp, #360]
  412ad4:	bl	40de0c <__fxstatat@plt+0xae1c>
  412ad8:	str	x0, [sp, #344]
  412adc:	ldr	x1, [sp, #352]
  412ae0:	ldr	x0, [sp, #344]
  412ae4:	cmp	x1, x0
  412ae8:	b.ne	412b0c <__fxstatat@plt+0xfb1c>  // b.any
  412aec:	ldr	x2, [sp, #344]
  412af0:	ldr	x1, [sp, #360]
  412af4:	ldr	x0, [sp, #368]
  412af8:	bl	402c50 <memcmp@plt>
  412afc:	cmp	w0, #0x0
  412b00:	b.ne	412b0c <__fxstatat@plt+0xfb1c>  // b.any
  412b04:	mov	w0, #0x1                   	// #1
  412b08:	b	412b10 <__fxstatat@plt+0xfb20>
  412b0c:	mov	w0, #0x0                   	// #0
  412b10:	strb	w0, [sp, #343]
  412b14:	ldrb	w0, [sp, #343]
  412b18:	and	w0, w0, #0x1
  412b1c:	strb	w0, [sp, #343]
  412b20:	ldrb	w0, [sp, #343]
  412b24:	strb	w0, [sp, #342]
  412b28:	strb	wzr, [sp, #383]
  412b2c:	ldrb	w0, [sp, #342]
  412b30:	cmp	w0, #0x0
  412b34:	b.eq	412c1c <__fxstatat@plt+0xfc2c>  // b.none
  412b38:	ldr	x0, [sp, #32]
  412b3c:	bl	40dbe0 <__fxstatat@plt+0xabf0>
  412b40:	str	x0, [sp, #328]
  412b44:	mov	w0, #0x100                 	// #256
  412b48:	str	w0, [sp, #324]
  412b4c:	add	x0, sp, #0x38
  412b50:	ldr	w3, [sp, #324]
  412b54:	mov	x2, x0
  412b58:	ldr	x1, [sp, #328]
  412b5c:	ldr	w0, [sp, #44]
  412b60:	bl	419448 <__fxstatat@plt+0x16458>
  412b64:	cmp	w0, #0x0
  412b68:	b.eq	412b88 <__fxstatat@plt+0xfb98>  // b.none
  412b6c:	bl	402f30 <__errno_location@plt>
  412b70:	ldr	w1, [x0]
  412b74:	ldr	x3, [sp, #328]
  412b78:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  412b7c:	add	x2, x0, #0x918
  412b80:	mov	w0, #0x1                   	// #1
  412b84:	bl	402870 <error@plt>
  412b88:	ldr	x0, [sp, #328]
  412b8c:	bl	402d00 <free@plt>
  412b90:	ldr	x0, [sp, #24]
  412b94:	bl	40dbe0 <__fxstatat@plt+0xabf0>
  412b98:	str	x0, [sp, #312]
  412b9c:	add	x0, sp, #0xb8
  412ba0:	ldr	w3, [sp, #324]
  412ba4:	mov	x2, x0
  412ba8:	ldr	x1, [sp, #312]
  412bac:	ldr	w0, [sp, #40]
  412bb0:	bl	419448 <__fxstatat@plt+0x16458>
  412bb4:	cmp	w0, #0x0
  412bb8:	b.eq	412bd8 <__fxstatat@plt+0xfbe8>  // b.none
  412bbc:	bl	402f30 <__errno_location@plt>
  412bc0:	ldr	w1, [x0]
  412bc4:	ldr	x3, [sp, #312]
  412bc8:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  412bcc:	add	x2, x0, #0x918
  412bd0:	mov	w0, #0x1                   	// #1
  412bd4:	bl	402870 <error@plt>
  412bd8:	ldr	x1, [sp, #64]
  412bdc:	ldr	x0, [sp, #192]
  412be0:	cmp	x1, x0
  412be4:	b.ne	412c00 <__fxstatat@plt+0xfc10>  // b.any
  412be8:	ldr	x1, [sp, #56]
  412bec:	ldr	x0, [sp, #184]
  412bf0:	cmp	x1, x0
  412bf4:	b.ne	412c00 <__fxstatat@plt+0xfc10>  // b.any
  412bf8:	mov	w0, #0x1                   	// #1
  412bfc:	b	412c04 <__fxstatat@plt+0xfc14>
  412c00:	mov	w0, #0x0                   	// #0
  412c04:	strb	w0, [sp, #383]
  412c08:	ldrb	w0, [sp, #383]
  412c0c:	and	w0, w0, #0x1
  412c10:	strb	w0, [sp, #383]
  412c14:	ldr	x0, [sp, #312]
  412c18:	bl	402d00 <free@plt>
  412c1c:	ldrb	w0, [sp, #383]
  412c20:	ldp	x29, x30, [sp], #384
  412c24:	ret
  412c28:	stp	x29, x30, [sp, #-48]!
  412c2c:	mov	x29, sp
  412c30:	str	x0, [sp, #24]
  412c34:	str	x1, [sp, #16]
  412c38:	ldr	x0, [sp, #24]
  412c3c:	str	x0, [sp, #40]
  412c40:	ldr	x0, [sp, #16]
  412c44:	str	x0, [sp, #32]
  412c48:	ldr	x0, [sp, #40]
  412c4c:	ldr	x2, [x0]
  412c50:	ldr	x0, [sp, #32]
  412c54:	ldr	x0, [x0]
  412c58:	mov	x1, x0
  412c5c:	mov	x0, x2
  412c60:	bl	402c80 <strcmp@plt>
  412c64:	ldp	x29, x30, [sp], #48
  412c68:	ret
  412c6c:	sub	sp, sp, #0x20
  412c70:	str	x0, [sp, #8]
  412c74:	str	x1, [sp]
  412c78:	ldr	x0, [sp, #8]
  412c7c:	str	x0, [sp, #24]
  412c80:	ldr	x0, [sp]
  412c84:	str	x0, [sp, #16]
  412c88:	ldr	x0, [sp, #24]
  412c8c:	ldr	x1, [x0, #8]
  412c90:	ldr	x0, [sp, #16]
  412c94:	ldr	x0, [x0, #8]
  412c98:	cmp	x1, x0
  412c9c:	b.cc	412cc0 <__fxstatat@plt+0xfcd0>  // b.lo, b.ul, b.last
  412ca0:	ldr	x0, [sp, #24]
  412ca4:	ldr	x1, [x0, #8]
  412ca8:	ldr	x0, [sp, #16]
  412cac:	ldr	x0, [x0, #8]
  412cb0:	cmp	x1, x0
  412cb4:	cset	w0, hi  // hi = pmore
  412cb8:	and	w0, w0, #0xff
  412cbc:	b	412cc4 <__fxstatat@plt+0xfcd4>
  412cc0:	mov	w0, #0xffffffff            	// #-1
  412cc4:	add	sp, sp, #0x20
  412cc8:	ret
  412ccc:	stp	x29, x30, [sp, #-176]!
  412cd0:	mov	x29, sp
  412cd4:	str	x19, [sp, #16]
  412cd8:	str	x0, [sp, #40]
  412cdc:	str	w1, [sp, #36]
  412ce0:	str	xzr, [sp, #168]
  412ce4:	str	xzr, [sp, #160]
  412ce8:	str	xzr, [sp, #152]
  412cec:	str	xzr, [sp, #144]
  412cf0:	str	xzr, [sp, #136]
  412cf4:	str	xzr, [sp, #128]
  412cf8:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  412cfc:	add	x0, x0, #0x920
  412d00:	ldr	w1, [sp, #36]
  412d04:	ldr	x0, [x0, x1, lsl #3]
  412d08:	str	x0, [sp, #112]
  412d0c:	ldr	x0, [sp, #40]
  412d10:	cmp	x0, #0x0
  412d14:	b.ne	412d20 <__fxstatat@plt+0xfd30>  // b.any
  412d18:	mov	x0, #0x0                   	// #0
  412d1c:	b	413018 <__fxstatat@plt+0x10028>
  412d20:	bl	402f30 <__errno_location@plt>
  412d24:	str	wzr, [x0]
  412d28:	ldr	x0, [sp, #40]
  412d2c:	bl	402b30 <readdir@plt>
  412d30:	str	x0, [sp, #104]
  412d34:	ldr	x0, [sp, #104]
  412d38:	cmp	x0, #0x0
  412d3c:	b.eq	412ec0 <__fxstatat@plt+0xfed0>  // b.none
  412d40:	ldr	x0, [sp, #104]
  412d44:	add	x0, x0, #0x13
  412d48:	str	x0, [sp, #96]
  412d4c:	ldr	x0, [sp, #96]
  412d50:	ldrb	w0, [x0]
  412d54:	cmp	w0, #0x2e
  412d58:	b.ne	412d80 <__fxstatat@plt+0xfd90>  // b.any
  412d5c:	ldr	x0, [sp, #96]
  412d60:	add	x0, x0, #0x1
  412d64:	ldrb	w0, [x0]
  412d68:	cmp	w0, #0x2e
  412d6c:	b.eq	412d78 <__fxstatat@plt+0xfd88>  // b.none
  412d70:	mov	x0, #0x1                   	// #1
  412d74:	b	412d84 <__fxstatat@plt+0xfd94>
  412d78:	mov	x0, #0x2                   	// #2
  412d7c:	b	412d84 <__fxstatat@plt+0xfd94>
  412d80:	mov	x0, #0x0                   	// #0
  412d84:	ldr	x1, [sp, #96]
  412d88:	add	x0, x1, x0
  412d8c:	ldrb	w0, [x0]
  412d90:	cmp	w0, #0x0
  412d94:	b.eq	412d20 <__fxstatat@plt+0xfd30>  // b.none
  412d98:	ldr	x0, [sp, #104]
  412d9c:	add	x0, x0, #0x13
  412da0:	bl	402840 <strlen@plt>
  412da4:	add	x0, x0, #0x1
  412da8:	str	x0, [sp, #88]
  412dac:	ldr	x0, [sp, #112]
  412db0:	cmp	x0, #0x0
  412db4:	b.eq	412e38 <__fxstatat@plt+0xfe48>  // b.none
  412db8:	ldr	x1, [sp, #144]
  412dbc:	ldr	x0, [sp, #136]
  412dc0:	cmp	x1, x0
  412dc4:	b.ne	412df0 <__fxstatat@plt+0xfe00>  // b.any
  412dc8:	ldr	x0, [sp, #144]
  412dcc:	str	x0, [sp, #64]
  412dd0:	add	x0, sp, #0x40
  412dd4:	mov	x2, #0x10                  	// #16
  412dd8:	mov	x1, x0
  412ddc:	ldr	x0, [sp, #152]
  412de0:	bl	415978 <__fxstatat@plt+0x12988>
  412de4:	str	x0, [sp, #152]
  412de8:	ldr	x0, [sp, #64]
  412dec:	str	x0, [sp, #144]
  412df0:	ldr	x0, [sp, #136]
  412df4:	lsl	x0, x0, #4
  412df8:	ldr	x1, [sp, #152]
  412dfc:	add	x19, x1, x0
  412e00:	ldr	x0, [sp, #96]
  412e04:	bl	415c64 <__fxstatat@plt+0x12c74>
  412e08:	str	x0, [x19]
  412e0c:	ldr	x0, [sp, #136]
  412e10:	lsl	x0, x0, #4
  412e14:	ldr	x1, [sp, #152]
  412e18:	add	x0, x1, x0
  412e1c:	ldr	x1, [sp, #104]
  412e20:	ldr	x1, [x1]
  412e24:	str	x1, [x0, #8]
  412e28:	ldr	x0, [sp, #136]
  412e2c:	add	x0, x0, #0x1
  412e30:	str	x0, [sp, #136]
  412e34:	b	412eac <__fxstatat@plt+0xfebc>
  412e38:	ldr	x1, [sp, #160]
  412e3c:	ldr	x0, [sp, #128]
  412e40:	sub	x0, x1, x0
  412e44:	ldr	x1, [sp, #88]
  412e48:	cmp	x1, x0
  412e4c:	b.cc	412e94 <__fxstatat@plt+0xfea4>  // b.lo, b.ul, b.last
  412e50:	ldr	x1, [sp, #128]
  412e54:	ldr	x0, [sp, #88]
  412e58:	add	x0, x1, x0
  412e5c:	str	x0, [sp, #56]
  412e60:	ldr	x0, [sp, #56]
  412e64:	ldr	x1, [sp, #128]
  412e68:	cmp	x1, x0
  412e6c:	b.ls	412e74 <__fxstatat@plt+0xfe84>  // b.plast
  412e70:	bl	415c90 <__fxstatat@plt+0x12ca0>
  412e74:	add	x0, sp, #0x38
  412e78:	mov	x2, #0x1                   	// #1
  412e7c:	mov	x1, x0
  412e80:	ldr	x0, [sp, #168]
  412e84:	bl	415978 <__fxstatat@plt+0x12988>
  412e88:	str	x0, [sp, #168]
  412e8c:	ldr	x0, [sp, #56]
  412e90:	str	x0, [sp, #160]
  412e94:	ldr	x1, [sp, #168]
  412e98:	ldr	x0, [sp, #128]
  412e9c:	add	x0, x1, x0
  412ea0:	ldr	x2, [sp, #88]
  412ea4:	ldr	x1, [sp, #96]
  412ea8:	bl	402820 <memcpy@plt>
  412eac:	ldr	x1, [sp, #128]
  412eb0:	ldr	x0, [sp, #88]
  412eb4:	add	x0, x1, x0
  412eb8:	str	x0, [sp, #128]
  412ebc:	b	412d20 <__fxstatat@plt+0xfd30>
  412ec0:	nop
  412ec4:	bl	402f30 <__errno_location@plt>
  412ec8:	ldr	w0, [x0]
  412ecc:	str	w0, [sp, #84]
  412ed0:	ldr	w0, [sp, #84]
  412ed4:	cmp	w0, #0x0
  412ed8:	b.eq	412f04 <__fxstatat@plt+0xff14>  // b.none
  412edc:	ldr	x0, [sp, #152]
  412ee0:	bl	402d00 <free@plt>
  412ee4:	ldr	x0, [sp, #168]
  412ee8:	bl	402d00 <free@plt>
  412eec:	bl	402f30 <__errno_location@plt>
  412ef0:	mov	x1, x0
  412ef4:	ldr	w0, [sp, #84]
  412ef8:	str	w0, [x1]
  412efc:	mov	x0, #0x0                   	// #0
  412f00:	b	413018 <__fxstatat@plt+0x10028>
  412f04:	ldr	x0, [sp, #112]
  412f08:	cmp	x0, #0x0
  412f0c:	b.eq	412fdc <__fxstatat@plt+0xffec>  // b.none
  412f10:	ldr	x0, [sp, #136]
  412f14:	cmp	x0, #0x0
  412f18:	b.eq	412f30 <__fxstatat@plt+0xff40>  // b.none
  412f1c:	ldr	x3, [sp, #112]
  412f20:	mov	x2, #0x10                  	// #16
  412f24:	ldr	x1, [sp, #136]
  412f28:	ldr	x0, [sp, #152]
  412f2c:	bl	402940 <qsort@plt>
  412f30:	ldr	x0, [sp, #128]
  412f34:	add	x0, x0, #0x1
  412f38:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  412f3c:	str	x0, [sp, #168]
  412f40:	str	xzr, [sp, #128]
  412f44:	str	xzr, [sp, #120]
  412f48:	b	412fc0 <__fxstatat@plt+0xffd0>
  412f4c:	ldr	x1, [sp, #168]
  412f50:	ldr	x0, [sp, #128]
  412f54:	add	x0, x1, x0
  412f58:	str	x0, [sp, #72]
  412f5c:	ldr	x0, [sp, #120]
  412f60:	lsl	x0, x0, #4
  412f64:	ldr	x1, [sp, #152]
  412f68:	add	x0, x1, x0
  412f6c:	ldr	x0, [x0]
  412f70:	mov	x1, x0
  412f74:	ldr	x0, [sp, #72]
  412f78:	bl	4029b0 <stpcpy@plt>
  412f7c:	mov	x1, x0
  412f80:	ldr	x0, [sp, #72]
  412f84:	sub	x0, x1, x0
  412f88:	add	x0, x0, #0x1
  412f8c:	mov	x1, x0
  412f90:	ldr	x0, [sp, #128]
  412f94:	add	x0, x0, x1
  412f98:	str	x0, [sp, #128]
  412f9c:	ldr	x0, [sp, #120]
  412fa0:	lsl	x0, x0, #4
  412fa4:	ldr	x1, [sp, #152]
  412fa8:	add	x0, x1, x0
  412fac:	ldr	x0, [x0]
  412fb0:	bl	402d00 <free@plt>
  412fb4:	ldr	x0, [sp, #120]
  412fb8:	add	x0, x0, #0x1
  412fbc:	str	x0, [sp, #120]
  412fc0:	ldr	x1, [sp, #120]
  412fc4:	ldr	x0, [sp, #136]
  412fc8:	cmp	x1, x0
  412fcc:	b.cc	412f4c <__fxstatat@plt+0xff5c>  // b.lo, b.ul, b.last
  412fd0:	ldr	x0, [sp, #152]
  412fd4:	bl	402d00 <free@plt>
  412fd8:	b	413004 <__fxstatat@plt+0x10014>
  412fdc:	ldr	x1, [sp, #128]
  412fe0:	ldr	x0, [sp, #160]
  412fe4:	cmp	x1, x0
  412fe8:	b.ne	413004 <__fxstatat@plt+0x10014>  // b.any
  412fec:	ldr	x0, [sp, #128]
  412ff0:	add	x0, x0, #0x1
  412ff4:	mov	x1, x0
  412ff8:	ldr	x0, [sp, #168]
  412ffc:	bl	415af0 <__fxstatat@plt+0x12b00>
  413000:	str	x0, [sp, #168]
  413004:	ldr	x1, [sp, #168]
  413008:	ldr	x0, [sp, #128]
  41300c:	add	x0, x1, x0
  413010:	strb	wzr, [x0]
  413014:	ldr	x0, [sp, #168]
  413018:	ldr	x19, [sp, #16]
  41301c:	ldp	x29, x30, [sp], #176
  413020:	ret
  413024:	stp	x29, x30, [sp, #-64]!
  413028:	mov	x29, sp
  41302c:	str	x0, [sp, #24]
  413030:	str	w1, [sp, #20]
  413034:	ldr	x0, [sp, #24]
  413038:	bl	416c54 <__fxstatat@plt+0x13c64>
  41303c:	str	x0, [sp, #56]
  413040:	ldr	x0, [sp, #56]
  413044:	cmp	x0, #0x0
  413048:	b.ne	413054 <__fxstatat@plt+0x10064>  // b.any
  41304c:	mov	x0, #0x0                   	// #0
  413050:	b	4130a4 <__fxstatat@plt+0x100b4>
  413054:	ldr	w1, [sp, #20]
  413058:	ldr	x0, [sp, #56]
  41305c:	bl	412ccc <__fxstatat@plt+0xfcdc>
  413060:	str	x0, [sp, #48]
  413064:	ldr	x0, [sp, #56]
  413068:	bl	402b90 <closedir@plt>
  41306c:	cmp	w0, #0x0
  413070:	b.eq	4130a0 <__fxstatat@plt+0x100b0>  // b.none
  413074:	bl	402f30 <__errno_location@plt>
  413078:	ldr	w0, [x0]
  41307c:	str	w0, [sp, #44]
  413080:	ldr	x0, [sp, #48]
  413084:	bl	402d00 <free@plt>
  413088:	bl	402f30 <__errno_location@plt>
  41308c:	mov	x1, x0
  413090:	ldr	w0, [sp, #44]
  413094:	str	w0, [x1]
  413098:	mov	x0, #0x0                   	// #0
  41309c:	b	4130a4 <__fxstatat@plt+0x100b4>
  4130a0:	ldr	x0, [sp, #48]
  4130a4:	ldp	x29, x30, [sp], #64
  4130a8:	ret
  4130ac:	stp	x29, x30, [sp, #-32]!
  4130b0:	mov	x29, sp
  4130b4:	str	x0, [sp, #24]
  4130b8:	bl	402f30 <__errno_location@plt>
  4130bc:	mov	x1, x0
  4130c0:	mov	w0, #0x5f                  	// #95
  4130c4:	str	w0, [x1]
  4130c8:	mov	w0, #0xffffffff            	// #-1
  4130cc:	ldp	x29, x30, [sp], #32
  4130d0:	ret
  4130d4:	sub	sp, sp, #0x10
  4130d8:	str	x0, [sp, #8]
  4130dc:	nop
  4130e0:	add	sp, sp, #0x10
  4130e4:	ret
  4130e8:	stp	x29, x30, [sp, #-32]!
  4130ec:	mov	x29, sp
  4130f0:	str	x0, [sp, #24]
  4130f4:	bl	402f30 <__errno_location@plt>
  4130f8:	mov	x1, x0
  4130fc:	mov	w0, #0x5f                  	// #95
  413100:	str	w0, [x1]
  413104:	mov	w0, #0xffffffff            	// #-1
  413108:	ldp	x29, x30, [sp], #32
  41310c:	ret
  413110:	stp	x29, x30, [sp, #-32]!
  413114:	mov	x29, sp
  413118:	str	x0, [sp, #24]
  41311c:	bl	402f30 <__errno_location@plt>
  413120:	mov	x1, x0
  413124:	mov	w0, #0x5f                  	// #95
  413128:	str	w0, [x1]
  41312c:	mov	w0, #0xffffffff            	// #-1
  413130:	ldp	x29, x30, [sp], #32
  413134:	ret
  413138:	stp	x29, x30, [sp, #-48]!
  41313c:	mov	x29, sp
  413140:	str	x0, [sp, #40]
  413144:	str	w1, [sp, #36]
  413148:	str	x2, [sp, #24]
  41314c:	bl	402f30 <__errno_location@plt>
  413150:	mov	x1, x0
  413154:	mov	w0, #0x5f                  	// #95
  413158:	str	w0, [x1]
  41315c:	mov	w0, #0xffffffff            	// #-1
  413160:	ldp	x29, x30, [sp], #48
  413164:	ret
  413168:	stp	x29, x30, [sp, #-32]!
  41316c:	mov	x29, sp
  413170:	str	x0, [sp, #24]
  413174:	str	x1, [sp, #16]
  413178:	bl	402f30 <__errno_location@plt>
  41317c:	mov	x1, x0
  413180:	mov	w0, #0x5f                  	// #95
  413184:	str	w0, [x1]
  413188:	mov	w0, #0xffffffff            	// #-1
  41318c:	ldp	x29, x30, [sp], #32
  413190:	ret
  413194:	stp	x29, x30, [sp, #-32]!
  413198:	mov	x29, sp
  41319c:	str	x0, [sp, #24]
  4131a0:	str	x1, [sp, #16]
  4131a4:	bl	402f30 <__errno_location@plt>
  4131a8:	mov	x1, x0
  4131ac:	mov	w0, #0x5f                  	// #95
  4131b0:	str	w0, [x1]
  4131b4:	mov	w0, #0xffffffff            	// #-1
  4131b8:	ldp	x29, x30, [sp], #32
  4131bc:	ret
  4131c0:	stp	x29, x30, [sp, #-32]!
  4131c4:	mov	x29, sp
  4131c8:	str	w0, [sp, #28]
  4131cc:	str	x1, [sp, #16]
  4131d0:	bl	402f30 <__errno_location@plt>
  4131d4:	mov	x1, x0
  4131d8:	mov	w0, #0x5f                  	// #95
  4131dc:	str	w0, [x1]
  4131e0:	mov	w0, #0xffffffff            	// #-1
  4131e4:	ldp	x29, x30, [sp], #32
  4131e8:	ret
  4131ec:	stp	x29, x30, [sp, #-32]!
  4131f0:	mov	x29, sp
  4131f4:	str	x0, [sp, #24]
  4131f8:	str	x1, [sp, #16]
  4131fc:	bl	402f30 <__errno_location@plt>
  413200:	mov	x1, x0
  413204:	mov	w0, #0x5f                  	// #95
  413208:	str	w0, [x1]
  41320c:	mov	w0, #0xffffffff            	// #-1
  413210:	ldp	x29, x30, [sp], #32
  413214:	ret
  413218:	stp	x29, x30, [sp, #-32]!
  41321c:	mov	x29, sp
  413220:	str	x0, [sp, #24]
  413224:	str	x1, [sp, #16]
  413228:	bl	402f30 <__errno_location@plt>
  41322c:	mov	x1, x0
  413230:	mov	w0, #0x5f                  	// #95
  413234:	str	w0, [x1]
  413238:	mov	w0, #0xffffffff            	// #-1
  41323c:	ldp	x29, x30, [sp], #32
  413240:	ret
  413244:	stp	x29, x30, [sp, #-32]!
  413248:	mov	x29, sp
  41324c:	str	w0, [sp, #28]
  413250:	str	x1, [sp, #16]
  413254:	bl	402f30 <__errno_location@plt>
  413258:	mov	x1, x0
  41325c:	mov	w0, #0x5f                  	// #95
  413260:	str	w0, [x1]
  413264:	mov	w0, #0xffffffff            	// #-1
  413268:	ldp	x29, x30, [sp], #32
  41326c:	ret
  413270:	stp	x29, x30, [sp, #-32]!
  413274:	mov	x29, sp
  413278:	str	x0, [sp, #24]
  41327c:	bl	402f30 <__errno_location@plt>
  413280:	mov	x1, x0
  413284:	mov	w0, #0x5f                  	// #95
  413288:	str	w0, [x1]
  41328c:	mov	w0, #0xffffffff            	// #-1
  413290:	ldp	x29, x30, [sp], #32
  413294:	ret
  413298:	stp	x29, x30, [sp, #-32]!
  41329c:	mov	x29, sp
  4132a0:	str	x0, [sp, #24]
  4132a4:	bl	402f30 <__errno_location@plt>
  4132a8:	mov	x1, x0
  4132ac:	mov	w0, #0x5f                  	// #95
  4132b0:	str	w0, [x1]
  4132b4:	mov	w0, #0xffffffff            	// #-1
  4132b8:	ldp	x29, x30, [sp], #32
  4132bc:	ret
  4132c0:	stp	x29, x30, [sp, #-32]!
  4132c4:	mov	x29, sp
  4132c8:	str	x0, [sp, #24]
  4132cc:	bl	402f30 <__errno_location@plt>
  4132d0:	mov	x1, x0
  4132d4:	mov	w0, #0x5f                  	// #95
  4132d8:	str	w0, [x1]
  4132dc:	mov	w0, #0xffffffff            	// #-1
  4132e0:	ldp	x29, x30, [sp], #32
  4132e4:	ret
  4132e8:	stp	x29, x30, [sp, #-48]!
  4132ec:	mov	x29, sp
  4132f0:	str	x0, [sp, #40]
  4132f4:	str	x1, [sp, #32]
  4132f8:	strh	w2, [sp, #30]
  4132fc:	str	x3, [sp, #16]
  413300:	bl	402f30 <__errno_location@plt>
  413304:	mov	x1, x0
  413308:	mov	w0, #0x5f                  	// #95
  41330c:	str	w0, [x1]
  413310:	mov	w0, #0xffffffff            	// #-1
  413314:	ldp	x29, x30, [sp], #48
  413318:	ret
  41331c:	stp	x29, x30, [sp, #-32]!
  413320:	mov	x29, sp
  413324:	str	x0, [sp, #24]
  413328:	bl	402f30 <__errno_location@plt>
  41332c:	mov	x1, x0
  413330:	mov	w0, #0x5f                  	// #95
  413334:	str	w0, [x1]
  413338:	mov	w0, #0x0                   	// #0
  41333c:	ldp	x29, x30, [sp], #32
  413340:	ret
  413344:	stp	x29, x30, [sp, #-32]!
  413348:	mov	x29, sp
  41334c:	str	x0, [sp, #24]
  413350:	str	x1, [sp, #16]
  413354:	bl	402f30 <__errno_location@plt>
  413358:	mov	x1, x0
  41335c:	mov	w0, #0x5f                  	// #95
  413360:	str	w0, [x1]
  413364:	mov	w0, #0xffffffff            	// #-1
  413368:	ldp	x29, x30, [sp], #32
  41336c:	ret
  413370:	sub	sp, sp, #0x10
  413374:	str	x0, [sp, #8]
  413378:	ldr	x0, [sp, #8]
  41337c:	ldr	x0, [x0, #80]
  413380:	add	sp, sp, #0x10
  413384:	ret
  413388:	sub	sp, sp, #0x10
  41338c:	str	x0, [sp, #8]
  413390:	ldr	x0, [sp, #8]
  413394:	ldr	x0, [x0, #112]
  413398:	add	sp, sp, #0x10
  41339c:	ret
  4133a0:	sub	sp, sp, #0x10
  4133a4:	str	x0, [sp, #8]
  4133a8:	ldr	x0, [sp, #8]
  4133ac:	ldr	x0, [x0, #96]
  4133b0:	add	sp, sp, #0x10
  4133b4:	ret
  4133b8:	sub	sp, sp, #0x10
  4133bc:	str	x0, [sp, #8]
  4133c0:	mov	x0, #0x0                   	// #0
  4133c4:	add	sp, sp, #0x10
  4133c8:	ret
  4133cc:	sub	sp, sp, #0x10
  4133d0:	str	x0, [sp, #8]
  4133d4:	ldr	x0, [sp, #8]
  4133d8:	ldp	x0, x1, [x0, #72]
  4133dc:	add	sp, sp, #0x10
  4133e0:	ret
  4133e4:	sub	sp, sp, #0x10
  4133e8:	str	x0, [sp, #8]
  4133ec:	ldr	x0, [sp, #8]
  4133f0:	ldp	x0, x1, [x0, #104]
  4133f4:	add	sp, sp, #0x10
  4133f8:	ret
  4133fc:	sub	sp, sp, #0x10
  413400:	str	x0, [sp, #8]
  413404:	ldr	x0, [sp, #8]
  413408:	ldp	x0, x1, [x0, #88]
  41340c:	add	sp, sp, #0x10
  413410:	ret
  413414:	sub	sp, sp, #0x20
  413418:	str	x0, [sp, #8]
  41341c:	mov	x0, #0xffffffffffffffff    	// #-1
  413420:	str	x0, [sp, #16]
  413424:	mov	x0, #0xffffffffffffffff    	// #-1
  413428:	str	x0, [sp, #24]
  41342c:	ldp	x0, x1, [sp, #16]
  413430:	add	sp, sp, #0x20
  413434:	ret
  413438:	sub	sp, sp, #0x10
  41343c:	str	w0, [sp, #12]
  413440:	str	x1, [sp]
  413444:	ldr	w0, [sp, #12]
  413448:	add	sp, sp, #0x10
  41344c:	ret
  413450:	stp	x29, x30, [sp, #-48]!
  413454:	mov	x29, sp
  413458:	str	w0, [sp, #44]
  41345c:	str	x1, [sp, #32]
  413460:	str	x2, [sp, #24]
  413464:	mov	w3, #0x0                   	// #0
  413468:	ldr	x2, [sp, #24]
  41346c:	ldr	x1, [sp, #32]
  413470:	ldr	w0, [sp, #44]
  413474:	bl	419448 <__fxstatat@plt+0x16458>
  413478:	ldp	x29, x30, [sp], #48
  41347c:	ret
  413480:	stp	x29, x30, [sp, #-48]!
  413484:	mov	x29, sp
  413488:	str	w0, [sp, #44]
  41348c:	str	x1, [sp, #32]
  413490:	str	x2, [sp, #24]
  413494:	mov	w3, #0x100                 	// #256
  413498:	ldr	x2, [sp, #24]
  41349c:	ldr	x1, [sp, #32]
  4134a0:	ldr	w0, [sp, #44]
  4134a4:	bl	419448 <__fxstatat@plt+0x16458>
  4134a8:	ldp	x29, x30, [sp], #48
  4134ac:	ret
  4134b0:	stp	x29, x30, [sp, #-32]!
  4134b4:	mov	x29, sp
  4134b8:	str	x0, [sp, #24]
  4134bc:	str	x1, [sp, #16]
  4134c0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4134c4:	add	x1, x0, #0x938
  4134c8:	ldr	x0, [sp, #24]
  4134cc:	bl	402d90 <strspn@plt>
  4134d0:	mov	x1, x0
  4134d4:	ldr	x0, [sp, #16]
  4134d8:	cmp	x0, x1
  4134dc:	cset	w0, ls  // ls = plast
  4134e0:	and	w0, w0, #0xff
  4134e4:	ldp	x29, x30, [sp], #32
  4134e8:	ret
  4134ec:	stp	x29, x30, [sp, #-128]!
  4134f0:	mov	x29, sp
  4134f4:	str	x0, [sp, #56]
  4134f8:	str	w1, [sp, #52]
  4134fc:	str	x2, [sp, #40]
  413500:	str	x3, [sp, #32]
  413504:	str	x4, [sp, #24]
  413508:	mov	w0, #0xffffffff            	// #-1
  41350c:	str	w0, [sp, #120]
  413510:	bl	402f30 <__errno_location@plt>
  413514:	ldr	w0, [x0]
  413518:	str	w0, [sp, #108]
  41351c:	mov	w0, #0xa2f8                	// #41720
  413520:	movk	w0, #0x3, lsl #16
  413524:	str	w0, [sp, #104]
  413528:	ldr	x0, [sp, #56]
  41352c:	bl	402840 <strlen@plt>
  413530:	str	x0, [sp, #96]
  413534:	ldrsw	x1, [sp, #52]
  413538:	ldr	x0, [sp, #24]
  41353c:	add	x0, x1, x0
  413540:	ldr	x1, [sp, #96]
  413544:	cmp	x1, x0
  413548:	b.cc	413584 <__fxstatat@plt+0x10594>  // b.lo, b.ul, b.last
  41354c:	ldr	x1, [sp, #96]
  413550:	ldr	x0, [sp, #24]
  413554:	sub	x1, x1, x0
  413558:	ldrsw	x0, [sp, #52]
  41355c:	sub	x0, x1, x0
  413560:	ldr	x1, [sp, #56]
  413564:	add	x0, x1, x0
  413568:	ldr	x1, [sp, #24]
  41356c:	bl	4134b0 <__fxstatat@plt+0x104c0>
  413570:	and	w0, w0, #0xff
  413574:	eor	w0, w0, #0x1
  413578:	and	w0, w0, #0xff
  41357c:	cmp	w0, #0x0
  413580:	b.eq	41359c <__fxstatat@plt+0x105ac>  // b.none
  413584:	bl	402f30 <__errno_location@plt>
  413588:	mov	x1, x0
  41358c:	mov	w0, #0x16                  	// #22
  413590:	str	w0, [x1]
  413594:	mov	w0, #0xffffffff            	// #-1
  413598:	b	4136ec <__fxstatat@plt+0x106fc>
  41359c:	ldr	x1, [sp, #96]
  4135a0:	ldr	x0, [sp, #24]
  4135a4:	sub	x1, x1, x0
  4135a8:	ldrsw	x0, [sp, #52]
  4135ac:	sub	x0, x1, x0
  4135b0:	ldr	x1, [sp, #56]
  4135b4:	add	x0, x1, x0
  4135b8:	str	x0, [sp, #88]
  4135bc:	ldr	x1, [sp, #24]
  4135c0:	mov	x0, #0x0                   	// #0
  4135c4:	bl	416fe4 <__fxstatat@plt+0x13ff4>
  4135c8:	str	x0, [sp, #80]
  4135cc:	ldr	x0, [sp, #80]
  4135d0:	cmp	x0, #0x0
  4135d4:	b.ne	4135e0 <__fxstatat@plt+0x105f0>  // b.any
  4135d8:	mov	w0, #0xffffffff            	// #-1
  4135dc:	b	4136ec <__fxstatat@plt+0x106fc>
  4135e0:	str	wzr, [sp, #124]
  4135e4:	b	413694 <__fxstatat@plt+0x106a4>
  4135e8:	str	xzr, [sp, #112]
  4135ec:	b	413628 <__fxstatat@plt+0x10638>
  4135f0:	mov	x1, #0x3d                  	// #61
  4135f4:	ldr	x0, [sp, #80]
  4135f8:	bl	417058 <__fxstatat@plt+0x14068>
  4135fc:	mov	x2, x0
  413600:	ldr	x1, [sp, #88]
  413604:	ldr	x0, [sp, #112]
  413608:	add	x0, x1, x0
  41360c:	adrp	x1, 41c000 <__fxstatat@plt+0x19010>
  413610:	add	x1, x1, #0x940
  413614:	ldrb	w1, [x1, x2]
  413618:	strb	w1, [x0]
  41361c:	ldr	x0, [sp, #112]
  413620:	add	x0, x0, #0x1
  413624:	str	x0, [sp, #112]
  413628:	ldr	x1, [sp, #112]
  41362c:	ldr	x0, [sp, #24]
  413630:	cmp	x1, x0
  413634:	b.cc	4135f0 <__fxstatat@plt+0x10600>  // b.lo, b.ul, b.last
  413638:	ldr	x2, [sp, #32]
  41363c:	ldr	x1, [sp, #40]
  413640:	ldr	x0, [sp, #56]
  413644:	blr	x2
  413648:	str	w0, [sp, #120]
  41364c:	ldr	w0, [sp, #120]
  413650:	cmp	w0, #0x0
  413654:	b.lt	41366c <__fxstatat@plt+0x1067c>  // b.tstop
  413658:	bl	402f30 <__errno_location@plt>
  41365c:	mov	x1, x0
  413660:	ldr	w0, [sp, #108]
  413664:	str	w0, [x1]
  413668:	b	4136c4 <__fxstatat@plt+0x106d4>
  41366c:	bl	402f30 <__errno_location@plt>
  413670:	ldr	w0, [x0]
  413674:	cmp	w0, #0x11
  413678:	b.eq	413688 <__fxstatat@plt+0x10698>  // b.none
  41367c:	mov	w0, #0xffffffff            	// #-1
  413680:	str	w0, [sp, #120]
  413684:	b	4136c4 <__fxstatat@plt+0x106d4>
  413688:	ldr	w0, [sp, #124]
  41368c:	add	w0, w0, #0x1
  413690:	str	w0, [sp, #124]
  413694:	ldr	w1, [sp, #124]
  413698:	ldr	w0, [sp, #104]
  41369c:	cmp	w1, w0
  4136a0:	b.cc	4135e8 <__fxstatat@plt+0x105f8>  // b.lo, b.ul, b.last
  4136a4:	ldr	x0, [sp, #80]
  4136a8:	bl	41725c <__fxstatat@plt+0x1426c>
  4136ac:	bl	402f30 <__errno_location@plt>
  4136b0:	mov	x1, x0
  4136b4:	mov	w0, #0x11                  	// #17
  4136b8:	str	w0, [x1]
  4136bc:	mov	w0, #0xffffffff            	// #-1
  4136c0:	b	4136ec <__fxstatat@plt+0x106fc>
  4136c4:	bl	402f30 <__errno_location@plt>
  4136c8:	ldr	w0, [x0]
  4136cc:	str	w0, [sp, #76]
  4136d0:	ldr	x0, [sp, #80]
  4136d4:	bl	41725c <__fxstatat@plt+0x1426c>
  4136d8:	bl	402f30 <__errno_location@plt>
  4136dc:	mov	x1, x0
  4136e0:	ldr	w0, [sp, #76]
  4136e4:	str	w0, [x1]
  4136e8:	ldr	w0, [sp, #120]
  4136ec:	ldp	x29, x30, [sp], #128
  4136f0:	ret
  4136f4:	stp	x29, x30, [sp, #-48]!
  4136f8:	mov	x29, sp
  4136fc:	str	x0, [sp, #24]
  413700:	str	x1, [sp, #16]
  413704:	ldr	x0, [sp, #16]
  413708:	str	x0, [sp, #40]
  41370c:	ldr	x0, [sp, #40]
  413710:	ldr	w1, [x0]
  413714:	mov	w0, #0xffffff3c            	// #-196
  413718:	and	w1, w1, w0
  41371c:	mov	w0, #0xc2                  	// #194
  413720:	orr	w0, w1, w0
  413724:	mov	w2, #0x180                 	// #384
  413728:	mov	w1, w0
  41372c:	ldr	x0, [sp, #24]
  413730:	bl	402a60 <open@plt>
  413734:	ldp	x29, x30, [sp], #48
  413738:	ret
  41373c:	stp	x29, x30, [sp, #-32]!
  413740:	mov	x29, sp
  413744:	str	x0, [sp, #24]
  413748:	str	x1, [sp, #16]
  41374c:	mov	w1, #0x1c0                 	// #448
  413750:	ldr	x0, [sp, #24]
  413754:	bl	402f90 <mkdir@plt>
  413758:	ldp	x29, x30, [sp], #32
  41375c:	ret
  413760:	stp	x29, x30, [sp, #-160]!
  413764:	mov	x29, sp
  413768:	str	x0, [sp, #24]
  41376c:	str	x1, [sp, #16]
  413770:	add	x0, sp, #0x20
  413774:	mov	x1, x0
  413778:	ldr	x0, [sp, #24]
  41377c:	bl	419438 <__fxstatat@plt+0x16448>
  413780:	cmp	w0, #0x0
  413784:	b.eq	413798 <__fxstatat@plt+0x107a8>  // b.none
  413788:	bl	402f30 <__errno_location@plt>
  41378c:	ldr	w0, [x0]
  413790:	cmp	w0, #0x4b
  413794:	b.ne	4137a8 <__fxstatat@plt+0x107b8>  // b.any
  413798:	bl	402f30 <__errno_location@plt>
  41379c:	mov	x1, x0
  4137a0:	mov	w0, #0x11                  	// #17
  4137a4:	str	w0, [x1]
  4137a8:	bl	402f30 <__errno_location@plt>
  4137ac:	ldr	w0, [x0]
  4137b0:	cmp	w0, #0x2
  4137b4:	b.ne	4137c0 <__fxstatat@plt+0x107d0>  // b.any
  4137b8:	mov	w0, #0x0                   	// #0
  4137bc:	b	4137c4 <__fxstatat@plt+0x107d4>
  4137c0:	mov	w0, #0xffffffff            	// #-1
  4137c4:	ldp	x29, x30, [sp], #160
  4137c8:	ret
  4137cc:	stp	x29, x30, [sp, #-64]!
  4137d0:	mov	x29, sp
  4137d4:	str	x0, [sp, #40]
  4137d8:	str	w1, [sp, #36]
  4137dc:	str	w2, [sp, #32]
  4137e0:	str	w3, [sp, #28]
  4137e4:	str	x4, [sp, #16]
  4137e8:	ldr	w0, [sp, #28]
  4137ec:	cmp	w0, #0x2
  4137f0:	b.eq	41383c <__fxstatat@plt+0x1084c>  // b.none
  4137f4:	ldr	w0, [sp, #28]
  4137f8:	cmp	w0, #0x2
  4137fc:	b.gt	41384c <__fxstatat@plt+0x1085c>
  413800:	ldr	w0, [sp, #28]
  413804:	cmp	w0, #0x0
  413808:	b.eq	41381c <__fxstatat@plt+0x1082c>  // b.none
  41380c:	ldr	w0, [sp, #28]
  413810:	cmp	w0, #0x1
  413814:	b.eq	41382c <__fxstatat@plt+0x1083c>  // b.none
  413818:	b	41384c <__fxstatat@plt+0x1085c>
  41381c:	adrp	x0, 413000 <__fxstatat@plt+0x10010>
  413820:	add	x0, x0, #0x6f4
  413824:	str	x0, [sp, #56]
  413828:	b	41386c <__fxstatat@plt+0x1087c>
  41382c:	adrp	x0, 413000 <__fxstatat@plt+0x10010>
  413830:	add	x0, x0, #0x73c
  413834:	str	x0, [sp, #56]
  413838:	b	41386c <__fxstatat@plt+0x1087c>
  41383c:	adrp	x0, 413000 <__fxstatat@plt+0x10010>
  413840:	add	x0, x0, #0x760
  413844:	str	x0, [sp, #56]
  413848:	b	41386c <__fxstatat@plt+0x1087c>
  41384c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  413850:	add	x3, x0, #0x9b8
  413854:	mov	w2, #0x147                 	// #327
  413858:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  41385c:	add	x1, x0, #0x980
  413860:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  413864:	add	x0, x0, #0x990
  413868:	bl	402f20 <__assert_fail@plt>
  41386c:	add	x0, sp, #0x20
  413870:	ldr	x4, [sp, #16]
  413874:	ldr	x3, [sp, #56]
  413878:	mov	x2, x0
  41387c:	ldr	w1, [sp, #36]
  413880:	ldr	x0, [sp, #40]
  413884:	bl	4134ec <__fxstatat@plt+0x104fc>
  413888:	ldp	x29, x30, [sp], #64
  41388c:	ret
  413890:	stp	x29, x30, [sp, #-48]!
  413894:	mov	x29, sp
  413898:	str	x0, [sp, #40]
  41389c:	str	w1, [sp, #36]
  4138a0:	str	w2, [sp, #32]
  4138a4:	str	w3, [sp, #28]
  4138a8:	mov	x4, #0x6                   	// #6
  4138ac:	ldr	w3, [sp, #28]
  4138b0:	ldr	w2, [sp, #32]
  4138b4:	ldr	w1, [sp, #36]
  4138b8:	ldr	x0, [sp, #40]
  4138bc:	bl	4137cc <__fxstatat@plt+0x107dc>
  4138c0:	ldp	x29, x30, [sp], #48
  4138c4:	ret
  4138c8:	stp	x29, x30, [sp, #-48]!
  4138cc:	mov	x29, sp
  4138d0:	str	x0, [sp, #40]
  4138d4:	str	w1, [sp, #36]
  4138d8:	str	x2, [sp, #24]
  4138dc:	str	x3, [sp, #16]
  4138e0:	mov	x4, #0x6                   	// #6
  4138e4:	ldr	x3, [sp, #16]
  4138e8:	ldr	x2, [sp, #24]
  4138ec:	ldr	w1, [sp, #36]
  4138f0:	ldr	x0, [sp, #40]
  4138f4:	bl	4134ec <__fxstatat@plt+0x104fc>
  4138f8:	ldp	x29, x30, [sp], #48
  4138fc:	ret
  413900:	stp	x29, x30, [sp, #-48]!
  413904:	mov	x29, sp
  413908:	str	w0, [sp, #28]
  41390c:	ldr	w0, [sp, #28]
  413910:	cmp	w0, #0x0
  413914:	b.lt	41395c <__fxstatat@plt+0x1096c>  // b.tstop
  413918:	ldr	w0, [sp, #28]
  41391c:	cmp	w0, #0x2
  413920:	b.gt	41395c <__fxstatat@plt+0x1096c>
  413924:	ldr	w0, [sp, #28]
  413928:	bl	418800 <__fxstatat@plt+0x15810>
  41392c:	str	w0, [sp, #44]
  413930:	bl	402f30 <__errno_location@plt>
  413934:	ldr	w0, [x0]
  413938:	str	w0, [sp, #40]
  41393c:	ldr	w0, [sp, #28]
  413940:	bl	402ba0 <close@plt>
  413944:	bl	402f30 <__errno_location@plt>
  413948:	mov	x1, x0
  41394c:	ldr	w0, [sp, #40]
  413950:	str	w0, [x1]
  413954:	ldr	w0, [sp, #44]
  413958:	str	w0, [sp, #28]
  41395c:	ldr	w0, [sp, #28]
  413960:	ldp	x29, x30, [sp], #48
  413964:	ret
  413968:	sub	sp, sp, #0x20
  41396c:	str	x0, [sp, #8]
  413970:	str	x1, [sp]
  413974:	ldr	x0, [sp, #8]
  413978:	str	x0, [sp, #24]
  41397c:	ldr	x0, [sp, #24]
  413980:	ldr	x0, [x0]
  413984:	ldr	x1, [sp]
  413988:	udiv	x2, x0, x1
  41398c:	ldr	x1, [sp]
  413990:	mul	x1, x2, x1
  413994:	sub	x0, x0, x1
  413998:	add	sp, sp, #0x20
  41399c:	ret
  4139a0:	sub	sp, sp, #0x20
  4139a4:	str	x0, [sp, #8]
  4139a8:	str	x1, [sp]
  4139ac:	ldr	x0, [sp, #8]
  4139b0:	str	x0, [sp, #24]
  4139b4:	ldr	x0, [sp]
  4139b8:	str	x0, [sp, #16]
  4139bc:	ldr	x0, [sp, #24]
  4139c0:	ldr	x1, [x0]
  4139c4:	ldr	x0, [sp, #16]
  4139c8:	ldr	x0, [x0]
  4139cc:	cmp	x1, x0
  4139d0:	cset	w0, eq  // eq = none
  4139d4:	and	w0, w0, #0xff
  4139d8:	add	sp, sp, #0x20
  4139dc:	ret
  4139e0:	stp	x29, x30, [sp, #-48]!
  4139e4:	mov	x29, sp
  4139e8:	str	x0, [sp, #40]
  4139ec:	str	x1, [sp, #32]
  4139f0:	str	x2, [sp, #24]
  4139f4:	str	w3, [sp, #20]
  4139f8:	ldr	w4, [sp, #20]
  4139fc:	ldr	x3, [sp, #24]
  413a00:	ldr	x2, [sp, #32]
  413a04:	ldr	x1, [sp, #40]
  413a08:	mov	w0, #0xffffff9c            	// #-100
  413a0c:	bl	413a18 <__fxstatat@plt+0x10a28>
  413a10:	ldp	x29, x30, [sp], #48
  413a14:	ret
  413a18:	stp	x29, x30, [sp, #-368]!
  413a1c:	mov	x29, sp
  413a20:	str	x19, [sp, #16]
  413a24:	str	w0, [sp, #60]
  413a28:	str	x1, [sp, #48]
  413a2c:	str	x2, [sp, #40]
  413a30:	str	x3, [sp, #32]
  413a34:	str	w4, [sp, #56]
  413a38:	ldr	x0, [sp, #40]
  413a3c:	ldr	x0, [x0, #88]
  413a40:	str	x0, [sp, #312]
  413a44:	ldr	x0, [sp, #32]
  413a48:	ldr	x0, [x0, #88]
  413a4c:	str	x0, [sp, #360]
  413a50:	ldr	x0, [sp, #40]
  413a54:	bl	4133a0 <__fxstatat@plt+0x103b0>
  413a58:	str	w0, [sp, #308]
  413a5c:	ldr	x0, [sp, #32]
  413a60:	bl	4133a0 <__fxstatat@plt+0x103b0>
  413a64:	str	w0, [sp, #356]
  413a68:	ldr	w0, [sp, #56]
  413a6c:	and	w0, w0, #0x1
  413a70:	cmp	w0, #0x0
  413a74:	b.eq	4142c4 <__fxstatat@plt+0x112d4>  // b.none
  413a78:	str	xzr, [sp, #344]
  413a7c:	ldr	x1, [sp, #312]
  413a80:	ldr	x0, [sp, #360]
  413a84:	cmp	x1, x0
  413a88:	b.ne	413aa4 <__fxstatat@plt+0x10ab4>  // b.any
  413a8c:	ldr	w1, [sp, #308]
  413a90:	ldr	w0, [sp, #356]
  413a94:	cmp	w1, w0
  413a98:	b.ne	413aa4 <__fxstatat@plt+0x10ab4>  // b.any
  413a9c:	mov	w0, #0x0                   	// #0
  413aa0:	b	414320 <__fxstatat@plt+0x11330>
  413aa4:	ldr	x0, [sp, #360]
  413aa8:	sub	x0, x0, #0x1
  413aac:	ldr	x1, [sp, #312]
  413ab0:	cmp	x1, x0
  413ab4:	b.ge	413ac0 <__fxstatat@plt+0x10ad0>  // b.tcont
  413ab8:	mov	w0, #0xffffffff            	// #-1
  413abc:	b	414320 <__fxstatat@plt+0x11330>
  413ac0:	ldr	x0, [sp, #312]
  413ac4:	sub	x0, x0, #0x1
  413ac8:	ldr	x1, [sp, #360]
  413acc:	cmp	x1, x0
  413ad0:	b.ge	413adc <__fxstatat@plt+0x10aec>  // b.tcont
  413ad4:	mov	w0, #0x1                   	// #1
  413ad8:	b	414320 <__fxstatat@plt+0x11330>
  413adc:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413ae0:	add	x0, x0, #0xaa0
  413ae4:	ldr	x0, [x0]
  413ae8:	cmp	x0, #0x0
  413aec:	b.ne	413b24 <__fxstatat@plt+0x10b34>  // b.any
  413af0:	adrp	x0, 402000 <mbrtowc@plt-0x810>
  413af4:	add	x4, x0, #0xd00
  413af8:	adrp	x0, 413000 <__fxstatat@plt+0x10010>
  413afc:	add	x3, x0, #0x9a0
  413b00:	adrp	x0, 413000 <__fxstatat@plt+0x10010>
  413b04:	add	x2, x0, #0x968
  413b08:	mov	x1, #0x0                   	// #0
  413b0c:	mov	x0, #0x10                  	// #16
  413b10:	bl	40f15c <__fxstatat@plt+0xc16c>
  413b14:	mov	x1, x0
  413b18:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413b1c:	add	x0, x0, #0xaa0
  413b20:	str	x1, [x0]
  413b24:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413b28:	add	x0, x0, #0xaa0
  413b2c:	ldr	x0, [x0]
  413b30:	cmp	x0, #0x0
  413b34:	b.eq	413c14 <__fxstatat@plt+0x10c24>  // b.none
  413b38:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413b3c:	add	x0, x0, #0xaa8
  413b40:	ldr	x0, [x0]
  413b44:	cmp	x0, #0x0
  413b48:	b.ne	413ba0 <__fxstatat@plt+0x10bb0>  // b.any
  413b4c:	mov	x0, #0x10                  	// #16
  413b50:	bl	402a30 <malloc@plt>
  413b54:	mov	x1, x0
  413b58:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413b5c:	add	x0, x0, #0xaa8
  413b60:	str	x1, [x0]
  413b64:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413b68:	add	x0, x0, #0xaa8
  413b6c:	ldr	x0, [x0]
  413b70:	cmp	x0, #0x0
  413b74:	b.eq	413c1c <__fxstatat@plt+0x10c2c>  // b.none
  413b78:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413b7c:	add	x0, x0, #0xaa8
  413b80:	ldr	x0, [x0]
  413b84:	mov	w1, #0x9400                	// #37888
  413b88:	movk	w1, #0x7735, lsl #16
  413b8c:	str	w1, [x0, #8]
  413b90:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413b94:	add	x0, x0, #0xaa8
  413b98:	ldr	x0, [x0]
  413b9c:	strb	wzr, [x0, #12]
  413ba0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413ba4:	add	x0, x0, #0xaa8
  413ba8:	ldr	x0, [x0]
  413bac:	ldr	x1, [sp, #40]
  413bb0:	ldr	x1, [x1]
  413bb4:	str	x1, [x0]
  413bb8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413bbc:	add	x0, x0, #0xaa0
  413bc0:	ldr	x2, [x0]
  413bc4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413bc8:	add	x0, x0, #0xaa8
  413bcc:	ldr	x0, [x0]
  413bd0:	mov	x1, x0
  413bd4:	mov	x0, x2
  413bd8:	bl	40fddc <__fxstatat@plt+0xcdec>
  413bdc:	str	x0, [sp, #344]
  413be0:	ldr	x0, [sp, #344]
  413be4:	cmp	x0, #0x0
  413be8:	b.eq	413c24 <__fxstatat@plt+0x10c34>  // b.none
  413bec:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413bf0:	add	x0, x0, #0xaa8
  413bf4:	ldr	x0, [x0]
  413bf8:	ldr	x1, [sp, #344]
  413bfc:	cmp	x1, x0
  413c00:	b.ne	413c8c <__fxstatat@plt+0x10c9c>  // b.any
  413c04:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413c08:	add	x0, x0, #0xaa8
  413c0c:	str	xzr, [x0]
  413c10:	b	413c8c <__fxstatat@plt+0x10c9c>
  413c14:	nop
  413c18:	b	413c28 <__fxstatat@plt+0x10c38>
  413c1c:	nop
  413c20:	b	413c28 <__fxstatat@plt+0x10c38>
  413c24:	nop
  413c28:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413c2c:	add	x0, x0, #0xaa0
  413c30:	ldr	x0, [x0]
  413c34:	cmp	x0, #0x0
  413c38:	b.eq	413c60 <__fxstatat@plt+0x10c70>  // b.none
  413c3c:	ldr	x0, [sp, #40]
  413c40:	ldr	x0, [x0]
  413c44:	str	x0, [sp, #224]
  413c48:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  413c4c:	add	x0, x0, #0xaa0
  413c50:	ldr	x0, [x0]
  413c54:	add	x1, sp, #0xe0
  413c58:	bl	40e9e8 <__fxstatat@plt+0xb9f8>
  413c5c:	str	x0, [sp, #344]
  413c60:	ldr	x0, [sp, #344]
  413c64:	cmp	x0, #0x0
  413c68:	b.ne	413c8c <__fxstatat@plt+0x10c9c>  // b.any
  413c6c:	add	x0, sp, #0xe0
  413c70:	str	x0, [sp, #344]
  413c74:	ldr	x0, [sp, #344]
  413c78:	mov	w1, #0x9400                	// #37888
  413c7c:	movk	w1, #0x7735, lsl #16
  413c80:	str	w1, [x0, #8]
  413c84:	ldr	x0, [sp, #344]
  413c88:	strb	wzr, [x0, #12]
  413c8c:	ldr	x0, [sp, #344]
  413c90:	ldr	w0, [x0, #8]
  413c94:	str	w0, [sp, #340]
  413c98:	ldr	x0, [sp, #344]
  413c9c:	ldrb	w0, [x0, #12]
  413ca0:	eor	w0, w0, #0x1
  413ca4:	and	w0, w0, #0xff
  413ca8:	cmp	w0, #0x0
  413cac:	b.eq	414274 <__fxstatat@plt+0x11284>  // b.none
  413cb0:	ldr	x0, [sp, #40]
  413cb4:	ldr	x0, [x0, #72]
  413cb8:	str	x0, [sp, #296]
  413cbc:	ldr	x0, [sp, #40]
  413cc0:	ldr	x0, [x0, #104]
  413cc4:	str	x0, [sp, #288]
  413cc8:	ldr	x0, [sp, #312]
  413ccc:	str	x0, [sp, #280]
  413cd0:	ldr	x0, [sp, #40]
  413cd4:	bl	413370 <__fxstatat@plt+0x10380>
  413cd8:	str	w0, [sp, #276]
  413cdc:	ldr	x0, [sp, #40]
  413ce0:	bl	413388 <__fxstatat@plt+0x10398>
  413ce4:	str	w0, [sp, #272]
  413ce8:	ldr	w0, [sp, #308]
  413cec:	str	w0, [sp, #268]
  413cf0:	ldr	x1, [sp, #296]
  413cf4:	ldr	x0, [sp, #288]
  413cf8:	orr	x1, x1, x0
  413cfc:	ldr	x0, [sp, #280]
  413d00:	orr	x0, x1, x0
  413d04:	and	x0, x0, #0x1
  413d08:	cmp	x0, #0x0
  413d0c:	cset	w0, ne  // ne = any
  413d10:	strb	w0, [sp, #267]
  413d14:	ldr	w0, [sp, #276]
  413d18:	str	w0, [sp, #336]
  413d1c:	ldr	w0, [sp, #272]
  413d20:	str	w0, [sp, #332]
  413d24:	ldr	w0, [sp, #268]
  413d28:	str	w0, [sp, #328]
  413d2c:	mov	w0, #0x1                   	// #1
  413d30:	str	w0, [sp, #260]
  413d34:	ldr	w1, [sp, #260]
  413d38:	mov	w0, w1
  413d3c:	lsl	w0, w0, #2
  413d40:	add	w0, w0, w1
  413d44:	lsl	w0, w0, #1
  413d48:	str	w0, [sp, #260]
  413d4c:	ldr	w0, [sp, #336]
  413d50:	ldr	w1, [sp, #260]
  413d54:	sdiv	w2, w0, w1
  413d58:	ldr	w1, [sp, #260]
  413d5c:	mul	w1, w2, w1
  413d60:	sub	w1, w0, w1
  413d64:	ldr	w0, [sp, #332]
  413d68:	ldr	w2, [sp, #260]
  413d6c:	sdiv	w3, w0, w2
  413d70:	ldr	w2, [sp, #260]
  413d74:	mul	w2, w3, w2
  413d78:	sub	w0, w0, w2
  413d7c:	orr	w1, w1, w0
  413d80:	ldr	w0, [sp, #328]
  413d84:	ldr	w2, [sp, #260]
  413d88:	sdiv	w3, w0, w2
  413d8c:	ldr	w2, [sp, #260]
  413d90:	mul	w2, w3, w2
  413d94:	sub	w0, w0, w2
  413d98:	orr	w0, w1, w0
  413d9c:	cmp	w0, #0x0
  413da0:	b.eq	413db0 <__fxstatat@plt+0x10dc0>  // b.none
  413da4:	mov	w0, #0x1                   	// #1
  413da8:	str	w0, [sp, #340]
  413dac:	b	413f70 <__fxstatat@plt+0x10f80>
  413db0:	ldr	w0, [sp, #260]
  413db4:	str	w0, [sp, #340]
  413db8:	ldr	w1, [sp, #336]
  413dbc:	ldr	w0, [sp, #260]
  413dc0:	sdiv	w0, w1, w0
  413dc4:	str	w0, [sp, #336]
  413dc8:	ldr	w1, [sp, #332]
  413dcc:	ldr	w0, [sp, #260]
  413dd0:	sdiv	w0, w1, w0
  413dd4:	str	w0, [sp, #332]
  413dd8:	ldr	w1, [sp, #328]
  413ddc:	ldr	w0, [sp, #260]
  413de0:	sdiv	w0, w1, w0
  413de4:	str	w0, [sp, #328]
  413de8:	b	413ea8 <__fxstatat@plt+0x10eb8>
  413dec:	ldr	w1, [sp, #340]
  413df0:	mov	w0, #0xca00                	// #51712
  413df4:	movk	w0, #0x3b9a, lsl #16
  413df8:	cmp	w1, w0
  413dfc:	b.ne	413e24 <__fxstatat@plt+0x10e34>  // b.any
  413e00:	ldrb	w0, [sp, #267]
  413e04:	eor	w0, w0, #0x1
  413e08:	and	w0, w0, #0xff
  413e0c:	cmp	w0, #0x0
  413e10:	b.eq	413f6c <__fxstatat@plt+0x10f7c>  // b.none
  413e14:	ldr	w0, [sp, #340]
  413e18:	lsl	w0, w0, #1
  413e1c:	str	w0, [sp, #340]
  413e20:	b	413f6c <__fxstatat@plt+0x10f7c>
  413e24:	ldr	w1, [sp, #340]
  413e28:	mov	w0, w1
  413e2c:	lsl	w0, w0, #2
  413e30:	add	w0, w0, w1
  413e34:	lsl	w0, w0, #1
  413e38:	str	w0, [sp, #340]
  413e3c:	ldr	w0, [sp, #336]
  413e40:	mov	w1, #0x6667                	// #26215
  413e44:	movk	w1, #0x6666, lsl #16
  413e48:	smull	x1, w0, w1
  413e4c:	lsr	x1, x1, #32
  413e50:	asr	w1, w1, #2
  413e54:	asr	w0, w0, #31
  413e58:	sub	w0, w1, w0
  413e5c:	str	w0, [sp, #336]
  413e60:	ldr	w0, [sp, #332]
  413e64:	mov	w1, #0x6667                	// #26215
  413e68:	movk	w1, #0x6666, lsl #16
  413e6c:	smull	x1, w0, w1
  413e70:	lsr	x1, x1, #32
  413e74:	asr	w1, w1, #2
  413e78:	asr	w0, w0, #31
  413e7c:	sub	w0, w1, w0
  413e80:	str	w0, [sp, #332]
  413e84:	ldr	w0, [sp, #328]
  413e88:	mov	w1, #0x6667                	// #26215
  413e8c:	movk	w1, #0x6666, lsl #16
  413e90:	smull	x1, w0, w1
  413e94:	lsr	x1, x1, #32
  413e98:	asr	w1, w1, #2
  413e9c:	asr	w0, w0, #31
  413ea0:	sub	w0, w1, w0
  413ea4:	str	w0, [sp, #328]
  413ea8:	ldr	x0, [sp, #344]
  413eac:	ldr	w0, [x0, #8]
  413eb0:	ldr	w1, [sp, #340]
  413eb4:	cmp	w1, w0
  413eb8:	b.ge	413f70 <__fxstatat@plt+0x10f80>  // b.tcont
  413ebc:	ldr	w1, [sp, #336]
  413ec0:	mov	w0, #0x6667                	// #26215
  413ec4:	movk	w0, #0x6666, lsl #16
  413ec8:	smull	x0, w1, w0
  413ecc:	lsr	x0, x0, #32
  413ed0:	asr	w2, w0, #2
  413ed4:	asr	w0, w1, #31
  413ed8:	sub	w2, w2, w0
  413edc:	mov	w0, w2
  413ee0:	lsl	w0, w0, #2
  413ee4:	add	w0, w0, w2
  413ee8:	lsl	w0, w0, #1
  413eec:	sub	w2, w1, w0
  413ef0:	ldr	w3, [sp, #332]
  413ef4:	mov	w0, #0x6667                	// #26215
  413ef8:	movk	w0, #0x6666, lsl #16
  413efc:	smull	x0, w3, w0
  413f00:	lsr	x0, x0, #32
  413f04:	asr	w1, w0, #2
  413f08:	asr	w0, w3, #31
  413f0c:	sub	w1, w1, w0
  413f10:	mov	w0, w1
  413f14:	lsl	w0, w0, #2
  413f18:	add	w0, w0, w1
  413f1c:	lsl	w0, w0, #1
  413f20:	sub	w1, w3, w0
  413f24:	orr	w3, w2, w1
  413f28:	ldr	w2, [sp, #328]
  413f2c:	mov	w0, #0x6667                	// #26215
  413f30:	movk	w0, #0x6666, lsl #16
  413f34:	smull	x0, w2, w0
  413f38:	lsr	x0, x0, #32
  413f3c:	asr	w1, w0, #2
  413f40:	asr	w0, w2, #31
  413f44:	sub	w1, w1, w0
  413f48:	mov	w0, w1
  413f4c:	lsl	w0, w0, #2
  413f50:	add	w0, w0, w1
  413f54:	lsl	w0, w0, #1
  413f58:	sub	w1, w2, w0
  413f5c:	orr	w0, w3, w1
  413f60:	cmp	w0, #0x0
  413f64:	b.eq	413dec <__fxstatat@plt+0x10dfc>  // b.none
  413f68:	b	413f70 <__fxstatat@plt+0x10f80>
  413f6c:	nop
  413f70:	ldr	x0, [sp, #344]
  413f74:	ldr	w1, [sp, #340]
  413f78:	str	w1, [x0, #8]
  413f7c:	ldr	w0, [sp, #340]
  413f80:	cmp	w0, #0x1
  413f84:	b.le	41425c <__fxstatat@plt+0x1126c>
  413f88:	ldr	w1, [sp, #340]
  413f8c:	mov	w0, #0x9400                	// #37888
  413f90:	movk	w0, #0x7735, lsl #16
  413f94:	cmp	w1, w0
  413f98:	cset	w0, eq  // eq = none
  413f9c:	and	w0, w0, #0xff
  413fa0:	mvn	w0, w0
  413fa4:	sxtw	x0, w0
  413fa8:	ldr	x1, [sp, #360]
  413fac:	and	x0, x1, x0
  413fb0:	str	x0, [sp, #248]
  413fb4:	ldr	x1, [sp, #360]
  413fb8:	ldr	x0, [sp, #312]
  413fbc:	cmp	x1, x0
  413fc0:	b.lt	413fe4 <__fxstatat@plt+0x10ff4>  // b.tstop
  413fc4:	ldr	x1, [sp, #360]
  413fc8:	ldr	x0, [sp, #312]
  413fcc:	cmp	x1, x0
  413fd0:	b.ne	413fec <__fxstatat@plt+0x10ffc>  // b.any
  413fd4:	ldr	w1, [sp, #356]
  413fd8:	ldr	w0, [sp, #308]
  413fdc:	cmp	w1, w0
  413fe0:	b.gt	413fec <__fxstatat@plt+0x10ffc>
  413fe4:	mov	w0, #0x1                   	// #1
  413fe8:	b	414254 <__fxstatat@plt+0x11264>
  413fec:	ldr	x1, [sp, #312]
  413ff0:	ldr	x0, [sp, #248]
  413ff4:	cmp	x1, x0
  413ff8:	b.lt	414038 <__fxstatat@plt+0x11048>  // b.tstop
  413ffc:	ldr	x1, [sp, #312]
  414000:	ldr	x0, [sp, #248]
  414004:	cmp	x1, x0
  414008:	b.ne	414040 <__fxstatat@plt+0x11050>  // b.any
  41400c:	ldr	w0, [sp, #356]
  414010:	ldr	w1, [sp, #340]
  414014:	sdiv	w2, w0, w1
  414018:	ldr	w1, [sp, #340]
  41401c:	mul	w1, w2, w1
  414020:	sub	w0, w0, w1
  414024:	ldr	w1, [sp, #356]
  414028:	sub	w0, w1, w0
  41402c:	ldr	w1, [sp, #308]
  414030:	cmp	w1, w0
  414034:	b.ge	414040 <__fxstatat@plt+0x11050>  // b.tcont
  414038:	mov	w0, #0xffffffff            	// #-1
  41403c:	b	414254 <__fxstatat@plt+0x11264>
  414040:	ldr	x0, [sp, #296]
  414044:	str	x0, [sp, #64]
  414048:	ldrsw	x0, [sp, #276]
  41404c:	str	x0, [sp, #72]
  414050:	ldr	w1, [sp, #340]
  414054:	mov	w0, #0x9400                	// #37888
  414058:	movk	w0, #0x7735, lsl #16
  41405c:	cmp	w1, w0
  414060:	cset	w0, eq  // eq = none
  414064:	and	w0, w0, #0xff
  414068:	and	x1, x0, #0xff
  41406c:	ldr	x0, [sp, #280]
  414070:	orr	x0, x1, x0
  414074:	str	x0, [sp, #80]
  414078:	ldr	w0, [sp, #340]
  41407c:	mov	w1, #0x8e39                	// #36409
  414080:	movk	w1, #0x38e3, lsl #16
  414084:	smull	x1, w0, w1
  414088:	lsr	x1, x1, #32
  41408c:	asr	w1, w1, #1
  414090:	asr	w0, w0, #31
  414094:	sub	w1, w1, w0
  414098:	ldr	w0, [sp, #268]
  41409c:	add	w0, w1, w0
  4140a0:	sxtw	x0, w0
  4140a4:	str	x0, [sp, #88]
  4140a8:	add	x0, sp, #0x40
  4140ac:	mov	w3, #0x100                 	// #256
  4140b0:	mov	x2, x0
  4140b4:	ldr	x1, [sp, #48]
  4140b8:	ldr	w0, [sp, #60]
  4140bc:	bl	402db0 <utimensat@plt>
  4140c0:	cmp	w0, #0x0
  4140c4:	b.eq	4140d0 <__fxstatat@plt+0x110e0>  // b.none
  4140c8:	mov	w0, #0xfffffffe            	// #-2
  4140cc:	b	414254 <__fxstatat@plt+0x11264>
  4140d0:	add	x0, sp, #0x60
  4140d4:	mov	w3, #0x100                 	// #256
  4140d8:	mov	x2, x0
  4140dc:	ldr	x1, [sp, #48]
  4140e0:	ldr	w0, [sp, #60]
  4140e4:	bl	419448 <__fxstatat@plt+0x16458>
  4140e8:	str	w0, [sp, #244]
  4140ec:	ldrsw	x1, [sp, #244]
  4140f0:	ldr	x2, [sp, #184]
  4140f4:	ldr	x0, [sp, #280]
  4140f8:	eor	x0, x2, x0
  4140fc:	orr	x19, x1, x0
  414100:	add	x0, sp, #0x60
  414104:	bl	4133a0 <__fxstatat@plt+0x103b0>
  414108:	mov	x1, x0
  41410c:	ldrsw	x0, [sp, #268]
  414110:	eor	x0, x1, x0
  414114:	orr	x0, x19, x0
  414118:	cmp	x0, #0x0
  41411c:	b.eq	414148 <__fxstatat@plt+0x11158>  // b.none
  414120:	ldr	x0, [sp, #280]
  414124:	str	x0, [sp, #80]
  414128:	ldrsw	x0, [sp, #268]
  41412c:	str	x0, [sp, #88]
  414130:	add	x0, sp, #0x40
  414134:	mov	w3, #0x100                 	// #256
  414138:	mov	x2, x0
  41413c:	ldr	x1, [sp, #48]
  414140:	ldr	w0, [sp, #60]
  414144:	bl	402db0 <utimensat@plt>
  414148:	ldr	w0, [sp, #244]
  41414c:	cmp	w0, #0x0
  414150:	b.eq	41415c <__fxstatat@plt+0x1116c>  // b.none
  414154:	mov	w0, #0xfffffffe            	// #-2
  414158:	b	414254 <__fxstatat@plt+0x11264>
  41415c:	ldr	w0, [sp, #340]
  414160:	str	w0, [sp, #240]
  414164:	ldr	x0, [sp, #184]
  414168:	and	w1, w0, #0x1
  41416c:	mov	w0, #0xca00                	// #51712
  414170:	movk	w0, #0x3b9a, lsl #16
  414174:	mul	w19, w1, w0
  414178:	add	x0, sp, #0x60
  41417c:	bl	4133a0 <__fxstatat@plt+0x103b0>
  414180:	add	w0, w19, w0
  414184:	str	w0, [sp, #324]
  414188:	mov	w0, #0x1                   	// #1
  41418c:	str	w0, [sp, #340]
  414190:	ldr	w1, [sp, #324]
  414194:	ldr	w0, [sp, #340]
  414198:	sdiv	w0, w1, w0
  41419c:	str	w0, [sp, #324]
  4141a0:	b	414214 <__fxstatat@plt+0x11224>
  4141a4:	ldr	w1, [sp, #340]
  4141a8:	mov	w0, #0xca00                	// #51712
  4141ac:	movk	w0, #0x3b9a, lsl #16
  4141b0:	cmp	w1, w0
  4141b4:	b.ne	4141c8 <__fxstatat@plt+0x111d8>  // b.any
  4141b8:	ldr	w0, [sp, #340]
  4141bc:	lsl	w0, w0, #1
  4141c0:	str	w0, [sp, #340]
  4141c4:	b	41425c <__fxstatat@plt+0x1126c>
  4141c8:	ldr	w1, [sp, #340]
  4141cc:	mov	w0, w1
  4141d0:	lsl	w0, w0, #2
  4141d4:	add	w0, w0, w1
  4141d8:	lsl	w0, w0, #1
  4141dc:	str	w0, [sp, #340]
  4141e0:	ldr	w1, [sp, #340]
  4141e4:	ldr	w0, [sp, #240]
  4141e8:	cmp	w1, w0
  4141ec:	b.eq	414258 <__fxstatat@plt+0x11268>  // b.none
  4141f0:	ldr	w0, [sp, #324]
  4141f4:	mov	w1, #0x6667                	// #26215
  4141f8:	movk	w1, #0x6666, lsl #16
  4141fc:	smull	x1, w0, w1
  414200:	lsr	x1, x1, #32
  414204:	asr	w1, w1, #2
  414208:	asr	w0, w0, #31
  41420c:	sub	w0, w1, w0
  414210:	str	w0, [sp, #324]
  414214:	ldr	w2, [sp, #324]
  414218:	mov	w0, #0x6667                	// #26215
  41421c:	movk	w0, #0x6666, lsl #16
  414220:	smull	x0, w2, w0
  414224:	lsr	x0, x0, #32
  414228:	asr	w1, w0, #2
  41422c:	asr	w0, w2, #31
  414230:	sub	w1, w1, w0
  414234:	mov	w0, w1
  414238:	lsl	w0, w0, #2
  41423c:	add	w0, w0, w1
  414240:	lsl	w0, w0, #1
  414244:	sub	w1, w2, w0
  414248:	cmp	w1, #0x0
  41424c:	b.eq	4141a4 <__fxstatat@plt+0x111b4>  // b.none
  414250:	b	41425c <__fxstatat@plt+0x1126c>
  414254:	b	414320 <__fxstatat@plt+0x11330>
  414258:	nop
  41425c:	ldr	x0, [sp, #344]
  414260:	ldr	w1, [sp, #340]
  414264:	str	w1, [x0, #8]
  414268:	ldr	x0, [sp, #344]
  41426c:	mov	w1, #0x1                   	// #1
  414270:	strb	w1, [x0, #12]
  414274:	ldr	w1, [sp, #340]
  414278:	mov	w0, #0x9400                	// #37888
  41427c:	movk	w0, #0x7735, lsl #16
  414280:	cmp	w1, w0
  414284:	cset	w0, eq  // eq = none
  414288:	and	w0, w0, #0xff
  41428c:	mvn	w0, w0
  414290:	sxtw	x0, w0
  414294:	ldr	x1, [sp, #360]
  414298:	and	x0, x1, x0
  41429c:	str	x0, [sp, #360]
  4142a0:	ldr	w0, [sp, #356]
  4142a4:	ldr	w1, [sp, #340]
  4142a8:	sdiv	w2, w0, w1
  4142ac:	ldr	w1, [sp, #340]
  4142b0:	mul	w1, w2, w1
  4142b4:	sub	w0, w0, w1
  4142b8:	ldr	w1, [sp, #356]
  4142bc:	sub	w0, w1, w0
  4142c0:	str	w0, [sp, #356]
  4142c4:	ldr	x1, [sp, #312]
  4142c8:	ldr	x0, [sp, #360]
  4142cc:	cmp	x1, x0
  4142d0:	b.lt	41431c <__fxstatat@plt+0x1132c>  // b.tstop
  4142d4:	ldr	x1, [sp, #312]
  4142d8:	ldr	x0, [sp, #360]
  4142dc:	cmp	x1, x0
  4142e0:	b.gt	414314 <__fxstatat@plt+0x11324>
  4142e4:	ldr	w1, [sp, #308]
  4142e8:	ldr	w0, [sp, #356]
  4142ec:	cmp	w1, w0
  4142f0:	b.lt	41430c <__fxstatat@plt+0x1131c>  // b.tstop
  4142f4:	ldr	w1, [sp, #308]
  4142f8:	ldr	w0, [sp, #356]
  4142fc:	cmp	w1, w0
  414300:	cset	w0, gt
  414304:	and	w0, w0, #0xff
  414308:	b	414320 <__fxstatat@plt+0x11330>
  41430c:	mov	w0, #0xffffffff            	// #-1
  414310:	b	414320 <__fxstatat@plt+0x11330>
  414314:	mov	w0, #0x1                   	// #1
  414318:	b	414320 <__fxstatat@plt+0x11330>
  41431c:	mov	w0, #0xffffffff            	// #-1
  414320:	ldr	x19, [sp, #16]
  414324:	ldp	x29, x30, [sp], #368
  414328:	ret
  41432c:	stp	x29, x30, [sp, #-48]!
  414330:	mov	x29, sp
  414334:	str	w0, [sp, #44]
  414338:	str	x1, [sp, #32]
  41433c:	str	x2, [sp, #24]
  414340:	mov	w3, #0x100                 	// #256
  414344:	ldr	x2, [sp, #24]
  414348:	ldr	x1, [sp, #32]
  41434c:	ldr	w0, [sp, #44]
  414350:	bl	402db0 <utimensat@plt>
  414354:	ldp	x29, x30, [sp], #48
  414358:	ret
  41435c:	stp	x29, x30, [sp, #-48]!
  414360:	mov	x29, sp
  414364:	str	x0, [sp, #24]
  414368:	str	wzr, [sp, #44]
  41436c:	str	wzr, [sp, #40]
  414370:	ldr	x0, [sp, #24]
  414374:	ldr	x1, [x0, #8]
  414378:	mov	x0, #0x3fffffff            	// #1073741823
  41437c:	cmp	x1, x0
  414380:	b.eq	4143c0 <__fxstatat@plt+0x113d0>  // b.none
  414384:	ldr	x0, [sp, #24]
  414388:	ldr	x1, [x0, #8]
  41438c:	mov	x0, #0x3ffffffe            	// #1073741822
  414390:	cmp	x1, x0
  414394:	b.eq	4143c0 <__fxstatat@plt+0x113d0>  // b.none
  414398:	ldr	x0, [sp, #24]
  41439c:	ldr	x0, [x0, #8]
  4143a0:	cmp	x0, #0x0
  4143a4:	b.lt	414420 <__fxstatat@plt+0x11430>  // b.tstop
  4143a8:	ldr	x0, [sp, #24]
  4143ac:	ldr	x1, [x0, #8]
  4143b0:	mov	x0, #0xc9ff                	// #51711
  4143b4:	movk	x0, #0x3b9a, lsl #16
  4143b8:	cmp	x1, x0
  4143bc:	b.gt	414420 <__fxstatat@plt+0x11430>
  4143c0:	ldr	x0, [sp, #24]
  4143c4:	add	x0, x0, #0x10
  4143c8:	ldr	x1, [x0, #8]
  4143cc:	mov	x0, #0x3fffffff            	// #1073741823
  4143d0:	cmp	x1, x0
  4143d4:	b.eq	414438 <__fxstatat@plt+0x11448>  // b.none
  4143d8:	ldr	x0, [sp, #24]
  4143dc:	add	x0, x0, #0x10
  4143e0:	ldr	x1, [x0, #8]
  4143e4:	mov	x0, #0x3ffffffe            	// #1073741822
  4143e8:	cmp	x1, x0
  4143ec:	b.eq	414438 <__fxstatat@plt+0x11448>  // b.none
  4143f0:	ldr	x0, [sp, #24]
  4143f4:	add	x0, x0, #0x10
  4143f8:	ldr	x0, [x0, #8]
  4143fc:	cmp	x0, #0x0
  414400:	b.lt	414420 <__fxstatat@plt+0x11430>  // b.tstop
  414404:	ldr	x0, [sp, #24]
  414408:	add	x0, x0, #0x10
  41440c:	ldr	x1, [x0, #8]
  414410:	mov	x0, #0xc9ff                	// #51711
  414414:	movk	x0, #0x3b9a, lsl #16
  414418:	cmp	x1, x0
  41441c:	b.le	414438 <__fxstatat@plt+0x11448>
  414420:	bl	402f30 <__errno_location@plt>
  414424:	mov	x1, x0
  414428:	mov	w0, #0x16                  	// #22
  41442c:	str	w0, [x1]
  414430:	mov	w0, #0xffffffff            	// #-1
  414434:	b	414514 <__fxstatat@plt+0x11524>
  414438:	ldr	x0, [sp, #24]
  41443c:	ldr	x1, [x0, #8]
  414440:	mov	x0, #0x3fffffff            	// #1073741823
  414444:	cmp	x1, x0
  414448:	b.eq	414460 <__fxstatat@plt+0x11470>  // b.none
  41444c:	ldr	x0, [sp, #24]
  414450:	ldr	x1, [x0, #8]
  414454:	mov	x0, #0x3ffffffe            	// #1073741822
  414458:	cmp	x1, x0
  41445c:	b.ne	414490 <__fxstatat@plt+0x114a0>  // b.any
  414460:	ldr	x0, [sp, #24]
  414464:	str	xzr, [x0]
  414468:	mov	w0, #0x1                   	// #1
  41446c:	str	w0, [sp, #44]
  414470:	ldr	x0, [sp, #24]
  414474:	ldr	x1, [x0, #8]
  414478:	mov	x0, #0x3ffffffe            	// #1073741822
  41447c:	cmp	x1, x0
  414480:	b.ne	414490 <__fxstatat@plt+0x114a0>  // b.any
  414484:	ldr	w0, [sp, #40]
  414488:	add	w0, w0, #0x1
  41448c:	str	w0, [sp, #40]
  414490:	ldr	x0, [sp, #24]
  414494:	add	x0, x0, #0x10
  414498:	ldr	x1, [x0, #8]
  41449c:	mov	x0, #0x3fffffff            	// #1073741823
  4144a0:	cmp	x1, x0
  4144a4:	b.eq	4144c0 <__fxstatat@plt+0x114d0>  // b.none
  4144a8:	ldr	x0, [sp, #24]
  4144ac:	add	x0, x0, #0x10
  4144b0:	ldr	x1, [x0, #8]
  4144b4:	mov	x0, #0x3ffffffe            	// #1073741822
  4144b8:	cmp	x1, x0
  4144bc:	b.ne	4144f8 <__fxstatat@plt+0x11508>  // b.any
  4144c0:	ldr	x0, [sp, #24]
  4144c4:	add	x0, x0, #0x10
  4144c8:	str	xzr, [x0]
  4144cc:	mov	w0, #0x1                   	// #1
  4144d0:	str	w0, [sp, #44]
  4144d4:	ldr	x0, [sp, #24]
  4144d8:	add	x0, x0, #0x10
  4144dc:	ldr	x1, [x0, #8]
  4144e0:	mov	x0, #0x3ffffffe            	// #1073741822
  4144e4:	cmp	x1, x0
  4144e8:	b.ne	4144f8 <__fxstatat@plt+0x11508>  // b.any
  4144ec:	ldr	w0, [sp, #40]
  4144f0:	add	w0, w0, #0x1
  4144f4:	str	w0, [sp, #40]
  4144f8:	ldr	w0, [sp, #40]
  4144fc:	cmp	w0, #0x1
  414500:	cset	w0, eq  // eq = none
  414504:	and	w0, w0, #0xff
  414508:	mov	w1, w0
  41450c:	ldr	w0, [sp, #44]
  414510:	add	w0, w1, w0
  414514:	ldp	x29, x30, [sp], #48
  414518:	ret
  41451c:	stp	x29, x30, [sp, #-64]!
  414520:	mov	x29, sp
  414524:	str	x19, [sp, #16]
  414528:	str	x0, [sp, #40]
  41452c:	str	x1, [sp, #32]
  414530:	ldr	x0, [sp, #32]
  414534:	ldr	x0, [x0]
  414538:	str	x0, [sp, #56]
  41453c:	ldr	x0, [sp, #56]
  414540:	ldr	x1, [x0, #8]
  414544:	mov	x0, #0x3ffffffe            	// #1073741822
  414548:	cmp	x1, x0
  41454c:	b.ne	414570 <__fxstatat@plt+0x11580>  // b.any
  414550:	ldr	x0, [sp, #56]
  414554:	add	x0, x0, #0x10
  414558:	ldr	x1, [x0, #8]
  41455c:	mov	x0, #0x3ffffffe            	// #1073741822
  414560:	cmp	x1, x0
  414564:	b.ne	414570 <__fxstatat@plt+0x11580>  // b.any
  414568:	mov	w0, #0x1                   	// #1
  41456c:	b	414648 <__fxstatat@plt+0x11658>
  414570:	ldr	x0, [sp, #56]
  414574:	ldr	x1, [x0, #8]
  414578:	mov	x0, #0x3fffffff            	// #1073741823
  41457c:	cmp	x1, x0
  414580:	b.ne	4145ac <__fxstatat@plt+0x115bc>  // b.any
  414584:	ldr	x0, [sp, #56]
  414588:	add	x0, x0, #0x10
  41458c:	ldr	x1, [x0, #8]
  414590:	mov	x0, #0x3fffffff            	// #1073741823
  414594:	cmp	x1, x0
  414598:	b.ne	4145ac <__fxstatat@plt+0x115bc>  // b.any
  41459c:	ldr	x0, [sp, #32]
  4145a0:	str	xzr, [x0]
  4145a4:	mov	w0, #0x0                   	// #0
  4145a8:	b	414648 <__fxstatat@plt+0x11658>
  4145ac:	ldr	x0, [sp, #56]
  4145b0:	ldr	x1, [x0, #8]
  4145b4:	mov	x0, #0x3ffffffe            	// #1073741822
  4145b8:	cmp	x1, x0
  4145bc:	b.ne	4145d4 <__fxstatat@plt+0x115e4>  // b.any
  4145c0:	ldr	x0, [sp, #40]
  4145c4:	bl	4133cc <__fxstatat@plt+0x103dc>
  4145c8:	ldr	x2, [sp, #56]
  4145cc:	stp	x0, x1, [x2]
  4145d0:	b	4145f0 <__fxstatat@plt+0x11600>
  4145d4:	ldr	x0, [sp, #56]
  4145d8:	ldr	x1, [x0, #8]
  4145dc:	mov	x0, #0x3fffffff            	// #1073741823
  4145e0:	cmp	x1, x0
  4145e4:	b.ne	4145f0 <__fxstatat@plt+0x11600>  // b.any
  4145e8:	ldr	x0, [sp, #56]
  4145ec:	bl	416d28 <__fxstatat@plt+0x13d38>
  4145f0:	ldr	x0, [sp, #56]
  4145f4:	add	x0, x0, #0x10
  4145f8:	ldr	x1, [x0, #8]
  4145fc:	mov	x0, #0x3ffffffe            	// #1073741822
  414600:	cmp	x1, x0
  414604:	b.ne	414620 <__fxstatat@plt+0x11630>  // b.any
  414608:	ldr	x0, [sp, #56]
  41460c:	add	x19, x0, #0x10
  414610:	ldr	x0, [sp, #40]
  414614:	bl	4133fc <__fxstatat@plt+0x1040c>
  414618:	stp	x0, x1, [x19]
  41461c:	b	414644 <__fxstatat@plt+0x11654>
  414620:	ldr	x0, [sp, #56]
  414624:	add	x0, x0, #0x10
  414628:	ldr	x1, [x0, #8]
  41462c:	mov	x0, #0x3fffffff            	// #1073741823
  414630:	cmp	x1, x0
  414634:	b.ne	414644 <__fxstatat@plt+0x11654>  // b.any
  414638:	ldr	x0, [sp, #56]
  41463c:	add	x0, x0, #0x10
  414640:	bl	416d28 <__fxstatat@plt+0x13d38>
  414644:	mov	w0, #0x0                   	// #0
  414648:	ldr	x19, [sp, #16]
  41464c:	ldp	x29, x30, [sp], #64
  414650:	ret
  414654:	stp	x29, x30, [sp, #-352]!
  414658:	mov	x29, sp
  41465c:	str	x19, [sp, #16]
  414660:	str	w0, [sp, #60]
  414664:	str	x1, [sp, #48]
  414668:	str	x2, [sp, #40]
  41466c:	ldr	x0, [sp, #40]
  414670:	cmp	x0, #0x0
  414674:	b.eq	414680 <__fxstatat@plt+0x11690>  // b.none
  414678:	add	x0, sp, #0x110
  41467c:	b	414684 <__fxstatat@plt+0x11694>
  414680:	mov	x0, #0x0                   	// #0
  414684:	str	x0, [sp, #264]
  414688:	str	wzr, [sp, #348]
  41468c:	ldr	x0, [sp, #264]
  414690:	cmp	x0, #0x0
  414694:	b.eq	4146bc <__fxstatat@plt+0x116cc>  // b.none
  414698:	ldr	x0, [sp, #40]
  41469c:	ldp	x0, x1, [x0]
  4146a0:	stp	x0, x1, [sp, #272]
  4146a4:	ldr	x0, [sp, #40]
  4146a8:	ldp	x0, x1, [x0, #16]
  4146ac:	stp	x0, x1, [sp, #288]
  4146b0:	ldr	x0, [sp, #264]
  4146b4:	bl	41435c <__fxstatat@plt+0x1136c>
  4146b8:	str	w0, [sp, #348]
  4146bc:	ldr	w0, [sp, #348]
  4146c0:	cmp	w0, #0x0
  4146c4:	b.ge	4146d0 <__fxstatat@plt+0x116e0>  // b.tcont
  4146c8:	mov	w0, #0xffffffff            	// #-1
  4146cc:	b	414bc0 <__fxstatat@plt+0x11bd0>
  4146d0:	ldr	w0, [sp, #60]
  4146d4:	cmp	w0, #0x0
  4146d8:	b.ge	414700 <__fxstatat@plt+0x11710>  // b.tcont
  4146dc:	ldr	x0, [sp, #48]
  4146e0:	cmp	x0, #0x0
  4146e4:	b.ne	414700 <__fxstatat@plt+0x11710>  // b.any
  4146e8:	bl	402f30 <__errno_location@plt>
  4146ec:	mov	x1, x0
  4146f0:	mov	w0, #0x9                   	// #9
  4146f4:	str	w0, [x1]
  4146f8:	mov	w0, #0xffffffff            	// #-1
  4146fc:	b	414bc0 <__fxstatat@plt+0x11bd0>
  414700:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  414704:	add	x0, x0, #0xab0
  414708:	ldr	w0, [x0]
  41470c:	cmp	w0, #0x0
  414710:	b.lt	4148c0 <__fxstatat@plt+0x118d0>  // b.tstop
  414714:	ldr	w0, [sp, #348]
  414718:	cmp	w0, #0x2
  41471c:	b.ne	4147d8 <__fxstatat@plt+0x117e8>  // b.any
  414720:	ldr	w0, [sp, #60]
  414724:	cmp	w0, #0x0
  414728:	b.ge	41474c <__fxstatat@plt+0x1175c>  // b.tcont
  41472c:	add	x0, sp, #0x88
  414730:	mov	x1, x0
  414734:	ldr	x0, [sp, #48]
  414738:	bl	419418 <__fxstatat@plt+0x16428>
  41473c:	cmp	w0, #0x0
  414740:	cset	w0, ne  // ne = any
  414744:	and	w0, w0, #0xff
  414748:	b	414768 <__fxstatat@plt+0x11778>
  41474c:	add	x0, sp, #0x88
  414750:	mov	x1, x0
  414754:	ldr	w0, [sp, #60]
  414758:	bl	419428 <__fxstatat@plt+0x16438>
  41475c:	cmp	w0, #0x0
  414760:	cset	w0, ne  // ne = any
  414764:	and	w0, w0, #0xff
  414768:	cmp	w0, #0x0
  41476c:	b.eq	414778 <__fxstatat@plt+0x11788>  // b.none
  414770:	mov	w0, #0xffffffff            	// #-1
  414774:	b	414bc0 <__fxstatat@plt+0x11bd0>
  414778:	ldr	x0, [sp, #264]
  41477c:	ldr	x1, [x0, #8]
  414780:	mov	x0, #0x3ffffffe            	// #1073741822
  414784:	cmp	x1, x0
  414788:	b.ne	4147a0 <__fxstatat@plt+0x117b0>  // b.any
  41478c:	ldr	x19, [sp, #264]
  414790:	add	x0, sp, #0x88
  414794:	bl	4133cc <__fxstatat@plt+0x103dc>
  414798:	stp	x0, x1, [x19]
  41479c:	b	4147cc <__fxstatat@plt+0x117dc>
  4147a0:	ldr	x0, [sp, #264]
  4147a4:	add	x0, x0, #0x10
  4147a8:	ldr	x1, [x0, #8]
  4147ac:	mov	x0, #0x3ffffffe            	// #1073741822
  4147b0:	cmp	x1, x0
  4147b4:	b.ne	4147cc <__fxstatat@plt+0x117dc>  // b.any
  4147b8:	ldr	x0, [sp, #264]
  4147bc:	add	x19, x0, #0x10
  4147c0:	add	x0, sp, #0x88
  4147c4:	bl	4133fc <__fxstatat@plt+0x1040c>
  4147c8:	stp	x0, x1, [x19]
  4147cc:	ldr	w0, [sp, #348]
  4147d0:	add	w0, w0, #0x1
  4147d4:	str	w0, [sp, #348]
  4147d8:	ldr	w0, [sp, #60]
  4147dc:	cmp	w0, #0x0
  4147e0:	b.ge	414850 <__fxstatat@plt+0x11860>  // b.tcont
  4147e4:	ldr	x0, [sp, #264]
  4147e8:	mov	w3, #0x0                   	// #0
  4147ec:	mov	x2, x0
  4147f0:	ldr	x1, [sp, #48]
  4147f4:	mov	w0, #0xffffff9c            	// #-100
  4147f8:	bl	402db0 <utimensat@plt>
  4147fc:	str	w0, [sp, #324]
  414800:	ldr	w0, [sp, #324]
  414804:	cmp	w0, #0x0
  414808:	b.le	41481c <__fxstatat@plt+0x1182c>
  41480c:	bl	402f30 <__errno_location@plt>
  414810:	mov	x1, x0
  414814:	mov	w0, #0x26                  	// #38
  414818:	str	w0, [x1]
  41481c:	ldr	w0, [sp, #324]
  414820:	cmp	w0, #0x0
  414824:	b.eq	414838 <__fxstatat@plt+0x11848>  // b.none
  414828:	bl	402f30 <__errno_location@plt>
  41482c:	ldr	w0, [x0]
  414830:	cmp	w0, #0x26
  414834:	b.eq	414850 <__fxstatat@plt+0x11860>  // b.none
  414838:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41483c:	add	x0, x0, #0xab0
  414840:	mov	w1, #0x1                   	// #1
  414844:	str	w1, [x0]
  414848:	ldr	w0, [sp, #324]
  41484c:	b	414bc0 <__fxstatat@plt+0x11bd0>
  414850:	ldr	w0, [sp, #60]
  414854:	cmp	w0, #0x0
  414858:	b.lt	4148c0 <__fxstatat@plt+0x118d0>  // b.tstop
  41485c:	ldr	x0, [sp, #264]
  414860:	mov	x1, x0
  414864:	ldr	w0, [sp, #60]
  414868:	bl	402a80 <futimens@plt>
  41486c:	str	w0, [sp, #324]
  414870:	ldr	w0, [sp, #324]
  414874:	cmp	w0, #0x0
  414878:	b.le	41488c <__fxstatat@plt+0x1189c>
  41487c:	bl	402f30 <__errno_location@plt>
  414880:	mov	x1, x0
  414884:	mov	w0, #0x26                  	// #38
  414888:	str	w0, [x1]
  41488c:	ldr	w0, [sp, #324]
  414890:	cmp	w0, #0x0
  414894:	b.eq	4148a8 <__fxstatat@plt+0x118b8>  // b.none
  414898:	bl	402f30 <__errno_location@plt>
  41489c:	ldr	w0, [x0]
  4148a0:	cmp	w0, #0x26
  4148a4:	b.eq	4148c0 <__fxstatat@plt+0x118d0>  // b.none
  4148a8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4148ac:	add	x0, x0, #0xab0
  4148b0:	mov	w1, #0x1                   	// #1
  4148b4:	str	w1, [x0]
  4148b8:	ldr	w0, [sp, #324]
  4148bc:	b	414bc0 <__fxstatat@plt+0x11bd0>
  4148c0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4148c4:	add	x0, x0, #0xab0
  4148c8:	mov	w1, #0xffffffff            	// #-1
  4148cc:	str	w1, [x0]
  4148d0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4148d4:	add	x0, x0, #0xab4
  4148d8:	mov	w1, #0xffffffff            	// #-1
  4148dc:	str	w1, [x0]
  4148e0:	ldr	w0, [sp, #348]
  4148e4:	cmp	w0, #0x0
  4148e8:	b.eq	41497c <__fxstatat@plt+0x1198c>  // b.none
  4148ec:	ldr	w0, [sp, #348]
  4148f0:	cmp	w0, #0x3
  4148f4:	b.eq	414950 <__fxstatat@plt+0x11960>  // b.none
  4148f8:	ldr	w0, [sp, #60]
  4148fc:	cmp	w0, #0x0
  414900:	b.ge	414924 <__fxstatat@plt+0x11934>  // b.tcont
  414904:	add	x0, sp, #0x88
  414908:	mov	x1, x0
  41490c:	ldr	x0, [sp, #48]
  414910:	bl	419418 <__fxstatat@plt+0x16428>
  414914:	cmp	w0, #0x0
  414918:	cset	w0, ne  // ne = any
  41491c:	and	w0, w0, #0xff
  414920:	b	414940 <__fxstatat@plt+0x11950>
  414924:	add	x0, sp, #0x88
  414928:	mov	x1, x0
  41492c:	ldr	w0, [sp, #60]
  414930:	bl	419428 <__fxstatat@plt+0x16438>
  414934:	cmp	w0, #0x0
  414938:	cset	w0, ne  // ne = any
  41493c:	and	w0, w0, #0xff
  414940:	cmp	w0, #0x0
  414944:	b.eq	414950 <__fxstatat@plt+0x11960>  // b.none
  414948:	mov	w0, #0xffffffff            	// #-1
  41494c:	b	414bc0 <__fxstatat@plt+0x11bd0>
  414950:	ldr	x0, [sp, #264]
  414954:	cmp	x0, #0x0
  414958:	b.eq	41497c <__fxstatat@plt+0x1198c>  // b.none
  41495c:	add	x1, sp, #0x108
  414960:	add	x0, sp, #0x88
  414964:	bl	41451c <__fxstatat@plt+0x1152c>
  414968:	and	w0, w0, #0xff
  41496c:	cmp	w0, #0x0
  414970:	b.eq	41497c <__fxstatat@plt+0x1198c>  // b.none
  414974:	mov	w0, #0x0                   	// #0
  414978:	b	414bc0 <__fxstatat@plt+0x11bd0>
  41497c:	ldr	x0, [sp, #264]
  414980:	cmp	x0, #0x0
  414984:	b.eq	414a0c <__fxstatat@plt+0x11a1c>  // b.none
  414988:	ldr	x0, [sp, #264]
  41498c:	ldr	x0, [x0]
  414990:	str	x0, [sp, #72]
  414994:	ldr	x0, [sp, #264]
  414998:	ldr	x0, [x0, #8]
  41499c:	mov	x1, #0xf7cf                	// #63439
  4149a0:	movk	x1, #0xe353, lsl #16
  4149a4:	movk	x1, #0x9ba5, lsl #32
  4149a8:	movk	x1, #0x20c4, lsl #48
  4149ac:	smulh	x1, x0, x1
  4149b0:	asr	x1, x1, #7
  4149b4:	asr	x0, x0, #63
  4149b8:	sub	x0, x1, x0
  4149bc:	str	x0, [sp, #80]
  4149c0:	ldr	x0, [sp, #264]
  4149c4:	add	x0, x0, #0x10
  4149c8:	ldr	x0, [x0]
  4149cc:	str	x0, [sp, #88]
  4149d0:	ldr	x0, [sp, #264]
  4149d4:	add	x0, x0, #0x10
  4149d8:	ldr	x0, [x0, #8]
  4149dc:	mov	x1, #0xf7cf                	// #63439
  4149e0:	movk	x1, #0xe353, lsl #16
  4149e4:	movk	x1, #0x9ba5, lsl #32
  4149e8:	movk	x1, #0x20c4, lsl #48
  4149ec:	smulh	x1, x0, x1
  4149f0:	asr	x1, x1, #7
  4149f4:	asr	x0, x0, #63
  4149f8:	sub	x0, x1, x0
  4149fc:	str	x0, [sp, #96]
  414a00:	add	x0, sp, #0x48
  414a04:	str	x0, [sp, #336]
  414a08:	b	414a10 <__fxstatat@plt+0x11a20>
  414a0c:	str	xzr, [sp, #336]
  414a10:	ldr	w0, [sp, #60]
  414a14:	cmp	w0, #0x0
  414a18:	b.ge	414a30 <__fxstatat@plt+0x11a40>  // b.tcont
  414a1c:	ldr	x2, [sp, #336]
  414a20:	ldr	x1, [sp, #48]
  414a24:	mov	w0, #0xffffff9c            	// #-100
  414a28:	bl	402a40 <futimesat@plt>
  414a2c:	b	414bc0 <__fxstatat@plt+0x11bd0>
  414a30:	ldr	x2, [sp, #336]
  414a34:	mov	x1, #0x0                   	// #0
  414a38:	ldr	w0, [sp, #60]
  414a3c:	bl	402a40 <futimesat@plt>
  414a40:	cmp	w0, #0x0
  414a44:	b.ne	414ba0 <__fxstatat@plt+0x11bb0>  // b.any
  414a48:	ldr	x0, [sp, #336]
  414a4c:	cmp	x0, #0x0
  414a50:	b.eq	414b98 <__fxstatat@plt+0x11ba8>  // b.none
  414a54:	ldr	x0, [sp, #336]
  414a58:	ldr	x1, [x0, #8]
  414a5c:	mov	x0, #0xa11f                	// #41247
  414a60:	movk	x0, #0x7, lsl #16
  414a64:	cmp	x1, x0
  414a68:	cset	w0, gt
  414a6c:	strb	w0, [sp, #323]
  414a70:	ldr	x0, [sp, #336]
  414a74:	add	x0, x0, #0x10
  414a78:	ldr	x1, [x0, #8]
  414a7c:	mov	x0, #0xa11f                	// #41247
  414a80:	movk	x0, #0x7, lsl #16
  414a84:	cmp	x1, x0
  414a88:	cset	w0, gt
  414a8c:	strb	w0, [sp, #322]
  414a90:	ldrb	w1, [sp, #323]
  414a94:	ldrb	w0, [sp, #322]
  414a98:	orr	w0, w1, w0
  414a9c:	and	w0, w0, #0xff
  414aa0:	cmp	w0, #0x0
  414aa4:	b.eq	414b98 <__fxstatat@plt+0x11ba8>  // b.none
  414aa8:	add	x0, sp, #0x88
  414aac:	mov	x1, x0
  414ab0:	ldr	w0, [sp, #60]
  414ab4:	bl	419428 <__fxstatat@plt+0x16438>
  414ab8:	cmp	w0, #0x0
  414abc:	b.ne	414b98 <__fxstatat@plt+0x11ba8>  // b.any
  414ac0:	ldr	x1, [sp, #208]
  414ac4:	ldr	x0, [sp, #336]
  414ac8:	ldr	x0, [x0]
  414acc:	sub	x0, x1, x0
  414ad0:	str	x0, [sp, #312]
  414ad4:	ldr	x1, [sp, #224]
  414ad8:	ldr	x0, [sp, #336]
  414adc:	add	x0, x0, #0x10
  414ae0:	ldr	x0, [x0]
  414ae4:	sub	x0, x1, x0
  414ae8:	str	x0, [sp, #304]
  414aec:	str	xzr, [sp, #328]
  414af0:	ldr	x0, [sp, #336]
  414af4:	ldp	x0, x1, [x0]
  414af8:	stp	x0, x1, [sp, #104]
  414afc:	ldr	x0, [sp, #336]
  414b00:	ldp	x0, x1, [x0, #16]
  414b04:	stp	x0, x1, [sp, #120]
  414b08:	ldrb	w0, [sp, #323]
  414b0c:	cmp	w0, #0x0
  414b10:	b.eq	414b40 <__fxstatat@plt+0x11b50>  // b.none
  414b14:	ldr	x0, [sp, #312]
  414b18:	cmp	x0, #0x1
  414b1c:	b.ne	414b40 <__fxstatat@plt+0x11b50>  // b.any
  414b20:	add	x0, sp, #0x88
  414b24:	bl	413370 <__fxstatat@plt+0x10380>
  414b28:	cmp	x0, #0x0
  414b2c:	b.ne	414b40 <__fxstatat@plt+0x11b50>  // b.any
  414b30:	add	x0, sp, #0x68
  414b34:	str	x0, [sp, #328]
  414b38:	ldr	x0, [sp, #328]
  414b3c:	str	xzr, [x0, #8]
  414b40:	ldrb	w0, [sp, #322]
  414b44:	cmp	w0, #0x0
  414b48:	b.eq	414b7c <__fxstatat@plt+0x11b8c>  // b.none
  414b4c:	ldr	x0, [sp, #304]
  414b50:	cmp	x0, #0x1
  414b54:	b.ne	414b7c <__fxstatat@plt+0x11b8c>  // b.any
  414b58:	add	x0, sp, #0x88
  414b5c:	bl	4133a0 <__fxstatat@plt+0x103b0>
  414b60:	cmp	x0, #0x0
  414b64:	b.ne	414b7c <__fxstatat@plt+0x11b8c>  // b.any
  414b68:	add	x0, sp, #0x68
  414b6c:	str	x0, [sp, #328]
  414b70:	ldr	x0, [sp, #328]
  414b74:	add	x0, x0, #0x10
  414b78:	str	xzr, [x0, #8]
  414b7c:	ldr	x0, [sp, #328]
  414b80:	cmp	x0, #0x0
  414b84:	b.eq	414b98 <__fxstatat@plt+0x11ba8>  // b.none
  414b88:	ldr	x2, [sp, #328]
  414b8c:	mov	x1, #0x0                   	// #0
  414b90:	ldr	w0, [sp, #60]
  414b94:	bl	402a40 <futimesat@plt>
  414b98:	mov	w0, #0x0                   	// #0
  414b9c:	b	414bc0 <__fxstatat@plt+0x11bd0>
  414ba0:	ldr	x0, [sp, #48]
  414ba4:	cmp	x0, #0x0
  414ba8:	b.ne	414bb4 <__fxstatat@plt+0x11bc4>  // b.any
  414bac:	mov	w0, #0xffffffff            	// #-1
  414bb0:	b	414bc0 <__fxstatat@plt+0x11bd0>
  414bb4:	ldr	x1, [sp, #336]
  414bb8:	ldr	x0, [sp, #48]
  414bbc:	bl	402e60 <utimes@plt>
  414bc0:	ldr	x19, [sp, #16]
  414bc4:	ldp	x29, x30, [sp], #352
  414bc8:	ret
  414bcc:	stp	x29, x30, [sp, #-32]!
  414bd0:	mov	x29, sp
  414bd4:	str	x0, [sp, #24]
  414bd8:	str	x1, [sp, #16]
  414bdc:	ldr	x2, [sp, #16]
  414be0:	ldr	x1, [sp, #24]
  414be4:	mov	w0, #0xffffffff            	// #-1
  414be8:	bl	414654 <__fxstatat@plt+0x11664>
  414bec:	ldp	x29, x30, [sp], #32
  414bf0:	ret
  414bf4:	stp	x29, x30, [sp, #-224]!
  414bf8:	mov	x29, sp
  414bfc:	str	x19, [sp, #16]
  414c00:	str	x0, [sp, #40]
  414c04:	str	x1, [sp, #32]
  414c08:	ldr	x0, [sp, #32]
  414c0c:	cmp	x0, #0x0
  414c10:	b.eq	414c1c <__fxstatat@plt+0x11c2c>  // b.none
  414c14:	add	x0, sp, #0xb8
  414c18:	b	414c20 <__fxstatat@plt+0x11c30>
  414c1c:	mov	x0, #0x0                   	// #0
  414c20:	str	x0, [sp, #176]
  414c24:	str	wzr, [sp, #220]
  414c28:	ldr	x0, [sp, #176]
  414c2c:	cmp	x0, #0x0
  414c30:	b.eq	414c58 <__fxstatat@plt+0x11c68>  // b.none
  414c34:	ldr	x0, [sp, #32]
  414c38:	ldp	x0, x1, [x0]
  414c3c:	stp	x0, x1, [sp, #184]
  414c40:	ldr	x0, [sp, #32]
  414c44:	ldp	x0, x1, [x0, #16]
  414c48:	stp	x0, x1, [sp, #200]
  414c4c:	ldr	x0, [sp, #176]
  414c50:	bl	41435c <__fxstatat@plt+0x1136c>
  414c54:	str	w0, [sp, #220]
  414c58:	ldr	w0, [sp, #220]
  414c5c:	cmp	w0, #0x0
  414c60:	b.ge	414c6c <__fxstatat@plt+0x11c7c>  // b.tcont
  414c64:	mov	w0, #0xffffffff            	// #-1
  414c68:	b	414e64 <__fxstatat@plt+0x11e74>
  414c6c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  414c70:	add	x0, x0, #0xab4
  414c74:	ldr	w0, [x0]
  414c78:	cmp	w0, #0x0
  414c7c:	b.lt	414d88 <__fxstatat@plt+0x11d98>  // b.tstop
  414c80:	ldr	w0, [sp, #220]
  414c84:	cmp	w0, #0x2
  414c88:	b.ne	414d0c <__fxstatat@plt+0x11d1c>  // b.any
  414c8c:	add	x0, sp, #0x30
  414c90:	mov	x1, x0
  414c94:	ldr	x0, [sp, #40]
  414c98:	bl	419438 <__fxstatat@plt+0x16448>
  414c9c:	cmp	w0, #0x0
  414ca0:	b.eq	414cac <__fxstatat@plt+0x11cbc>  // b.none
  414ca4:	mov	w0, #0xffffffff            	// #-1
  414ca8:	b	414e64 <__fxstatat@plt+0x11e74>
  414cac:	ldr	x0, [sp, #176]
  414cb0:	ldr	x1, [x0, #8]
  414cb4:	mov	x0, #0x3ffffffe            	// #1073741822
  414cb8:	cmp	x1, x0
  414cbc:	b.ne	414cd4 <__fxstatat@plt+0x11ce4>  // b.any
  414cc0:	ldr	x19, [sp, #176]
  414cc4:	add	x0, sp, #0x30
  414cc8:	bl	4133cc <__fxstatat@plt+0x103dc>
  414ccc:	stp	x0, x1, [x19]
  414cd0:	b	414d00 <__fxstatat@plt+0x11d10>
  414cd4:	ldr	x0, [sp, #176]
  414cd8:	add	x0, x0, #0x10
  414cdc:	ldr	x1, [x0, #8]
  414ce0:	mov	x0, #0x3ffffffe            	// #1073741822
  414ce4:	cmp	x1, x0
  414ce8:	b.ne	414d00 <__fxstatat@plt+0x11d10>  // b.any
  414cec:	ldr	x0, [sp, #176]
  414cf0:	add	x19, x0, #0x10
  414cf4:	add	x0, sp, #0x30
  414cf8:	bl	4133fc <__fxstatat@plt+0x1040c>
  414cfc:	stp	x0, x1, [x19]
  414d00:	ldr	w0, [sp, #220]
  414d04:	add	w0, w0, #0x1
  414d08:	str	w0, [sp, #220]
  414d0c:	ldr	x0, [sp, #176]
  414d10:	mov	w3, #0x100                 	// #256
  414d14:	mov	x2, x0
  414d18:	ldr	x1, [sp, #40]
  414d1c:	mov	w0, #0xffffff9c            	// #-100
  414d20:	bl	402db0 <utimensat@plt>
  414d24:	str	w0, [sp, #216]
  414d28:	ldr	w0, [sp, #216]
  414d2c:	cmp	w0, #0x0
  414d30:	b.le	414d44 <__fxstatat@plt+0x11d54>
  414d34:	bl	402f30 <__errno_location@plt>
  414d38:	mov	x1, x0
  414d3c:	mov	w0, #0x26                  	// #38
  414d40:	str	w0, [x1]
  414d44:	ldr	w0, [sp, #216]
  414d48:	cmp	w0, #0x0
  414d4c:	b.eq	414d60 <__fxstatat@plt+0x11d70>  // b.none
  414d50:	bl	402f30 <__errno_location@plt>
  414d54:	ldr	w0, [x0]
  414d58:	cmp	w0, #0x26
  414d5c:	b.eq	414d88 <__fxstatat@plt+0x11d98>  // b.none
  414d60:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  414d64:	add	x0, x0, #0xab0
  414d68:	mov	w1, #0x1                   	// #1
  414d6c:	str	w1, [x0]
  414d70:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  414d74:	add	x0, x0, #0xab4
  414d78:	mov	w1, #0x1                   	// #1
  414d7c:	str	w1, [x0]
  414d80:	ldr	w0, [sp, #216]
  414d84:	b	414e64 <__fxstatat@plt+0x11e74>
  414d88:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  414d8c:	add	x0, x0, #0xab4
  414d90:	mov	w1, #0xffffffff            	// #-1
  414d94:	str	w1, [x0]
  414d98:	ldr	w0, [sp, #220]
  414d9c:	cmp	w0, #0x0
  414da0:	b.eq	414dfc <__fxstatat@plt+0x11e0c>  // b.none
  414da4:	ldr	w0, [sp, #220]
  414da8:	cmp	w0, #0x3
  414dac:	b.eq	414dd0 <__fxstatat@plt+0x11de0>  // b.none
  414db0:	add	x0, sp, #0x30
  414db4:	mov	x1, x0
  414db8:	ldr	x0, [sp, #40]
  414dbc:	bl	419438 <__fxstatat@plt+0x16448>
  414dc0:	cmp	w0, #0x0
  414dc4:	b.eq	414dd0 <__fxstatat@plt+0x11de0>  // b.none
  414dc8:	mov	w0, #0xffffffff            	// #-1
  414dcc:	b	414e64 <__fxstatat@plt+0x11e74>
  414dd0:	ldr	x0, [sp, #176]
  414dd4:	cmp	x0, #0x0
  414dd8:	b.eq	414dfc <__fxstatat@plt+0x11e0c>  // b.none
  414ddc:	add	x1, sp, #0xb0
  414de0:	add	x0, sp, #0x30
  414de4:	bl	41451c <__fxstatat@plt+0x1152c>
  414de8:	and	w0, w0, #0xff
  414dec:	cmp	w0, #0x0
  414df0:	b.eq	414dfc <__fxstatat@plt+0x11e0c>  // b.none
  414df4:	mov	w0, #0x0                   	// #0
  414df8:	b	414e64 <__fxstatat@plt+0x11e74>
  414dfc:	ldr	w0, [sp, #220]
  414e00:	cmp	w0, #0x0
  414e04:	b.ne	414e28 <__fxstatat@plt+0x11e38>  // b.any
  414e08:	add	x0, sp, #0x30
  414e0c:	mov	x1, x0
  414e10:	ldr	x0, [sp, #40]
  414e14:	bl	419438 <__fxstatat@plt+0x16448>
  414e18:	cmp	w0, #0x0
  414e1c:	b.eq	414e28 <__fxstatat@plt+0x11e38>  // b.none
  414e20:	mov	w0, #0xffffffff            	// #-1
  414e24:	b	414e64 <__fxstatat@plt+0x11e74>
  414e28:	ldr	w0, [sp, #64]
  414e2c:	and	w0, w0, #0xf000
  414e30:	cmp	w0, #0xa, lsl #12
  414e34:	b.eq	414e50 <__fxstatat@plt+0x11e60>  // b.none
  414e38:	ldr	x0, [sp, #176]
  414e3c:	mov	x2, x0
  414e40:	ldr	x1, [sp, #40]
  414e44:	mov	w0, #0xffffffff            	// #-1
  414e48:	bl	414654 <__fxstatat@plt+0x11664>
  414e4c:	b	414e64 <__fxstatat@plt+0x11e74>
  414e50:	bl	402f30 <__errno_location@plt>
  414e54:	mov	x1, x0
  414e58:	mov	w0, #0x26                  	// #38
  414e5c:	str	w0, [x1]
  414e60:	mov	w0, #0xffffffff            	// #-1
  414e64:	ldr	x19, [sp, #16]
  414e68:	ldp	x29, x30, [sp], #224
  414e6c:	ret
  414e70:	stp	x29, x30, [sp, #-80]!
  414e74:	mov	x29, sp
  414e78:	str	x19, [sp, #16]
  414e7c:	str	w0, [sp, #76]
  414e80:	str	w1, [sp, #72]
  414e84:	str	x2, [sp, #64]
  414e88:	mov	x19, x3
  414e8c:	add	x2, sp, #0x20
  414e90:	mov	x3, x19
  414e94:	ldp	x0, x1, [x3]
  414e98:	stp	x0, x1, [x2]
  414e9c:	ldp	x0, x1, [x3, #16]
  414ea0:	stp	x0, x1, [x2, #16]
  414ea4:	add	x0, sp, #0x20
  414ea8:	mov	x5, x0
  414eac:	ldr	x4, [sp, #64]
  414eb0:	mov	w3, #0x0                   	// #0
  414eb4:	mov	x2, #0x0                   	// #0
  414eb8:	ldr	w1, [sp, #72]
  414ebc:	ldr	w0, [sp, #76]
  414ec0:	bl	414ed4 <__fxstatat@plt+0x11ee4>
  414ec4:	nop
  414ec8:	ldr	x19, [sp, #16]
  414ecc:	ldp	x29, x30, [sp], #80
  414ed0:	ret
  414ed4:	stp	x29, x30, [sp, #-112]!
  414ed8:	mov	x29, sp
  414edc:	str	x19, [sp, #16]
  414ee0:	str	w0, [sp, #92]
  414ee4:	str	w1, [sp, #88]
  414ee8:	str	x2, [sp, #80]
  414eec:	str	w3, [sp, #76]
  414ef0:	str	x4, [sp, #64]
  414ef4:	mov	x19, x5
  414ef8:	add	x2, sp, #0x20
  414efc:	mov	x3, x19
  414f00:	ldp	x0, x1, [x3]
  414f04:	stp	x0, x1, [x2]
  414f08:	ldp	x0, x1, [x3, #16]
  414f0c:	stp	x0, x1, [x2, #16]
  414f10:	add	x0, sp, #0x20
  414f14:	mov	x1, x0
  414f18:	ldr	x0, [sp, #64]
  414f1c:	bl	415ea0 <__fxstatat@plt+0x12eb0>
  414f20:	str	x0, [sp, #104]
  414f24:	ldr	x0, [sp, #104]
  414f28:	cmp	x0, #0x0
  414f2c:	b.eq	414f7c <__fxstatat@plt+0x11f8c>  // b.none
  414f30:	ldr	x0, [sp, #80]
  414f34:	cmp	x0, #0x0
  414f38:	b.eq	414f60 <__fxstatat@plt+0x11f70>  // b.none
  414f3c:	ldr	x5, [sp, #104]
  414f40:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  414f44:	add	x4, x0, #0x9d0
  414f48:	ldr	w3, [sp, #76]
  414f4c:	ldr	x2, [sp, #80]
  414f50:	ldr	w1, [sp, #88]
  414f54:	ldr	w0, [sp, #92]
  414f58:	bl	402fa0 <error_at_line@plt>
  414f5c:	b	414fa4 <__fxstatat@plt+0x11fb4>
  414f60:	ldr	x3, [sp, #104]
  414f64:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  414f68:	add	x2, x0, #0x9d0
  414f6c:	ldr	w1, [sp, #88]
  414f70:	ldr	w0, [sp, #92]
  414f74:	bl	402870 <error@plt>
  414f78:	b	414fa4 <__fxstatat@plt+0x11fb4>
  414f7c:	bl	402f30 <__errno_location@plt>
  414f80:	ldr	w19, [x0]
  414f84:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  414f88:	add	x0, x0, #0x9d8
  414f8c:	bl	402f70 <gettext@plt>
  414f90:	mov	x2, x0
  414f94:	mov	w1, w19
  414f98:	mov	w0, #0x0                   	// #0
  414f9c:	bl	402870 <error@plt>
  414fa0:	bl	402bf0 <abort@plt>
  414fa4:	ldr	x0, [sp, #104]
  414fa8:	bl	402d00 <free@plt>
  414fac:	nop
  414fb0:	ldr	x19, [sp, #16]
  414fb4:	ldp	x29, x30, [sp], #112
  414fb8:	ret
  414fbc:	sub	sp, sp, #0x60
  414fc0:	stp	x29, x30, [sp, #32]
  414fc4:	add	x29, sp, #0x20
  414fc8:	str	x0, [sp, #88]
  414fcc:	str	x1, [sp, #80]
  414fd0:	str	x2, [sp, #72]
  414fd4:	str	x3, [sp, #64]
  414fd8:	str	x4, [sp, #56]
  414fdc:	str	x5, [sp, #48]
  414fe0:	ldr	x0, [sp, #80]
  414fe4:	cmp	x0, #0x0
  414fe8:	b.eq	41500c <__fxstatat@plt+0x1201c>  // b.none
  414fec:	ldr	x4, [sp, #64]
  414ff0:	ldr	x3, [sp, #72]
  414ff4:	ldr	x2, [sp, #80]
  414ff8:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  414ffc:	add	x1, x0, #0x9f8
  415000:	ldr	x0, [sp, #88]
  415004:	bl	402fb0 <fprintf@plt>
  415008:	b	415024 <__fxstatat@plt+0x12034>
  41500c:	ldr	x3, [sp, #64]
  415010:	ldr	x2, [sp, #72]
  415014:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  415018:	add	x1, x0, #0xa08
  41501c:	ldr	x0, [sp, #88]
  415020:	bl	402fb0 <fprintf@plt>
  415024:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  415028:	add	x0, x0, #0xa10
  41502c:	bl	402f70 <gettext@plt>
  415030:	mov	w3, #0x7e3                 	// #2019
  415034:	mov	x2, x0
  415038:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  41503c:	add	x1, x0, #0xd40
  415040:	ldr	x0, [sp, #88]
  415044:	bl	402fb0 <fprintf@plt>
  415048:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  41504c:	add	x0, x0, #0xa18
  415050:	bl	402f70 <gettext@plt>
  415054:	ldr	x1, [sp, #88]
  415058:	bl	402e90 <fputs_unlocked@plt>
  41505c:	ldr	x0, [sp, #48]
  415060:	cmp	x0, #0x9
  415064:	b.eq	415438 <__fxstatat@plt+0x12448>  // b.none
  415068:	ldr	x0, [sp, #48]
  41506c:	cmp	x0, #0x9
  415070:	b.hi	4154d0 <__fxstatat@plt+0x124e0>  // b.pmore
  415074:	ldr	x0, [sp, #48]
  415078:	cmp	x0, #0x8
  41507c:	b.eq	4153b4 <__fxstatat@plt+0x123c4>  // b.none
  415080:	ldr	x0, [sp, #48]
  415084:	cmp	x0, #0x8
  415088:	b.hi	4154d0 <__fxstatat@plt+0x124e0>  // b.pmore
  41508c:	ldr	x0, [sp, #48]
  415090:	cmp	x0, #0x7
  415094:	b.eq	415328 <__fxstatat@plt+0x12338>  // b.none
  415098:	ldr	x0, [sp, #48]
  41509c:	cmp	x0, #0x7
  4150a0:	b.hi	4154d0 <__fxstatat@plt+0x124e0>  // b.pmore
  4150a4:	ldr	x0, [sp, #48]
  4150a8:	cmp	x0, #0x6
  4150ac:	b.eq	4152ac <__fxstatat@plt+0x122bc>  // b.none
  4150b0:	ldr	x0, [sp, #48]
  4150b4:	cmp	x0, #0x6
  4150b8:	b.hi	4154d0 <__fxstatat@plt+0x124e0>  // b.pmore
  4150bc:	ldr	x0, [sp, #48]
  4150c0:	cmp	x0, #0x5
  4150c4:	b.eq	415240 <__fxstatat@plt+0x12250>  // b.none
  4150c8:	ldr	x0, [sp, #48]
  4150cc:	cmp	x0, #0x5
  4150d0:	b.hi	4154d0 <__fxstatat@plt+0x124e0>  // b.pmore
  4150d4:	ldr	x0, [sp, #48]
  4150d8:	cmp	x0, #0x4
  4150dc:	b.eq	4151e4 <__fxstatat@plt+0x121f4>  // b.none
  4150e0:	ldr	x0, [sp, #48]
  4150e4:	cmp	x0, #0x4
  4150e8:	b.hi	4154d0 <__fxstatat@plt+0x124e0>  // b.pmore
  4150ec:	ldr	x0, [sp, #48]
  4150f0:	cmp	x0, #0x3
  4150f4:	b.eq	415198 <__fxstatat@plt+0x121a8>  // b.none
  4150f8:	ldr	x0, [sp, #48]
  4150fc:	cmp	x0, #0x3
  415100:	b.hi	4154d0 <__fxstatat@plt+0x124e0>  // b.pmore
  415104:	ldr	x0, [sp, #48]
  415108:	cmp	x0, #0x2
  41510c:	b.eq	41515c <__fxstatat@plt+0x1216c>  // b.none
  415110:	ldr	x0, [sp, #48]
  415114:	cmp	x0, #0x2
  415118:	b.hi	4154d0 <__fxstatat@plt+0x124e0>  // b.pmore
  41511c:	ldr	x0, [sp, #48]
  415120:	cmp	x0, #0x0
  415124:	b.eq	415568 <__fxstatat@plt+0x12578>  // b.none
  415128:	ldr	x0, [sp, #48]
  41512c:	cmp	x0, #0x1
  415130:	b.ne	4154d0 <__fxstatat@plt+0x124e0>  // b.any
  415134:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  415138:	add	x0, x0, #0xae8
  41513c:	bl	402f70 <gettext@plt>
  415140:	mov	x1, x0
  415144:	ldr	x0, [sp, #56]
  415148:	ldr	x0, [x0]
  41514c:	mov	x2, x0
  415150:	ldr	x0, [sp, #88]
  415154:	bl	402fb0 <fprintf@plt>
  415158:	b	41556c <__fxstatat@plt+0x1257c>
  41515c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  415160:	add	x0, x0, #0xaf8
  415164:	bl	402f70 <gettext@plt>
  415168:	mov	x4, x0
  41516c:	ldr	x0, [sp, #56]
  415170:	ldr	x1, [x0]
  415174:	ldr	x0, [sp, #56]
  415178:	add	x0, x0, #0x8
  41517c:	ldr	x0, [x0]
  415180:	mov	x3, x0
  415184:	mov	x2, x1
  415188:	mov	x1, x4
  41518c:	ldr	x0, [sp, #88]
  415190:	bl	402fb0 <fprintf@plt>
  415194:	b	41556c <__fxstatat@plt+0x1257c>
  415198:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  41519c:	add	x0, x0, #0xb10
  4151a0:	bl	402f70 <gettext@plt>
  4151a4:	mov	x5, x0
  4151a8:	ldr	x0, [sp, #56]
  4151ac:	ldr	x1, [x0]
  4151b0:	ldr	x0, [sp, #56]
  4151b4:	add	x0, x0, #0x8
  4151b8:	ldr	x2, [x0]
  4151bc:	ldr	x0, [sp, #56]
  4151c0:	add	x0, x0, #0x10
  4151c4:	ldr	x0, [x0]
  4151c8:	mov	x4, x0
  4151cc:	mov	x3, x2
  4151d0:	mov	x2, x1
  4151d4:	mov	x1, x5
  4151d8:	ldr	x0, [sp, #88]
  4151dc:	bl	402fb0 <fprintf@plt>
  4151e0:	b	41556c <__fxstatat@plt+0x1257c>
  4151e4:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4151e8:	add	x0, x0, #0xb30
  4151ec:	bl	402f70 <gettext@plt>
  4151f0:	mov	x6, x0
  4151f4:	ldr	x0, [sp, #56]
  4151f8:	ldr	x1, [x0]
  4151fc:	ldr	x0, [sp, #56]
  415200:	add	x0, x0, #0x8
  415204:	ldr	x2, [x0]
  415208:	ldr	x0, [sp, #56]
  41520c:	add	x0, x0, #0x10
  415210:	ldr	x3, [x0]
  415214:	ldr	x0, [sp, #56]
  415218:	add	x0, x0, #0x18
  41521c:	ldr	x0, [x0]
  415220:	mov	x5, x0
  415224:	mov	x4, x3
  415228:	mov	x3, x2
  41522c:	mov	x2, x1
  415230:	mov	x1, x6
  415234:	ldr	x0, [sp, #88]
  415238:	bl	402fb0 <fprintf@plt>
  41523c:	b	41556c <__fxstatat@plt+0x1257c>
  415240:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  415244:	add	x0, x0, #0xb50
  415248:	bl	402f70 <gettext@plt>
  41524c:	mov	x7, x0
  415250:	ldr	x0, [sp, #56]
  415254:	ldr	x1, [x0]
  415258:	ldr	x0, [sp, #56]
  41525c:	add	x0, x0, #0x8
  415260:	ldr	x2, [x0]
  415264:	ldr	x0, [sp, #56]
  415268:	add	x0, x0, #0x10
  41526c:	ldr	x3, [x0]
  415270:	ldr	x0, [sp, #56]
  415274:	add	x0, x0, #0x18
  415278:	ldr	x4, [x0]
  41527c:	ldr	x0, [sp, #56]
  415280:	add	x0, x0, #0x20
  415284:	ldr	x0, [x0]
  415288:	mov	x6, x0
  41528c:	mov	x5, x4
  415290:	mov	x4, x3
  415294:	mov	x3, x2
  415298:	mov	x2, x1
  41529c:	mov	x1, x7
  4152a0:	ldr	x0, [sp, #88]
  4152a4:	bl	402fb0 <fprintf@plt>
  4152a8:	b	41556c <__fxstatat@plt+0x1257c>
  4152ac:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4152b0:	add	x0, x0, #0xb78
  4152b4:	bl	402f70 <gettext@plt>
  4152b8:	mov	x8, x0
  4152bc:	ldr	x0, [sp, #56]
  4152c0:	ldr	x1, [x0]
  4152c4:	ldr	x0, [sp, #56]
  4152c8:	add	x0, x0, #0x8
  4152cc:	ldr	x2, [x0]
  4152d0:	ldr	x0, [sp, #56]
  4152d4:	add	x0, x0, #0x10
  4152d8:	ldr	x3, [x0]
  4152dc:	ldr	x0, [sp, #56]
  4152e0:	add	x0, x0, #0x18
  4152e4:	ldr	x4, [x0]
  4152e8:	ldr	x0, [sp, #56]
  4152ec:	add	x0, x0, #0x20
  4152f0:	ldr	x5, [x0]
  4152f4:	ldr	x0, [sp, #56]
  4152f8:	add	x0, x0, #0x28
  4152fc:	ldr	x0, [x0]
  415300:	mov	x7, x0
  415304:	mov	x6, x5
  415308:	mov	x5, x4
  41530c:	mov	x4, x3
  415310:	mov	x3, x2
  415314:	mov	x2, x1
  415318:	mov	x1, x8
  41531c:	ldr	x0, [sp, #88]
  415320:	bl	402fb0 <fprintf@plt>
  415324:	b	41556c <__fxstatat@plt+0x1257c>
  415328:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  41532c:	add	x0, x0, #0xba0
  415330:	bl	402f70 <gettext@plt>
  415334:	mov	x8, x0
  415338:	ldr	x0, [sp, #56]
  41533c:	ldr	x1, [x0]
  415340:	ldr	x0, [sp, #56]
  415344:	add	x0, x0, #0x8
  415348:	ldr	x2, [x0]
  41534c:	ldr	x0, [sp, #56]
  415350:	add	x0, x0, #0x10
  415354:	ldr	x3, [x0]
  415358:	ldr	x0, [sp, #56]
  41535c:	add	x0, x0, #0x18
  415360:	ldr	x4, [x0]
  415364:	ldr	x0, [sp, #56]
  415368:	add	x0, x0, #0x20
  41536c:	ldr	x5, [x0]
  415370:	ldr	x0, [sp, #56]
  415374:	add	x0, x0, #0x28
  415378:	ldr	x6, [x0]
  41537c:	ldr	x0, [sp, #56]
  415380:	add	x0, x0, #0x30
  415384:	ldr	x0, [x0]
  415388:	str	x0, [sp]
  41538c:	mov	x7, x6
  415390:	mov	x6, x5
  415394:	mov	x5, x4
  415398:	mov	x4, x3
  41539c:	mov	x3, x2
  4153a0:	mov	x2, x1
  4153a4:	mov	x1, x8
  4153a8:	ldr	x0, [sp, #88]
  4153ac:	bl	402fb0 <fprintf@plt>
  4153b0:	b	41556c <__fxstatat@plt+0x1257c>
  4153b4:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4153b8:	add	x0, x0, #0xbd0
  4153bc:	bl	402f70 <gettext@plt>
  4153c0:	mov	x8, x0
  4153c4:	ldr	x0, [sp, #56]
  4153c8:	ldr	x2, [x0]
  4153cc:	ldr	x0, [sp, #56]
  4153d0:	add	x0, x0, #0x8
  4153d4:	ldr	x3, [x0]
  4153d8:	ldr	x0, [sp, #56]
  4153dc:	add	x0, x0, #0x10
  4153e0:	ldr	x4, [x0]
  4153e4:	ldr	x0, [sp, #56]
  4153e8:	add	x0, x0, #0x18
  4153ec:	ldr	x5, [x0]
  4153f0:	ldr	x0, [sp, #56]
  4153f4:	add	x0, x0, #0x20
  4153f8:	ldr	x6, [x0]
  4153fc:	ldr	x0, [sp, #56]
  415400:	add	x0, x0, #0x28
  415404:	ldr	x7, [x0]
  415408:	ldr	x0, [sp, #56]
  41540c:	add	x0, x0, #0x30
  415410:	ldr	x0, [x0]
  415414:	ldr	x1, [sp, #56]
  415418:	add	x1, x1, #0x38
  41541c:	ldr	x1, [x1]
  415420:	str	x1, [sp, #8]
  415424:	str	x0, [sp]
  415428:	mov	x1, x8
  41542c:	ldr	x0, [sp, #88]
  415430:	bl	402fb0 <fprintf@plt>
  415434:	b	41556c <__fxstatat@plt+0x1257c>
  415438:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  41543c:	add	x0, x0, #0xc00
  415440:	bl	402f70 <gettext@plt>
  415444:	mov	x9, x0
  415448:	ldr	x0, [sp, #56]
  41544c:	ldr	x8, [x0]
  415450:	ldr	x0, [sp, #56]
  415454:	add	x0, x0, #0x8
  415458:	ldr	x3, [x0]
  41545c:	ldr	x0, [sp, #56]
  415460:	add	x0, x0, #0x10
  415464:	ldr	x4, [x0]
  415468:	ldr	x0, [sp, #56]
  41546c:	add	x0, x0, #0x18
  415470:	ldr	x5, [x0]
  415474:	ldr	x0, [sp, #56]
  415478:	add	x0, x0, #0x20
  41547c:	ldr	x6, [x0]
  415480:	ldr	x0, [sp, #56]
  415484:	add	x0, x0, #0x28
  415488:	ldr	x7, [x0]
  41548c:	ldr	x0, [sp, #56]
  415490:	add	x0, x0, #0x30
  415494:	ldr	x0, [x0]
  415498:	ldr	x1, [sp, #56]
  41549c:	add	x1, x1, #0x38
  4154a0:	ldr	x1, [x1]
  4154a4:	ldr	x2, [sp, #56]
  4154a8:	add	x2, x2, #0x40
  4154ac:	ldr	x2, [x2]
  4154b0:	str	x2, [sp, #16]
  4154b4:	str	x1, [sp, #8]
  4154b8:	str	x0, [sp]
  4154bc:	mov	x2, x8
  4154c0:	mov	x1, x9
  4154c4:	ldr	x0, [sp, #88]
  4154c8:	bl	402fb0 <fprintf@plt>
  4154cc:	b	41556c <__fxstatat@plt+0x1257c>
  4154d0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4154d4:	add	x0, x0, #0xc38
  4154d8:	bl	402f70 <gettext@plt>
  4154dc:	mov	x9, x0
  4154e0:	ldr	x0, [sp, #56]
  4154e4:	ldr	x8, [x0]
  4154e8:	ldr	x0, [sp, #56]
  4154ec:	add	x0, x0, #0x8
  4154f0:	ldr	x3, [x0]
  4154f4:	ldr	x0, [sp, #56]
  4154f8:	add	x0, x0, #0x10
  4154fc:	ldr	x4, [x0]
  415500:	ldr	x0, [sp, #56]
  415504:	add	x0, x0, #0x18
  415508:	ldr	x5, [x0]
  41550c:	ldr	x0, [sp, #56]
  415510:	add	x0, x0, #0x20
  415514:	ldr	x6, [x0]
  415518:	ldr	x0, [sp, #56]
  41551c:	add	x0, x0, #0x28
  415520:	ldr	x7, [x0]
  415524:	ldr	x0, [sp, #56]
  415528:	add	x0, x0, #0x30
  41552c:	ldr	x0, [x0]
  415530:	ldr	x1, [sp, #56]
  415534:	add	x1, x1, #0x38
  415538:	ldr	x1, [x1]
  41553c:	ldr	x2, [sp, #56]
  415540:	add	x2, x2, #0x40
  415544:	ldr	x2, [x2]
  415548:	str	x2, [sp, #16]
  41554c:	str	x1, [sp, #8]
  415550:	str	x0, [sp]
  415554:	mov	x2, x8
  415558:	mov	x1, x9
  41555c:	ldr	x0, [sp, #88]
  415560:	bl	402fb0 <fprintf@plt>
  415564:	b	41556c <__fxstatat@plt+0x1257c>
  415568:	nop
  41556c:	nop
  415570:	ldp	x29, x30, [sp, #32]
  415574:	add	sp, sp, #0x60
  415578:	ret
  41557c:	stp	x29, x30, [sp, #-80]!
  415580:	mov	x29, sp
  415584:	str	x0, [sp, #56]
  415588:	str	x1, [sp, #48]
  41558c:	str	x2, [sp, #40]
  415590:	str	x3, [sp, #32]
  415594:	str	x4, [sp, #24]
  415598:	str	xzr, [sp, #72]
  41559c:	b	4155ac <__fxstatat@plt+0x125bc>
  4155a0:	ldr	x0, [sp, #72]
  4155a4:	add	x0, x0, #0x1
  4155a8:	str	x0, [sp, #72]
  4155ac:	ldr	x0, [sp, #72]
  4155b0:	lsl	x0, x0, #3
  4155b4:	ldr	x1, [sp, #24]
  4155b8:	add	x0, x1, x0
  4155bc:	ldr	x0, [x0]
  4155c0:	cmp	x0, #0x0
  4155c4:	b.ne	4155a0 <__fxstatat@plt+0x125b0>  // b.any
  4155c8:	ldr	x5, [sp, #72]
  4155cc:	ldr	x4, [sp, #24]
  4155d0:	ldr	x3, [sp, #32]
  4155d4:	ldr	x2, [sp, #40]
  4155d8:	ldr	x1, [sp, #48]
  4155dc:	ldr	x0, [sp, #56]
  4155e0:	bl	414fbc <__fxstatat@plt+0x11fcc>
  4155e4:	nop
  4155e8:	ldp	x29, x30, [sp], #80
  4155ec:	ret
  4155f0:	stp	x29, x30, [sp, #-160]!
  4155f4:	mov	x29, sp
  4155f8:	str	x19, [sp, #16]
  4155fc:	str	x0, [sp, #56]
  415600:	str	x1, [sp, #48]
  415604:	str	x2, [sp, #40]
  415608:	str	x3, [sp, #32]
  41560c:	mov	x19, x4
  415610:	str	xzr, [sp, #152]
  415614:	b	415624 <__fxstatat@plt+0x12634>
  415618:	ldr	x0, [sp, #152]
  41561c:	add	x0, x0, #0x1
  415620:	str	x0, [sp, #152]
  415624:	ldr	x0, [sp, #152]
  415628:	cmp	x0, #0x9
  41562c:	b.hi	4156ac <__fxstatat@plt+0x126bc>  // b.pmore
  415630:	ldr	w1, [x19, #24]
  415634:	ldr	x0, [x19]
  415638:	cmp	w1, #0x0
  41563c:	b.lt	415650 <__fxstatat@plt+0x12660>  // b.tstop
  415640:	add	x1, x0, #0xf
  415644:	and	x1, x1, #0xfffffffffffffff8
  415648:	str	x1, [x19]
  41564c:	b	415680 <__fxstatat@plt+0x12690>
  415650:	add	w2, w1, #0x8
  415654:	str	w2, [x19, #24]
  415658:	ldr	w2, [x19, #24]
  41565c:	cmp	w2, #0x0
  415660:	b.le	415674 <__fxstatat@plt+0x12684>
  415664:	add	x1, x0, #0xf
  415668:	and	x1, x1, #0xfffffffffffffff8
  41566c:	str	x1, [x19]
  415670:	b	415680 <__fxstatat@plt+0x12690>
  415674:	ldr	x2, [x19, #8]
  415678:	sxtw	x0, w1
  41567c:	add	x0, x2, x0
  415680:	ldr	x2, [x0]
  415684:	ldr	x0, [sp, #152]
  415688:	lsl	x0, x0, #3
  41568c:	add	x1, sp, #0x48
  415690:	str	x2, [x1, x0]
  415694:	ldr	x0, [sp, #152]
  415698:	lsl	x0, x0, #3
  41569c:	add	x1, sp, #0x48
  4156a0:	ldr	x0, [x1, x0]
  4156a4:	cmp	x0, #0x0
  4156a8:	b.ne	415618 <__fxstatat@plt+0x12628>  // b.any
  4156ac:	add	x0, sp, #0x48
  4156b0:	ldr	x5, [sp, #152]
  4156b4:	mov	x4, x0
  4156b8:	ldr	x3, [sp, #32]
  4156bc:	ldr	x2, [sp, #40]
  4156c0:	ldr	x1, [sp, #48]
  4156c4:	ldr	x0, [sp, #56]
  4156c8:	bl	414fbc <__fxstatat@plt+0x11fcc>
  4156cc:	nop
  4156d0:	ldr	x19, [sp, #16]
  4156d4:	ldp	x29, x30, [sp], #160
  4156d8:	ret
  4156dc:	stp	x29, x30, [sp, #-272]!
  4156e0:	mov	x29, sp
  4156e4:	str	x0, [sp, #72]
  4156e8:	str	x1, [sp, #64]
  4156ec:	str	x2, [sp, #56]
  4156f0:	str	x3, [sp, #48]
  4156f4:	str	x4, [sp, #240]
  4156f8:	str	x5, [sp, #248]
  4156fc:	str	x6, [sp, #256]
  415700:	str	x7, [sp, #264]
  415704:	str	q0, [sp, #112]
  415708:	str	q1, [sp, #128]
  41570c:	str	q2, [sp, #144]
  415710:	str	q3, [sp, #160]
  415714:	str	q4, [sp, #176]
  415718:	str	q5, [sp, #192]
  41571c:	str	q6, [sp, #208]
  415720:	str	q7, [sp, #224]
  415724:	add	x0, sp, #0x110
  415728:	str	x0, [sp, #80]
  41572c:	add	x0, sp, #0x110
  415730:	str	x0, [sp, #88]
  415734:	add	x0, sp, #0xf0
  415738:	str	x0, [sp, #96]
  41573c:	mov	w0, #0xffffffe0            	// #-32
  415740:	str	w0, [sp, #104]
  415744:	mov	w0, #0xffffff80            	// #-128
  415748:	str	w0, [sp, #108]
  41574c:	add	x2, sp, #0x10
  415750:	add	x3, sp, #0x50
  415754:	ldp	x0, x1, [x3]
  415758:	stp	x0, x1, [x2]
  41575c:	ldp	x0, x1, [x3, #16]
  415760:	stp	x0, x1, [x2, #16]
  415764:	add	x0, sp, #0x10
  415768:	mov	x4, x0
  41576c:	ldr	x3, [sp, #48]
  415770:	ldr	x2, [sp, #56]
  415774:	ldr	x1, [sp, #64]
  415778:	ldr	x0, [sp, #72]
  41577c:	bl	4155f0 <__fxstatat@plt+0x12600>
  415780:	nop
  415784:	ldp	x29, x30, [sp], #272
  415788:	ret
  41578c:	stp	x29, x30, [sp, #-16]!
  415790:	mov	x29, sp
  415794:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  415798:	add	x0, x0, #0xc78
  41579c:	bl	402f70 <gettext@plt>
  4157a0:	mov	x2, x0
  4157a4:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4157a8:	add	x1, x0, #0xc90
  4157ac:	mov	x0, x2
  4157b0:	bl	402f10 <printf@plt>
  4157b4:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4157b8:	add	x0, x0, #0xca8
  4157bc:	bl	402f70 <gettext@plt>
  4157c0:	mov	x3, x0
  4157c4:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4157c8:	add	x2, x0, #0xcc0
  4157cc:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4157d0:	add	x1, x0, #0xce8
  4157d4:	mov	x0, x3
  4157d8:	bl	402f10 <printf@plt>
  4157dc:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4157e0:	add	x0, x0, #0xcf8
  4157e4:	bl	402f70 <gettext@plt>
  4157e8:	mov	x2, x0
  4157ec:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4157f0:	add	x0, x0, #0x4a8
  4157f4:	ldr	x0, [x0]
  4157f8:	mov	x1, x0
  4157fc:	mov	x0, x2
  415800:	bl	402e90 <fputs_unlocked@plt>
  415804:	nop
  415808:	ldp	x29, x30, [sp], #16
  41580c:	ret
  415810:	stp	x29, x30, [sp, #-32]!
  415814:	mov	x29, sp
  415818:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41581c:	add	x0, x0, #0xab8
  415820:	ldrb	w0, [x0]
  415824:	eor	w0, w0, #0x1
  415828:	and	w0, w0, #0xff
  41582c:	cmp	w0, #0x0
  415830:	b.eq	415868 <__fxstatat@plt+0x12878>  // b.none
  415834:	strb	wzr, [sp, #31]
  415838:	bl	4028a0 <geteuid@plt>
  41583c:	cmp	w0, #0x0
  415840:	cset	w0, eq  // eq = none
  415844:	strb	w0, [sp, #31]
  415848:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41584c:	add	x0, x0, #0xab9
  415850:	ldrb	w1, [sp, #31]
  415854:	strb	w1, [x0]
  415858:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41585c:	add	x0, x0, #0xab8
  415860:	mov	w1, #0x1                   	// #1
  415864:	strb	w1, [x0]
  415868:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  41586c:	add	x0, x0, #0xab9
  415870:	ldrb	w0, [x0]
  415874:	ldp	x29, x30, [sp], #32
  415878:	ret
  41587c:	stp	x29, x30, [sp, #-32]!
  415880:	mov	x29, sp
  415884:	str	x0, [sp, #24]
  415888:	str	x1, [sp, #16]
  41588c:	mov	x0, #0x0                   	// #0
  415890:	ldr	x6, [sp, #24]
  415894:	ldr	x1, [sp, #16]
  415898:	mul	x7, x6, x1
  41589c:	umulh	x1, x6, x1
  4158a0:	mov	x2, x7
  4158a4:	mov	x3, x1
  4158a8:	mov	x4, x3
  4158ac:	mov	x5, #0x0                   	// #0
  4158b0:	cmp	x4, #0x0
  4158b4:	b.eq	4158bc <__fxstatat@plt+0x128cc>  // b.none
  4158b8:	mov	x0, #0x1                   	// #1
  4158bc:	cmp	x2, #0x0
  4158c0:	b.ge	4158c8 <__fxstatat@plt+0x128d8>  // b.tcont
  4158c4:	mov	x0, #0x1                   	// #1
  4158c8:	and	w0, w0, #0x1
  4158cc:	and	w0, w0, #0xff
  4158d0:	cmp	w0, #0x0
  4158d4:	b.eq	4158dc <__fxstatat@plt+0x128ec>  // b.none
  4158d8:	bl	415c90 <__fxstatat@plt+0x12ca0>
  4158dc:	ldr	x1, [sp, #24]
  4158e0:	ldr	x0, [sp, #16]
  4158e4:	mul	x0, x1, x0
  4158e8:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  4158ec:	ldp	x29, x30, [sp], #32
  4158f0:	ret
  4158f4:	stp	x29, x30, [sp, #-48]!
  4158f8:	mov	x29, sp
  4158fc:	str	x0, [sp, #40]
  415900:	str	x1, [sp, #32]
  415904:	str	x2, [sp, #24]
  415908:	mov	x0, #0x0                   	// #0
  41590c:	ldr	x2, [sp, #32]
  415910:	ldr	x1, [sp, #24]
  415914:	mul	x3, x2, x1
  415918:	umulh	x1, x2, x1
  41591c:	mov	x4, x3
  415920:	mov	x5, x1
  415924:	mov	x6, x5
  415928:	mov	x7, #0x0                   	// #0
  41592c:	cmp	x6, #0x0
  415930:	b.eq	415938 <__fxstatat@plt+0x12948>  // b.none
  415934:	mov	x0, #0x1                   	// #1
  415938:	cmp	x4, #0x0
  41593c:	b.ge	415944 <__fxstatat@plt+0x12954>  // b.tcont
  415940:	mov	x0, #0x1                   	// #1
  415944:	and	w0, w0, #0x1
  415948:	and	w0, w0, #0xff
  41594c:	cmp	w0, #0x0
  415950:	b.eq	415958 <__fxstatat@plt+0x12968>  // b.none
  415954:	bl	415c90 <__fxstatat@plt+0x12ca0>
  415958:	ldr	x1, [sp, #32]
  41595c:	ldr	x0, [sp, #24]
  415960:	mul	x0, x1, x0
  415964:	mov	x1, x0
  415968:	ldr	x0, [sp, #40]
  41596c:	bl	415af0 <__fxstatat@plt+0x12b00>
  415970:	ldp	x29, x30, [sp], #48
  415974:	ret
  415978:	stp	x29, x30, [sp, #-64]!
  41597c:	mov	x29, sp
  415980:	str	x0, [sp, #40]
  415984:	str	x1, [sp, #32]
  415988:	str	x2, [sp, #24]
  41598c:	ldr	x0, [sp, #32]
  415990:	ldr	x0, [x0]
  415994:	str	x0, [sp, #56]
  415998:	ldr	x0, [sp, #40]
  41599c:	cmp	x0, #0x0
  4159a0:	b.ne	415a30 <__fxstatat@plt+0x12a40>  // b.any
  4159a4:	ldr	x0, [sp, #56]
  4159a8:	cmp	x0, #0x0
  4159ac:	b.ne	4159e0 <__fxstatat@plt+0x129f0>  // b.any
  4159b0:	mov	x1, #0x80                  	// #128
  4159b4:	ldr	x0, [sp, #24]
  4159b8:	udiv	x0, x1, x0
  4159bc:	str	x0, [sp, #56]
  4159c0:	ldr	x0, [sp, #56]
  4159c4:	cmp	x0, #0x0
  4159c8:	cset	w0, eq  // eq = none
  4159cc:	and	w0, w0, #0xff
  4159d0:	and	x0, x0, #0xff
  4159d4:	ldr	x1, [sp, #56]
  4159d8:	add	x0, x1, x0
  4159dc:	str	x0, [sp, #56]
  4159e0:	mov	x0, #0x0                   	// #0
  4159e4:	ldr	x2, [sp, #56]
  4159e8:	ldr	x1, [sp, #24]
  4159ec:	mul	x3, x2, x1
  4159f0:	umulh	x1, x2, x1
  4159f4:	mov	x4, x3
  4159f8:	mov	x5, x1
  4159fc:	mov	x6, x5
  415a00:	mov	x7, #0x0                   	// #0
  415a04:	cmp	x6, #0x0
  415a08:	b.eq	415a10 <__fxstatat@plt+0x12a20>  // b.none
  415a0c:	mov	x0, #0x1                   	// #1
  415a10:	cmp	x4, #0x0
  415a14:	b.ge	415a1c <__fxstatat@plt+0x12a2c>  // b.tcont
  415a18:	mov	x0, #0x1                   	// #1
  415a1c:	and	w0, w0, #0x1
  415a20:	and	w0, w0, #0xff
  415a24:	cmp	w0, #0x0
  415a28:	b.eq	415a68 <__fxstatat@plt+0x12a78>  // b.none
  415a2c:	bl	415c90 <__fxstatat@plt+0x12ca0>
  415a30:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  415a34:	movk	x1, #0x5554
  415a38:	ldr	x0, [sp, #24]
  415a3c:	udiv	x0, x1, x0
  415a40:	ldr	x1, [sp, #56]
  415a44:	cmp	x1, x0
  415a48:	b.cc	415a50 <__fxstatat@plt+0x12a60>  // b.lo, b.ul, b.last
  415a4c:	bl	415c90 <__fxstatat@plt+0x12ca0>
  415a50:	ldr	x0, [sp, #56]
  415a54:	lsr	x1, x0, #1
  415a58:	ldr	x0, [sp, #56]
  415a5c:	add	x0, x1, x0
  415a60:	add	x0, x0, #0x1
  415a64:	str	x0, [sp, #56]
  415a68:	ldr	x0, [sp, #32]
  415a6c:	ldr	x1, [sp, #56]
  415a70:	str	x1, [x0]
  415a74:	ldr	x1, [sp, #56]
  415a78:	ldr	x0, [sp, #24]
  415a7c:	mul	x0, x1, x0
  415a80:	mov	x1, x0
  415a84:	ldr	x0, [sp, #40]
  415a88:	bl	415af0 <__fxstatat@plt+0x12b00>
  415a8c:	ldp	x29, x30, [sp], #64
  415a90:	ret
  415a94:	stp	x29, x30, [sp, #-32]!
  415a98:	mov	x29, sp
  415a9c:	str	x0, [sp, #24]
  415aa0:	ldr	x0, [sp, #24]
  415aa4:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  415aa8:	ldp	x29, x30, [sp], #32
  415aac:	ret
  415ab0:	stp	x29, x30, [sp, #-48]!
  415ab4:	mov	x29, sp
  415ab8:	str	x0, [sp, #24]
  415abc:	ldr	x0, [sp, #24]
  415ac0:	bl	402a30 <malloc@plt>
  415ac4:	str	x0, [sp, #40]
  415ac8:	ldr	x0, [sp, #40]
  415acc:	cmp	x0, #0x0
  415ad0:	b.ne	415ae4 <__fxstatat@plt+0x12af4>  // b.any
  415ad4:	ldr	x0, [sp, #24]
  415ad8:	cmp	x0, #0x0
  415adc:	b.eq	415ae4 <__fxstatat@plt+0x12af4>  // b.none
  415ae0:	bl	415c90 <__fxstatat@plt+0x12ca0>
  415ae4:	ldr	x0, [sp, #40]
  415ae8:	ldp	x29, x30, [sp], #48
  415aec:	ret
  415af0:	stp	x29, x30, [sp, #-32]!
  415af4:	mov	x29, sp
  415af8:	str	x0, [sp, #24]
  415afc:	str	x1, [sp, #16]
  415b00:	ldr	x0, [sp, #16]
  415b04:	cmp	x0, #0x0
  415b08:	b.ne	415b28 <__fxstatat@plt+0x12b38>  // b.any
  415b0c:	ldr	x0, [sp, #24]
  415b10:	cmp	x0, #0x0
  415b14:	b.eq	415b28 <__fxstatat@plt+0x12b38>  // b.none
  415b18:	ldr	x0, [sp, #24]
  415b1c:	bl	402d00 <free@plt>
  415b20:	mov	x0, #0x0                   	// #0
  415b24:	b	415b58 <__fxstatat@plt+0x12b68>
  415b28:	ldr	x1, [sp, #16]
  415b2c:	ldr	x0, [sp, #24]
  415b30:	bl	402b40 <realloc@plt>
  415b34:	str	x0, [sp, #24]
  415b38:	ldr	x0, [sp, #24]
  415b3c:	cmp	x0, #0x0
  415b40:	b.ne	415b54 <__fxstatat@plt+0x12b64>  // b.any
  415b44:	ldr	x0, [sp, #16]
  415b48:	cmp	x0, #0x0
  415b4c:	b.eq	415b54 <__fxstatat@plt+0x12b64>  // b.none
  415b50:	bl	415c90 <__fxstatat@plt+0x12ca0>
  415b54:	ldr	x0, [sp, #24]
  415b58:	ldp	x29, x30, [sp], #32
  415b5c:	ret
  415b60:	stp	x29, x30, [sp, #-32]!
  415b64:	mov	x29, sp
  415b68:	str	x0, [sp, #24]
  415b6c:	str	x1, [sp, #16]
  415b70:	mov	x2, #0x1                   	// #1
  415b74:	ldr	x1, [sp, #16]
  415b78:	ldr	x0, [sp, #24]
  415b7c:	bl	415978 <__fxstatat@plt+0x12988>
  415b80:	ldp	x29, x30, [sp], #32
  415b84:	ret
  415b88:	stp	x29, x30, [sp, #-32]!
  415b8c:	mov	x29, sp
  415b90:	str	x0, [sp, #24]
  415b94:	ldr	x0, [sp, #24]
  415b98:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  415b9c:	ldr	x2, [sp, #24]
  415ba0:	mov	w1, #0x0                   	// #0
  415ba4:	bl	402ad0 <memset@plt>
  415ba8:	ldp	x29, x30, [sp], #32
  415bac:	ret
  415bb0:	stp	x29, x30, [sp, #-48]!
  415bb4:	mov	x29, sp
  415bb8:	str	x0, [sp, #24]
  415bbc:	str	x1, [sp, #16]
  415bc0:	mov	x0, #0x0                   	// #0
  415bc4:	ldr	x6, [sp, #24]
  415bc8:	ldr	x1, [sp, #16]
  415bcc:	mul	x7, x6, x1
  415bd0:	umulh	x1, x6, x1
  415bd4:	mov	x2, x7
  415bd8:	mov	x3, x1
  415bdc:	mov	x4, x3
  415be0:	mov	x5, #0x0                   	// #0
  415be4:	cmp	x4, #0x0
  415be8:	b.eq	415bf0 <__fxstatat@plt+0x12c00>  // b.none
  415bec:	mov	x0, #0x1                   	// #1
  415bf0:	cmp	x2, #0x0
  415bf4:	b.ge	415bfc <__fxstatat@plt+0x12c0c>  // b.tcont
  415bf8:	mov	x0, #0x1                   	// #1
  415bfc:	and	w0, w0, #0x1
  415c00:	and	w0, w0, #0xff
  415c04:	cmp	w0, #0x0
  415c08:	b.ne	415c28 <__fxstatat@plt+0x12c38>  // b.any
  415c0c:	ldr	x1, [sp, #16]
  415c10:	ldr	x0, [sp, #24]
  415c14:	bl	402b20 <calloc@plt>
  415c18:	str	x0, [sp, #40]
  415c1c:	ldr	x0, [sp, #40]
  415c20:	cmp	x0, #0x0
  415c24:	b.ne	415c2c <__fxstatat@plt+0x12c3c>  // b.any
  415c28:	bl	415c90 <__fxstatat@plt+0x12ca0>
  415c2c:	ldr	x0, [sp, #40]
  415c30:	ldp	x29, x30, [sp], #48
  415c34:	ret
  415c38:	stp	x29, x30, [sp, #-32]!
  415c3c:	mov	x29, sp
  415c40:	str	x0, [sp, #24]
  415c44:	str	x1, [sp, #16]
  415c48:	ldr	x0, [sp, #16]
  415c4c:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  415c50:	ldr	x2, [sp, #16]
  415c54:	ldr	x1, [sp, #24]
  415c58:	bl	402820 <memcpy@plt>
  415c5c:	ldp	x29, x30, [sp], #32
  415c60:	ret
  415c64:	stp	x29, x30, [sp, #-32]!
  415c68:	mov	x29, sp
  415c6c:	str	x0, [sp, #24]
  415c70:	ldr	x0, [sp, #24]
  415c74:	bl	402840 <strlen@plt>
  415c78:	add	x0, x0, #0x1
  415c7c:	mov	x1, x0
  415c80:	ldr	x0, [sp, #24]
  415c84:	bl	415c38 <__fxstatat@plt+0x12c48>
  415c88:	ldp	x29, x30, [sp], #32
  415c8c:	ret
  415c90:	stp	x29, x30, [sp, #-32]!
  415c94:	mov	x29, sp
  415c98:	str	x19, [sp, #16]
  415c9c:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  415ca0:	add	x0, x0, #0x428
  415ca4:	ldr	w19, [x0]
  415ca8:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  415cac:	add	x0, x0, #0xd70
  415cb0:	bl	402f70 <gettext@plt>
  415cb4:	mov	x3, x0
  415cb8:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  415cbc:	add	x2, x0, #0xd88
  415cc0:	mov	w1, #0x0                   	// #0
  415cc4:	mov	w0, w19
  415cc8:	bl	402870 <error@plt>
  415ccc:	bl	402bf0 <abort@plt>
  415cd0:	stp	x29, x30, [sp, #-144]!
  415cd4:	mov	x29, sp
  415cd8:	str	x19, [sp, #16]
  415cdc:	str	x0, [sp, #40]
  415ce0:	mov	x19, x1
  415ce4:	str	xzr, [sp, #136]
  415ce8:	add	x2, sp, #0x38
  415cec:	mov	x3, x19
  415cf0:	ldp	x0, x1, [x3]
  415cf4:	stp	x0, x1, [x2]
  415cf8:	ldp	x0, x1, [x3, #16]
  415cfc:	stp	x0, x1, [x2, #16]
  415d00:	ldr	x0, [sp, #40]
  415d04:	str	x0, [sp, #128]
  415d08:	b	415d88 <__fxstatat@plt+0x12d98>
  415d0c:	ldr	w1, [sp, #80]
  415d10:	ldr	x0, [sp, #56]
  415d14:	cmp	w1, #0x0
  415d18:	b.lt	415d2c <__fxstatat@plt+0x12d3c>  // b.tstop
  415d1c:	add	x1, x0, #0xf
  415d20:	and	x1, x1, #0xfffffffffffffff8
  415d24:	str	x1, [sp, #56]
  415d28:	b	415d5c <__fxstatat@plt+0x12d6c>
  415d2c:	add	w2, w1, #0x8
  415d30:	str	w2, [sp, #80]
  415d34:	ldr	w2, [sp, #80]
  415d38:	cmp	w2, #0x0
  415d3c:	b.le	415d50 <__fxstatat@plt+0x12d60>
  415d40:	add	x1, x0, #0xf
  415d44:	and	x1, x1, #0xfffffffffffffff8
  415d48:	str	x1, [sp, #56]
  415d4c:	b	415d5c <__fxstatat@plt+0x12d6c>
  415d50:	ldr	x2, [sp, #64]
  415d54:	sxtw	x0, w1
  415d58:	add	x0, x2, x0
  415d5c:	ldr	x0, [x0]
  415d60:	str	x0, [sp, #88]
  415d64:	ldr	x0, [sp, #88]
  415d68:	bl	402840 <strlen@plt>
  415d6c:	mov	x1, x0
  415d70:	ldr	x0, [sp, #136]
  415d74:	bl	418824 <__fxstatat@plt+0x15834>
  415d78:	str	x0, [sp, #136]
  415d7c:	ldr	x0, [sp, #128]
  415d80:	sub	x0, x0, #0x1
  415d84:	str	x0, [sp, #128]
  415d88:	ldr	x0, [sp, #128]
  415d8c:	cmp	x0, #0x0
  415d90:	b.ne	415d0c <__fxstatat@plt+0x12d1c>  // b.any
  415d94:	ldr	x0, [sp, #136]
  415d98:	cmn	x0, #0x1
  415d9c:	b.eq	415db0 <__fxstatat@plt+0x12dc0>  // b.none
  415da0:	ldr	x1, [sp, #136]
  415da4:	mov	x0, #0x7fffffff            	// #2147483647
  415da8:	cmp	x1, x0
  415dac:	b.ls	415dc8 <__fxstatat@plt+0x12dd8>  // b.plast
  415db0:	bl	402f30 <__errno_location@plt>
  415db4:	mov	x1, x0
  415db8:	mov	w0, #0x4b                  	// #75
  415dbc:	str	w0, [x1]
  415dc0:	mov	x0, #0x0                   	// #0
  415dc4:	b	415e94 <__fxstatat@plt+0x12ea4>
  415dc8:	ldr	x0, [sp, #136]
  415dcc:	add	x0, x0, #0x1
  415dd0:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  415dd4:	str	x0, [sp, #112]
  415dd8:	ldr	x0, [sp, #112]
  415ddc:	str	x0, [sp, #120]
  415de0:	ldr	x0, [sp, #40]
  415de4:	str	x0, [sp, #128]
  415de8:	b	415e7c <__fxstatat@plt+0x12e8c>
  415dec:	ldr	w1, [x19, #24]
  415df0:	ldr	x0, [x19]
  415df4:	cmp	w1, #0x0
  415df8:	b.lt	415e0c <__fxstatat@plt+0x12e1c>  // b.tstop
  415dfc:	add	x1, x0, #0xf
  415e00:	and	x1, x1, #0xfffffffffffffff8
  415e04:	str	x1, [x19]
  415e08:	b	415e3c <__fxstatat@plt+0x12e4c>
  415e0c:	add	w2, w1, #0x8
  415e10:	str	w2, [x19, #24]
  415e14:	ldr	w2, [x19, #24]
  415e18:	cmp	w2, #0x0
  415e1c:	b.le	415e30 <__fxstatat@plt+0x12e40>
  415e20:	add	x1, x0, #0xf
  415e24:	and	x1, x1, #0xfffffffffffffff8
  415e28:	str	x1, [x19]
  415e2c:	b	415e3c <__fxstatat@plt+0x12e4c>
  415e30:	ldr	x2, [x19, #8]
  415e34:	sxtw	x0, w1
  415e38:	add	x0, x2, x0
  415e3c:	ldr	x0, [x0]
  415e40:	str	x0, [sp, #104]
  415e44:	ldr	x0, [sp, #104]
  415e48:	bl	402840 <strlen@plt>
  415e4c:	str	x0, [sp, #96]
  415e50:	ldr	x2, [sp, #96]
  415e54:	ldr	x1, [sp, #104]
  415e58:	ldr	x0, [sp, #120]
  415e5c:	bl	402820 <memcpy@plt>
  415e60:	ldr	x1, [sp, #120]
  415e64:	ldr	x0, [sp, #96]
  415e68:	add	x0, x1, x0
  415e6c:	str	x0, [sp, #120]
  415e70:	ldr	x0, [sp, #128]
  415e74:	sub	x0, x0, #0x1
  415e78:	str	x0, [sp, #128]
  415e7c:	ldr	x0, [sp, #128]
  415e80:	cmp	x0, #0x0
  415e84:	b.ne	415dec <__fxstatat@plt+0x12dfc>  // b.any
  415e88:	ldr	x0, [sp, #120]
  415e8c:	strb	wzr, [x0]
  415e90:	ldr	x0, [sp, #112]
  415e94:	ldr	x19, [sp, #16]
  415e98:	ldp	x29, x30, [sp], #144
  415e9c:	ret
  415ea0:	stp	x29, x30, [sp, #-112]!
  415ea4:	mov	x29, sp
  415ea8:	str	x19, [sp, #16]
  415eac:	str	x0, [sp, #72]
  415eb0:	mov	x19, x1
  415eb4:	str	xzr, [sp, #104]
  415eb8:	ldr	x0, [sp, #72]
  415ebc:	str	x0, [sp, #96]
  415ec0:	ldr	x0, [sp, #96]
  415ec4:	ldrb	w0, [x0]
  415ec8:	cmp	w0, #0x0
  415ecc:	b.ne	415efc <__fxstatat@plt+0x12f0c>  // b.any
  415ed0:	add	x2, sp, #0x20
  415ed4:	mov	x3, x19
  415ed8:	ldp	x0, x1, [x3]
  415edc:	stp	x0, x1, [x2]
  415ee0:	ldp	x0, x1, [x3, #16]
  415ee4:	stp	x0, x1, [x2, #16]
  415ee8:	add	x0, sp, #0x20
  415eec:	mov	x1, x0
  415ef0:	ldr	x0, [sp, #104]
  415ef4:	bl	415cd0 <__fxstatat@plt+0x12ce0>
  415ef8:	b	415fa4 <__fxstatat@plt+0x12fb4>
  415efc:	ldr	x0, [sp, #96]
  415f00:	ldrb	w0, [x0]
  415f04:	cmp	w0, #0x25
  415f08:	b.ne	415f44 <__fxstatat@plt+0x12f54>  // b.any
  415f0c:	ldr	x0, [sp, #96]
  415f10:	add	x0, x0, #0x1
  415f14:	str	x0, [sp, #96]
  415f18:	ldr	x0, [sp, #96]
  415f1c:	ldrb	w0, [x0]
  415f20:	cmp	w0, #0x73
  415f24:	b.ne	415f4c <__fxstatat@plt+0x12f5c>  // b.any
  415f28:	ldr	x0, [sp, #96]
  415f2c:	add	x0, x0, #0x1
  415f30:	str	x0, [sp, #96]
  415f34:	ldr	x0, [sp, #104]
  415f38:	add	x0, x0, #0x1
  415f3c:	str	x0, [sp, #104]
  415f40:	b	415ec0 <__fxstatat@plt+0x12ed0>
  415f44:	nop
  415f48:	b	415f50 <__fxstatat@plt+0x12f60>
  415f4c:	nop
  415f50:	add	x2, sp, #0x20
  415f54:	mov	x3, x19
  415f58:	ldp	x0, x1, [x3]
  415f5c:	stp	x0, x1, [x2]
  415f60:	ldp	x0, x1, [x3, #16]
  415f64:	stp	x0, x1, [x2, #16]
  415f68:	add	x1, sp, #0x20
  415f6c:	add	x0, sp, #0x58
  415f70:	mov	x2, x1
  415f74:	ldr	x1, [sp, #72]
  415f78:	bl	402d80 <vasprintf@plt>
  415f7c:	cmp	w0, #0x0
  415f80:	b.ge	415fa0 <__fxstatat@plt+0x12fb0>  // b.tcont
  415f84:	bl	402f30 <__errno_location@plt>
  415f88:	ldr	w0, [x0]
  415f8c:	cmp	w0, #0xc
  415f90:	b.ne	415f98 <__fxstatat@plt+0x12fa8>  // b.any
  415f94:	bl	415c90 <__fxstatat@plt+0x12ca0>
  415f98:	mov	x0, #0x0                   	// #0
  415f9c:	b	415fa4 <__fxstatat@plt+0x12fb4>
  415fa0:	ldr	x0, [sp, #88]
  415fa4:	ldr	x19, [sp, #16]
  415fa8:	ldp	x29, x30, [sp], #112
  415fac:	ret
  415fb0:	stp	x29, x30, [sp, #-48]!
  415fb4:	mov	x29, sp
  415fb8:	str	xzr, [sp, #24]
  415fbc:	str	xzr, [sp, #16]
  415fc0:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  415fc4:	add	x0, x0, #0x4b0
  415fc8:	ldr	x2, [x0]
  415fcc:	add	x1, sp, #0x10
  415fd0:	add	x0, sp, #0x18
  415fd4:	bl	402cf0 <getline@plt>
  415fd8:	str	x0, [sp, #32]
  415fdc:	ldr	x0, [sp, #32]
  415fe0:	cmp	x0, #0x0
  415fe4:	b.gt	415ff0 <__fxstatat@plt+0x13000>
  415fe8:	strb	wzr, [sp, #47]
  415fec:	b	416034 <__fxstatat@plt+0x13044>
  415ff0:	ldr	x1, [sp, #24]
  415ff4:	ldr	x0, [sp, #32]
  415ff8:	sub	x0, x0, #0x1
  415ffc:	add	x0, x1, x0
  416000:	ldrb	w0, [x0]
  416004:	cmp	w0, #0xa
  416008:	b.ne	416020 <__fxstatat@plt+0x13030>  // b.any
  41600c:	ldr	x1, [sp, #24]
  416010:	ldr	x0, [sp, #32]
  416014:	sub	x0, x0, #0x1
  416018:	add	x0, x1, x0
  41601c:	strb	wzr, [x0]
  416020:	ldr	x0, [sp, #24]
  416024:	bl	402880 <rpmatch@plt>
  416028:	cmp	w0, #0x0
  41602c:	cset	w0, gt
  416030:	strb	w0, [sp, #47]
  416034:	ldr	x0, [sp, #24]
  416038:	bl	402d00 <free@plt>
  41603c:	ldrb	w0, [sp, #47]
  416040:	ldp	x29, x30, [sp], #48
  416044:	ret
  416048:	stp	x29, x30, [sp, #-32]!
  41604c:	mov	x29, sp
  416050:	str	x0, [sp, #24]
  416054:	ldr	x0, [sp, #24]
  416058:	ldr	w0, [x0]
  41605c:	and	w0, w0, #0x100
  416060:	cmp	w0, #0x0
  416064:	b.eq	416078 <__fxstatat@plt+0x13088>  // b.none
  416068:	mov	w2, #0x1                   	// #1
  41606c:	mov	x1, #0x0                   	// #0
  416070:	ldr	x0, [sp, #24]
  416074:	bl	416148 <__fxstatat@plt+0x13158>
  416078:	nop
  41607c:	ldp	x29, x30, [sp], #32
  416080:	ret
  416084:	stp	x29, x30, [sp, #-32]!
  416088:	mov	x29, sp
  41608c:	str	x0, [sp, #24]
  416090:	ldr	x0, [sp, #24]
  416094:	cmp	x0, #0x0
  416098:	b.eq	4160ac <__fxstatat@plt+0x130bc>  // b.none
  41609c:	ldr	x0, [sp, #24]
  4160a0:	bl	402ea0 <__freading@plt>
  4160a4:	cmp	w0, #0x0
  4160a8:	b.ne	4160b8 <__fxstatat@plt+0x130c8>  // b.any
  4160ac:	ldr	x0, [sp, #24]
  4160b0:	bl	402e00 <fflush@plt>
  4160b4:	b	4160c8 <__fxstatat@plt+0x130d8>
  4160b8:	ldr	x0, [sp, #24]
  4160bc:	bl	416048 <__fxstatat@plt+0x13058>
  4160c0:	ldr	x0, [sp, #24]
  4160c4:	bl	402e00 <fflush@plt>
  4160c8:	ldp	x29, x30, [sp], #32
  4160cc:	ret
  4160d0:	sub	sp, sp, #0x10
  4160d4:	str	x0, [sp, #8]
  4160d8:	ldr	x0, [sp, #8]
  4160dc:	ldr	x1, [x0, #40]
  4160e0:	ldr	x0, [sp, #8]
  4160e4:	ldr	x0, [x0, #32]
  4160e8:	cmp	x1, x0
  4160ec:	b.ls	4160f8 <__fxstatat@plt+0x13108>  // b.plast
  4160f0:	mov	x0, #0x0                   	// #0
  4160f4:	b	416140 <__fxstatat@plt+0x13150>
  4160f8:	ldr	x0, [sp, #8]
  4160fc:	ldr	x1, [x0, #16]
  416100:	ldr	x0, [sp, #8]
  416104:	ldr	x0, [x0, #8]
  416108:	sub	x1, x1, x0
  41610c:	ldr	x0, [sp, #8]
  416110:	ldr	w0, [x0]
  416114:	and	w0, w0, #0x100
  416118:	cmp	w0, #0x0
  41611c:	b.eq	416138 <__fxstatat@plt+0x13148>  // b.none
  416120:	ldr	x0, [sp, #8]
  416124:	ldr	x2, [x0, #88]
  416128:	ldr	x0, [sp, #8]
  41612c:	ldr	x0, [x0, #72]
  416130:	sub	x0, x2, x0
  416134:	b	41613c <__fxstatat@plt+0x1314c>
  416138:	mov	x0, #0x0                   	// #0
  41613c:	add	x0, x0, x1
  416140:	add	sp, sp, #0x10
  416144:	ret
  416148:	stp	x29, x30, [sp, #-64]!
  41614c:	mov	x29, sp
  416150:	str	x0, [sp, #40]
  416154:	str	x1, [sp, #32]
  416158:	str	w2, [sp, #28]
  41615c:	ldr	x0, [sp, #40]
  416160:	ldr	x1, [x0, #16]
  416164:	ldr	x0, [sp, #40]
  416168:	ldr	x0, [x0, #8]
  41616c:	cmp	x1, x0
  416170:	b.ne	4161f0 <__fxstatat@plt+0x13200>  // b.any
  416174:	ldr	x0, [sp, #40]
  416178:	ldr	x1, [x0, #40]
  41617c:	ldr	x0, [sp, #40]
  416180:	ldr	x0, [x0, #32]
  416184:	cmp	x1, x0
  416188:	b.ne	4161f0 <__fxstatat@plt+0x13200>  // b.any
  41618c:	ldr	x0, [sp, #40]
  416190:	ldr	x0, [x0, #72]
  416194:	cmp	x0, #0x0
  416198:	b.ne	4161f0 <__fxstatat@plt+0x13200>  // b.any
  41619c:	ldr	x0, [sp, #40]
  4161a0:	bl	4029c0 <fileno@plt>
  4161a4:	ldr	w2, [sp, #28]
  4161a8:	ldr	x1, [sp, #32]
  4161ac:	bl	402980 <lseek@plt>
  4161b0:	str	x0, [sp, #56]
  4161b4:	ldr	x0, [sp, #56]
  4161b8:	cmn	x0, #0x1
  4161bc:	b.ne	4161c8 <__fxstatat@plt+0x131d8>  // b.any
  4161c0:	mov	w0, #0xffffffff            	// #-1
  4161c4:	b	416200 <__fxstatat@plt+0x13210>
  4161c8:	ldr	x0, [sp, #40]
  4161cc:	ldr	w0, [x0]
  4161d0:	and	w1, w0, #0xffffffef
  4161d4:	ldr	x0, [sp, #40]
  4161d8:	str	w1, [x0]
  4161dc:	ldr	x0, [sp, #40]
  4161e0:	ldr	x1, [sp, #56]
  4161e4:	str	x1, [x0, #144]
  4161e8:	mov	w0, #0x0                   	// #0
  4161ec:	b	416200 <__fxstatat@plt+0x13210>
  4161f0:	ldr	w2, [sp, #28]
  4161f4:	ldr	x1, [sp, #32]
  4161f8:	ldr	x0, [sp, #40]
  4161fc:	bl	402ce0 <fseeko@plt>
  416200:	ldp	x29, x30, [sp], #64
  416204:	ret
  416208:	stp	x29, x30, [sp, #-64]!
  41620c:	mov	x29, sp
  416210:	str	x0, [sp, #40]
  416214:	str	x1, [sp, #32]
  416218:	str	x2, [sp, #24]
  41621c:	str	x3, [sp, #16]
  416220:	ldr	x0, [sp, #40]
  416224:	cmp	x0, #0x0
  416228:	b.ne	416234 <__fxstatat@plt+0x13244>  // b.any
  41622c:	add	x0, sp, #0x30
  416230:	str	x0, [sp, #40]
  416234:	ldr	x3, [sp, #16]
  416238:	ldr	x2, [sp, #24]
  41623c:	ldr	x1, [sp, #32]
  416240:	ldr	x0, [sp, #40]
  416244:	bl	402810 <mbrtowc@plt>
  416248:	str	x0, [sp, #56]
  41624c:	ldr	x0, [sp, #56]
  416250:	cmn	x0, #0x3
  416254:	b.ls	4162a0 <__fxstatat@plt+0x132b0>  // b.plast
  416258:	ldr	x0, [sp, #24]
  41625c:	cmp	x0, #0x0
  416260:	b.eq	4162a0 <__fxstatat@plt+0x132b0>  // b.none
  416264:	mov	w0, #0x0                   	// #0
  416268:	bl	416d68 <__fxstatat@plt+0x13d78>
  41626c:	and	w0, w0, #0xff
  416270:	eor	w0, w0, #0x1
  416274:	and	w0, w0, #0xff
  416278:	cmp	w0, #0x0
  41627c:	b.eq	4162a0 <__fxstatat@plt+0x132b0>  // b.none
  416280:	ldr	x0, [sp, #32]
  416284:	ldrb	w0, [x0]
  416288:	strb	w0, [sp, #55]
  41628c:	ldrb	w1, [sp, #55]
  416290:	ldr	x0, [sp, #40]
  416294:	str	w1, [x0]
  416298:	mov	x0, #0x1                   	// #1
  41629c:	b	4162a4 <__fxstatat@plt+0x132b4>
  4162a0:	ldr	x0, [sp, #56]
  4162a4:	ldp	x29, x30, [sp], #64
  4162a8:	ret
  4162ac:	stp	x29, x30, [sp, #-48]!
  4162b0:	mov	x29, sp
  4162b4:	str	x0, [sp, #40]
  4162b8:	str	w1, [sp, #36]
  4162bc:	str	x2, [sp, #24]
  4162c0:	ldr	w0, [sp, #36]
  4162c4:	and	w0, w0, #0xf000
  4162c8:	cmp	w0, #0x1, lsl #12
  4162cc:	b.ne	4162f4 <__fxstatat@plt+0x13304>  // b.any
  4162d0:	ldr	x0, [sp, #24]
  4162d4:	cmp	x0, #0x0
  4162d8:	b.ne	4162f4 <__fxstatat@plt+0x13304>  // b.any
  4162dc:	ldr	w0, [sp, #36]
  4162e0:	and	w0, w0, #0xffffefff
  4162e4:	mov	w1, w0
  4162e8:	ldr	x0, [sp, #40]
  4162ec:	bl	402990 <mkfifo@plt>
  4162f0:	b	416304 <__fxstatat@plt+0x13314>
  4162f4:	ldr	x2, [sp, #24]
  4162f8:	ldr	w1, [sp, #36]
  4162fc:	ldr	x0, [sp, #40]
  416300:	bl	419468 <__fxstatat@plt+0x16478>
  416304:	ldp	x29, x30, [sp], #48
  416308:	ret
  41630c:	stp	x29, x30, [sp, #-64]!
  416310:	mov	x29, sp
  416314:	str	x0, [sp, #24]
  416318:	add	x0, sp, #0x30
  41631c:	mov	x2, x0
  416320:	mov	w1, #0x0                   	// #0
  416324:	ldr	x0, [sp, #24]
  416328:	bl	402d70 <acl_get_entry@plt>
  41632c:	str	w0, [sp, #60]
  416330:	b	416394 <__fxstatat@plt+0x133a4>
  416334:	ldr	x0, [sp, #48]
  416338:	add	x1, sp, #0x2c
  41633c:	bl	402ac0 <acl_get_tag_type@plt>
  416340:	cmp	w0, #0x0
  416344:	b.ge	416350 <__fxstatat@plt+0x13360>  // b.tcont
  416348:	mov	w0, #0xffffffff            	// #-1
  41634c:	b	4163a4 <__fxstatat@plt+0x133b4>
  416350:	ldr	w0, [sp, #44]
  416354:	cmp	w0, #0x1
  416358:	b.eq	41637c <__fxstatat@plt+0x1338c>  // b.none
  41635c:	ldr	w0, [sp, #44]
  416360:	cmp	w0, #0x4
  416364:	b.eq	41637c <__fxstatat@plt+0x1338c>  // b.none
  416368:	ldr	w0, [sp, #44]
  41636c:	cmp	w0, #0x20
  416370:	b.eq	41637c <__fxstatat@plt+0x1338c>  // b.none
  416374:	mov	w0, #0x1                   	// #1
  416378:	b	4163a4 <__fxstatat@plt+0x133b4>
  41637c:	add	x0, sp, #0x30
  416380:	mov	x2, x0
  416384:	mov	w1, #0x1                   	// #1
  416388:	ldr	x0, [sp, #24]
  41638c:	bl	402d70 <acl_get_entry@plt>
  416390:	str	w0, [sp, #60]
  416394:	ldr	w0, [sp, #60]
  416398:	cmp	w0, #0x0
  41639c:	b.gt	416334 <__fxstatat@plt+0x13344>
  4163a0:	ldr	w0, [sp, #60]
  4163a4:	ldp	x29, x30, [sp], #64
  4163a8:	ret
  4163ac:	stp	x29, x30, [sp, #-32]!
  4163b0:	mov	x29, sp
  4163b4:	str	x0, [sp, #24]
  4163b8:	ldr	x0, [sp, #24]
  4163bc:	bl	402890 <acl_entries@plt>
  4163c0:	cmp	w0, #0x0
  4163c4:	cset	w0, gt
  4163c8:	and	w0, w0, #0xff
  4163cc:	ldp	x29, x30, [sp], #32
  4163d0:	ret
  4163d4:	stp	x29, x30, [sp, #-32]!
  4163d8:	mov	x29, sp
  4163dc:	str	x0, [sp, #24]
  4163e0:	ldr	x0, [sp, #24]
  4163e4:	ldr	x0, [x0, #8]
  4163e8:	cmp	x0, #0x0
  4163ec:	b.eq	4163fc <__fxstatat@plt+0x1340c>  // b.none
  4163f0:	ldr	x0, [sp, #24]
  4163f4:	ldr	x0, [x0, #8]
  4163f8:	bl	402fe0 <acl_free@plt>
  4163fc:	ldr	x0, [sp, #24]
  416400:	ldr	x0, [x0, #16]
  416404:	cmp	x0, #0x0
  416408:	b.eq	416418 <__fxstatat@plt+0x13428>  // b.none
  41640c:	ldr	x0, [sp, #24]
  416410:	ldr	x0, [x0, #16]
  416414:	bl	402fe0 <acl_free@plt>
  416418:	nop
  41641c:	ldp	x29, x30, [sp], #32
  416420:	ret
  416424:	stp	x29, x30, [sp, #-48]!
  416428:	mov	x29, sp
  41642c:	str	x0, [sp, #40]
  416430:	str	w1, [sp, #36]
  416434:	str	w2, [sp, #32]
  416438:	str	x3, [sp, #24]
  41643c:	mov	x2, #0x20                  	// #32
  416440:	mov	w1, #0x0                   	// #0
  416444:	ldr	x0, [sp, #24]
  416448:	bl	402ad0 <memset@plt>
  41644c:	ldr	x0, [sp, #24]
  416450:	ldr	w1, [sp, #32]
  416454:	str	w1, [x0]
  416458:	ldr	w0, [sp, #36]
  41645c:	cmn	w0, #0x1
  416460:	b.eq	41647c <__fxstatat@plt+0x1348c>  // b.none
  416464:	ldr	w0, [sp, #36]
  416468:	bl	402b80 <acl_get_fd@plt>
  41646c:	mov	x1, x0
  416470:	ldr	x0, [sp, #24]
  416474:	str	x1, [x0, #8]
  416478:	b	416494 <__fxstatat@plt+0x134a4>
  41647c:	mov	w1, #0x8000                	// #32768
  416480:	ldr	x0, [sp, #40]
  416484:	bl	402cd0 <acl_get_file@plt>
  416488:	mov	x1, x0
  41648c:	ldr	x0, [sp, #24]
  416490:	str	x1, [x0, #8]
  416494:	ldr	x0, [sp, #24]
  416498:	ldr	x0, [x0, #8]
  41649c:	cmp	x0, #0x0
  4164a0:	b.ne	4164cc <__fxstatat@plt+0x134dc>  // b.any
  4164a4:	bl	402f30 <__errno_location@plt>
  4164a8:	ldr	w0, [x0]
  4164ac:	bl	418e5c <__fxstatat@plt+0x15e6c>
  4164b0:	and	w0, w0, #0xff
  4164b4:	cmp	w0, #0x0
  4164b8:	b.eq	4164c4 <__fxstatat@plt+0x134d4>  // b.none
  4164bc:	mov	w0, #0xffffffff            	// #-1
  4164c0:	b	416510 <__fxstatat@plt+0x13520>
  4164c4:	mov	w0, #0x0                   	// #0
  4164c8:	b	416510 <__fxstatat@plt+0x13520>
  4164cc:	ldr	w0, [sp, #32]
  4164d0:	and	w0, w0, #0xf000
  4164d4:	cmp	w0, #0x4, lsl #12
  4164d8:	b.ne	41650c <__fxstatat@plt+0x1351c>  // b.any
  4164dc:	mov	w1, #0x4000                	// #16384
  4164e0:	ldr	x0, [sp, #40]
  4164e4:	bl	402cd0 <acl_get_file@plt>
  4164e8:	mov	x1, x0
  4164ec:	ldr	x0, [sp, #24]
  4164f0:	str	x1, [x0, #16]
  4164f4:	ldr	x0, [sp, #24]
  4164f8:	ldr	x0, [x0, #16]
  4164fc:	cmp	x0, #0x0
  416500:	b.ne	41650c <__fxstatat@plt+0x1351c>  // b.any
  416504:	mov	w0, #0xffffffff            	// #-1
  416508:	b	416510 <__fxstatat@plt+0x13520>
  41650c:	mov	w0, #0x0                   	// #0
  416510:	ldp	x29, x30, [sp], #48
  416514:	ret
  416518:	stp	x29, x30, [sp, #-80]!
  41651c:	mov	x29, sp
  416520:	str	x0, [sp, #56]
  416524:	str	x1, [sp, #48]
  416528:	str	w2, [sp, #44]
  41652c:	str	w3, [sp, #40]
  416530:	str	x4, [sp, #32]
  416534:	str	x5, [sp, #24]
  416538:	str	wzr, [sp, #76]
  41653c:	ldr	x0, [sp, #56]
  416540:	ldrb	w0, [x0, #24]
  416544:	eor	w0, w0, #0x1
  416548:	and	w0, w0, #0xff
  41654c:	cmp	w0, #0x0
  416550:	b.eq	4166f4 <__fxstatat@plt+0x13704>  // b.none
  416554:	ldr	w0, [sp, #76]
  416558:	cmp	w0, #0x0
  41655c:	b.ne	4165b8 <__fxstatat@plt+0x135c8>  // b.any
  416560:	ldr	w0, [sp, #40]
  416564:	cmp	w0, #0x0
  416568:	b.eq	4165b8 <__fxstatat@plt+0x135c8>  // b.none
  41656c:	ldr	x0, [sp, #56]
  416570:	ldr	x0, [x0, #8]
  416574:	cmp	x0, #0x0
  416578:	b.eq	416588 <__fxstatat@plt+0x13598>  // b.none
  41657c:	ldr	x0, [sp, #56]
  416580:	ldr	x0, [x0, #8]
  416584:	bl	402fe0 <acl_free@plt>
  416588:	ldr	x0, [sp, #56]
  41658c:	ldr	w0, [x0]
  416590:	bl	402b70 <acl_from_mode@plt>
  416594:	mov	x1, x0
  416598:	ldr	x0, [sp, #56]
  41659c:	str	x1, [x0, #8]
  4165a0:	ldr	x0, [sp, #56]
  4165a4:	ldr	x0, [x0, #8]
  4165a8:	cmp	x0, #0x0
  4165ac:	b.ne	4165b8 <__fxstatat@plt+0x135c8>  // b.any
  4165b0:	mov	w0, #0xffffffff            	// #-1
  4165b4:	str	w0, [sp, #76]
  4165b8:	ldr	w0, [sp, #76]
  4165bc:	cmp	w0, #0x0
  4165c0:	b.ne	4166f4 <__fxstatat@plt+0x13704>  // b.any
  4165c4:	ldr	x0, [sp, #56]
  4165c8:	ldr	x0, [x0, #8]
  4165cc:	cmp	x0, #0x0
  4165d0:	b.eq	4166f4 <__fxstatat@plt+0x13704>  // b.none
  4165d4:	ldr	w0, [sp, #44]
  4165d8:	cmn	w0, #0x1
  4165dc:	b.eq	4165fc <__fxstatat@plt+0x1360c>  // b.none
  4165e0:	ldr	x0, [sp, #56]
  4165e4:	ldr	x0, [x0, #8]
  4165e8:	mov	x1, x0
  4165ec:	ldr	w0, [sp, #44]
  4165f0:	bl	402850 <acl_set_fd@plt>
  4165f4:	str	w0, [sp, #76]
  4165f8:	b	416618 <__fxstatat@plt+0x13628>
  4165fc:	ldr	x0, [sp, #56]
  416600:	ldr	x0, [x0, #8]
  416604:	mov	x2, x0
  416608:	mov	w1, #0x8000                	// #32768
  41660c:	ldr	x0, [sp, #48]
  416610:	bl	402b50 <acl_set_file@plt>
  416614:	str	w0, [sp, #76]
  416618:	ldr	w0, [sp, #76]
  41661c:	cmp	w0, #0x0
  416620:	b.eq	416678 <__fxstatat@plt+0x13688>  // b.none
  416624:	bl	402f30 <__errno_location@plt>
  416628:	ldr	w0, [x0]
  41662c:	bl	418e5c <__fxstatat@plt+0x15e6c>
  416630:	and	w0, w0, #0xff
  416634:	eor	w0, w0, #0x1
  416638:	and	w0, w0, #0xff
  41663c:	cmp	w0, #0x0
  416640:	b.eq	4166f4 <__fxstatat@plt+0x13704>  // b.none
  416644:	ldr	x0, [sp, #56]
  416648:	mov	w1, #0x1                   	// #1
  41664c:	strb	w1, [x0, #24]
  416650:	ldr	w0, [sp, #40]
  416654:	cmp	w0, #0x0
  416658:	b.ne	416670 <__fxstatat@plt+0x13680>  // b.any
  41665c:	ldr	x0, [sp, #56]
  416660:	ldr	x0, [x0, #8]
  416664:	bl	41630c <__fxstatat@plt+0x1331c>
  416668:	cmp	w0, #0x0
  41666c:	b.ne	4166f4 <__fxstatat@plt+0x13704>  // b.any
  416670:	str	wzr, [sp, #76]
  416674:	b	4166f4 <__fxstatat@plt+0x13704>
  416678:	ldr	x0, [sp, #24]
  41667c:	mov	w1, #0x1                   	// #1
  416680:	strb	w1, [x0]
  416684:	ldr	x0, [sp, #56]
  416688:	ldr	w0, [x0]
  41668c:	and	w0, w0, #0xf000
  416690:	cmp	w0, #0x4, lsl #12
  416694:	b.ne	4166f4 <__fxstatat@plt+0x13704>  // b.any
  416698:	ldr	w0, [sp, #40]
  41669c:	cmp	w0, #0x0
  4166a0:	b.ne	4166e8 <__fxstatat@plt+0x136f8>  // b.any
  4166a4:	ldr	x0, [sp, #56]
  4166a8:	ldr	x0, [x0, #16]
  4166ac:	cmp	x0, #0x0
  4166b0:	b.eq	4166e8 <__fxstatat@plt+0x136f8>  // b.none
  4166b4:	ldr	x0, [sp, #56]
  4166b8:	ldr	x0, [x0, #16]
  4166bc:	bl	4163ac <__fxstatat@plt+0x133bc>
  4166c0:	cmp	w0, #0x0
  4166c4:	b.eq	4166e8 <__fxstatat@plt+0x136f8>  // b.none
  4166c8:	ldr	x0, [sp, #56]
  4166cc:	ldr	x0, [x0, #16]
  4166d0:	mov	x2, x0
  4166d4:	mov	w1, #0x4000                	// #16384
  4166d8:	ldr	x0, [sp, #48]
  4166dc:	bl	402b50 <acl_set_file@plt>
  4166e0:	str	w0, [sp, #76]
  4166e4:	b	4166f4 <__fxstatat@plt+0x13704>
  4166e8:	ldr	x0, [sp, #48]
  4166ec:	bl	4029e0 <acl_delete_def_file@plt>
  4166f0:	str	w0, [sp, #76]
  4166f4:	ldr	w0, [sp, #76]
  4166f8:	ldp	x29, x30, [sp], #80
  4166fc:	ret
  416700:	stp	x29, x30, [sp, #-32]!
  416704:	mov	x29, sp
  416708:	str	x0, [sp, #24]
  41670c:	str	w1, [sp, #20]
  416710:	str	w2, [sp, #16]
  416714:	ldr	w0, [sp, #20]
  416718:	cmn	w0, #0x1
  41671c:	b.eq	416730 <__fxstatat@plt+0x13740>  // b.none
  416720:	ldr	w1, [sp, #16]
  416724:	ldr	w0, [sp, #20]
  416728:	bl	402b00 <fchmod@plt>
  41672c:	b	41673c <__fxstatat@plt+0x1374c>
  416730:	ldr	w1, [sp, #16]
  416734:	ldr	x0, [sp, #24]
  416738:	bl	402a50 <chmod@plt>
  41673c:	ldp	x29, x30, [sp], #32
  416740:	ret
  416744:	stp	x29, x30, [sp, #-80]!
  416748:	mov	x29, sp
  41674c:	str	x0, [sp, #40]
  416750:	str	x1, [sp, #32]
  416754:	str	w2, [sp, #28]
  416758:	strb	wzr, [sp, #63]
  41675c:	strb	wzr, [sp, #62]
  416760:	str	wzr, [sp, #76]
  416764:	ldr	x0, [sp, #40]
  416768:	ldr	w0, [x0]
  41676c:	and	w0, w0, #0xe00
  416770:	cmp	w0, #0x0
  416774:	cset	w0, ne  // ne = any
  416778:	strb	w0, [sp, #75]
  41677c:	ldrb	w0, [sp, #75]
  416780:	cmp	w0, #0x0
  416784:	b.eq	4167b8 <__fxstatat@plt+0x137c8>  // b.none
  416788:	ldr	x0, [sp, #40]
  41678c:	ldr	w0, [x0]
  416790:	mov	w2, w0
  416794:	ldr	w1, [sp, #28]
  416798:	ldr	x0, [sp, #32]
  41679c:	bl	416700 <__fxstatat@plt+0x13710>
  4167a0:	str	w0, [sp, #76]
  4167a4:	ldr	w0, [sp, #76]
  4167a8:	cmp	w0, #0x0
  4167ac:	b.eq	4167b8 <__fxstatat@plt+0x137c8>  // b.none
  4167b0:	mov	w0, #0xffffffff            	// #-1
  4167b4:	b	416900 <__fxstatat@plt+0x13910>
  4167b8:	add	x1, sp, #0x3f
  4167bc:	add	x0, sp, #0x3e
  4167c0:	mov	x5, x1
  4167c4:	mov	x4, x0
  4167c8:	mov	w3, #0x0                   	// #0
  4167cc:	ldr	w2, [sp, #28]
  4167d0:	ldr	x1, [sp, #32]
  4167d4:	ldr	x0, [sp, #40]
  4167d8:	bl	416518 <__fxstatat@plt+0x13528>
  4167dc:	str	w0, [sp, #76]
  4167e0:	ldrb	w0, [sp, #63]
  4167e4:	eor	w0, w0, #0x1
  4167e8:	and	w0, w0, #0xff
  4167ec:	cmp	w0, #0x0
  4167f0:	b.eq	41687c <__fxstatat@plt+0x1388c>  // b.none
  4167f4:	ldr	w0, [sp, #76]
  4167f8:	cmp	w0, #0x0
  4167fc:	b.eq	41680c <__fxstatat@plt+0x1381c>  // b.none
  416800:	bl	402f30 <__errno_location@plt>
  416804:	ldr	w0, [x0]
  416808:	b	416810 <__fxstatat@plt+0x13820>
  41680c:	mov	w0, #0x0                   	// #0
  416810:	str	w0, [sp, #68]
  416814:	add	x1, sp, #0x3f
  416818:	add	x0, sp, #0x3e
  41681c:	mov	x5, x1
  416820:	mov	x4, x0
  416824:	mov	w3, #0x1                   	// #1
  416828:	ldr	w2, [sp, #28]
  41682c:	ldr	x1, [sp, #32]
  416830:	ldr	x0, [sp, #40]
  416834:	bl	416518 <__fxstatat@plt+0x13528>
  416838:	str	w0, [sp, #76]
  41683c:	ldrb	w0, [sp, #63]
  416840:	eor	w0, w0, #0x1
  416844:	and	w0, w0, #0xff
  416848:	cmp	w0, #0x0
  41684c:	b.eq	416858 <__fxstatat@plt+0x13868>  // b.none
  416850:	mov	w0, #0x1                   	// #1
  416854:	strb	w0, [sp, #62]
  416858:	ldr	w0, [sp, #68]
  41685c:	cmp	w0, #0x0
  416860:	b.eq	41687c <__fxstatat@plt+0x1388c>  // b.none
  416864:	bl	402f30 <__errno_location@plt>
  416868:	mov	x1, x0
  41686c:	ldr	w0, [sp, #68]
  416870:	str	w0, [x1]
  416874:	mov	w0, #0xffffffff            	// #-1
  416878:	str	w0, [sp, #76]
  41687c:	ldrb	w0, [sp, #62]
  416880:	cmp	w0, #0x0
  416884:	b.eq	4168fc <__fxstatat@plt+0x1390c>  // b.none
  416888:	ldrb	w0, [sp, #75]
  41688c:	eor	w0, w0, #0x1
  416890:	and	w0, w0, #0xff
  416894:	cmp	w0, #0x0
  416898:	b.eq	4168fc <__fxstatat@plt+0x1390c>  // b.none
  41689c:	ldr	w0, [sp, #76]
  4168a0:	cmp	w0, #0x0
  4168a4:	b.eq	4168b4 <__fxstatat@plt+0x138c4>  // b.none
  4168a8:	bl	402f30 <__errno_location@plt>
  4168ac:	ldr	w0, [x0]
  4168b0:	b	4168b8 <__fxstatat@plt+0x138c8>
  4168b4:	mov	w0, #0x0                   	// #0
  4168b8:	str	w0, [sp, #64]
  4168bc:	ldr	x0, [sp, #40]
  4168c0:	ldr	w0, [x0]
  4168c4:	mov	w2, w0
  4168c8:	ldr	w1, [sp, #28]
  4168cc:	ldr	x0, [sp, #32]
  4168d0:	bl	416700 <__fxstatat@plt+0x13710>
  4168d4:	str	w0, [sp, #76]
  4168d8:	ldr	w0, [sp, #64]
  4168dc:	cmp	w0, #0x0
  4168e0:	b.eq	4168fc <__fxstatat@plt+0x1390c>  // b.none
  4168e4:	bl	402f30 <__errno_location@plt>
  4168e8:	mov	x1, x0
  4168ec:	ldr	w0, [sp, #64]
  4168f0:	str	w0, [x1]
  4168f4:	mov	w0, #0xffffffff            	// #-1
  4168f8:	str	w0, [sp, #76]
  4168fc:	ldr	w0, [sp, #76]
  416900:	ldp	x29, x30, [sp], #80
  416904:	ret
  416908:	sub	sp, sp, #0x10
  41690c:	str	x0, [sp, #8]
  416910:	str	w1, [sp, #4]
  416914:	ldr	w0, [sp, #4]
  416918:	ldr	x1, [sp, #8]
  41691c:	neg	w0, w0
  416920:	ror	x0, x1, x0
  416924:	add	sp, sp, #0x10
  416928:	ret
  41692c:	sub	sp, sp, #0x10
  416930:	str	x0, [sp, #8]
  416934:	str	w1, [sp, #4]
  416938:	ldr	w0, [sp, #4]
  41693c:	ldr	x1, [sp, #8]
  416940:	ror	x0, x1, x0
  416944:	add	sp, sp, #0x10
  416948:	ret
  41694c:	sub	sp, sp, #0x10
  416950:	str	w0, [sp, #12]
  416954:	str	w1, [sp, #8]
  416958:	ldr	w0, [sp, #8]
  41695c:	ldr	w1, [sp, #12]
  416960:	neg	w0, w0
  416964:	ror	w0, w1, w0
  416968:	add	sp, sp, #0x10
  41696c:	ret
  416970:	sub	sp, sp, #0x10
  416974:	str	w0, [sp, #12]
  416978:	str	w1, [sp, #8]
  41697c:	ldr	w0, [sp, #8]
  416980:	ldr	w1, [sp, #12]
  416984:	ror	w0, w1, w0
  416988:	add	sp, sp, #0x10
  41698c:	ret
  416990:	sub	sp, sp, #0x10
  416994:	str	x0, [sp, #8]
  416998:	str	w1, [sp, #4]
  41699c:	ldr	w0, [sp, #4]
  4169a0:	ldr	x1, [sp, #8]
  4169a4:	lsl	x1, x1, x0
  4169a8:	ldr	w0, [sp, #4]
  4169ac:	mov	w2, #0x40                  	// #64
  4169b0:	sub	w0, w2, w0
  4169b4:	ldr	x2, [sp, #8]
  4169b8:	lsr	x0, x2, x0
  4169bc:	orr	x0, x1, x0
  4169c0:	add	sp, sp, #0x10
  4169c4:	ret
  4169c8:	sub	sp, sp, #0x10
  4169cc:	str	x0, [sp, #8]
  4169d0:	str	w1, [sp, #4]
  4169d4:	ldr	w0, [sp, #4]
  4169d8:	ldr	x1, [sp, #8]
  4169dc:	lsr	x1, x1, x0
  4169e0:	ldr	w0, [sp, #4]
  4169e4:	mov	w2, #0x40                  	// #64
  4169e8:	sub	w0, w2, w0
  4169ec:	ldr	x2, [sp, #8]
  4169f0:	lsl	x0, x2, x0
  4169f4:	orr	x0, x1, x0
  4169f8:	add	sp, sp, #0x10
  4169fc:	ret
  416a00:	sub	sp, sp, #0x10
  416a04:	strh	w0, [sp, #14]
  416a08:	str	w1, [sp, #8]
  416a0c:	ldrh	w1, [sp, #14]
  416a10:	ldr	w0, [sp, #8]
  416a14:	lsl	w0, w1, w0
  416a18:	sxth	w1, w0
  416a1c:	ldrh	w2, [sp, #14]
  416a20:	mov	w3, #0x10                  	// #16
  416a24:	ldr	w0, [sp, #8]
  416a28:	sub	w0, w3, w0
  416a2c:	asr	w0, w2, w0
  416a30:	sxth	w0, w0
  416a34:	orr	w0, w1, w0
  416a38:	sxth	w0, w0
  416a3c:	and	w0, w0, #0xffff
  416a40:	add	sp, sp, #0x10
  416a44:	ret
  416a48:	sub	sp, sp, #0x10
  416a4c:	strh	w0, [sp, #14]
  416a50:	str	w1, [sp, #8]
  416a54:	ldrh	w1, [sp, #14]
  416a58:	ldr	w0, [sp, #8]
  416a5c:	asr	w0, w1, w0
  416a60:	sxth	w1, w0
  416a64:	ldrh	w2, [sp, #14]
  416a68:	mov	w3, #0x10                  	// #16
  416a6c:	ldr	w0, [sp, #8]
  416a70:	sub	w0, w3, w0
  416a74:	lsl	w0, w2, w0
  416a78:	sxth	w0, w0
  416a7c:	orr	w0, w1, w0
  416a80:	sxth	w0, w0
  416a84:	and	w0, w0, #0xffff
  416a88:	add	sp, sp, #0x10
  416a8c:	ret
  416a90:	sub	sp, sp, #0x10
  416a94:	strb	w0, [sp, #15]
  416a98:	str	w1, [sp, #8]
  416a9c:	ldrb	w1, [sp, #15]
  416aa0:	ldr	w0, [sp, #8]
  416aa4:	lsl	w0, w1, w0
  416aa8:	sxtb	w1, w0
  416aac:	ldrb	w2, [sp, #15]
  416ab0:	mov	w3, #0x8                   	// #8
  416ab4:	ldr	w0, [sp, #8]
  416ab8:	sub	w0, w3, w0
  416abc:	asr	w0, w2, w0
  416ac0:	sxtb	w0, w0
  416ac4:	orr	w0, w1, w0
  416ac8:	sxtb	w0, w0
  416acc:	and	w0, w0, #0xff
  416ad0:	add	sp, sp, #0x10
  416ad4:	ret
  416ad8:	sub	sp, sp, #0x10
  416adc:	strb	w0, [sp, #15]
  416ae0:	str	w1, [sp, #8]
  416ae4:	ldrb	w1, [sp, #15]
  416ae8:	ldr	w0, [sp, #8]
  416aec:	asr	w0, w1, w0
  416af0:	sxtb	w1, w0
  416af4:	ldrb	w2, [sp, #15]
  416af8:	mov	w3, #0x8                   	// #8
  416afc:	ldr	w0, [sp, #8]
  416b00:	sub	w0, w3, w0
  416b04:	lsl	w0, w2, w0
  416b08:	sxtb	w0, w0
  416b0c:	orr	w0, w1, w0
  416b10:	sxtb	w0, w0
  416b14:	and	w0, w0, #0xff
  416b18:	add	sp, sp, #0x10
  416b1c:	ret
  416b20:	stp	x29, x30, [sp, #-64]!
  416b24:	mov	x29, sp
  416b28:	stp	x19, x20, [sp, #16]
  416b2c:	str	x0, [sp, #40]
  416b30:	str	x1, [sp, #32]
  416b34:	ldr	x20, [sp, #40]
  416b38:	ldr	x19, [sp, #32]
  416b3c:	cmp	x20, x19
  416b40:	b.ne	416b4c <__fxstatat@plt+0x13b5c>  // b.any
  416b44:	mov	w0, #0x0                   	// #0
  416b48:	b	416b9c <__fxstatat@plt+0x13bac>
  416b4c:	ldrb	w0, [x20]
  416b50:	bl	419224 <__fxstatat@plt+0x16234>
  416b54:	strb	w0, [sp, #63]
  416b58:	ldrb	w0, [x19]
  416b5c:	bl	419224 <__fxstatat@plt+0x16234>
  416b60:	strb	w0, [sp, #62]
  416b64:	ldrb	w0, [sp, #63]
  416b68:	cmp	w0, #0x0
  416b6c:	b.eq	416b8c <__fxstatat@plt+0x13b9c>  // b.none
  416b70:	add	x20, x20, #0x1
  416b74:	add	x19, x19, #0x1
  416b78:	ldrb	w1, [sp, #63]
  416b7c:	ldrb	w0, [sp, #62]
  416b80:	cmp	w1, w0
  416b84:	b.eq	416b4c <__fxstatat@plt+0x13b5c>  // b.none
  416b88:	b	416b90 <__fxstatat@plt+0x13ba0>
  416b8c:	nop
  416b90:	ldrb	w1, [sp, #63]
  416b94:	ldrb	w0, [sp, #62]
  416b98:	sub	w0, w1, w0
  416b9c:	ldp	x19, x20, [sp, #16]
  416ba0:	ldp	x29, x30, [sp], #64
  416ba4:	ret
  416ba8:	stp	x29, x30, [sp, #-48]!
  416bac:	mov	x29, sp
  416bb0:	str	x0, [sp, #24]
  416bb4:	ldr	x0, [sp, #24]
  416bb8:	bl	4029a0 <__fpending@plt>
  416bbc:	cmp	x0, #0x0
  416bc0:	cset	w0, ne  // ne = any
  416bc4:	strb	w0, [sp, #47]
  416bc8:	ldr	x0, [sp, #24]
  416bcc:	bl	4028e0 <ferror_unlocked@plt>
  416bd0:	cmp	w0, #0x0
  416bd4:	cset	w0, ne  // ne = any
  416bd8:	strb	w0, [sp, #46]
  416bdc:	ldr	x0, [sp, #24]
  416be0:	bl	4188f8 <__fxstatat@plt+0x15908>
  416be4:	cmp	w0, #0x0
  416be8:	cset	w0, ne  // ne = any
  416bec:	strb	w0, [sp, #45]
  416bf0:	ldrb	w0, [sp, #46]
  416bf4:	cmp	w0, #0x0
  416bf8:	b.ne	416c24 <__fxstatat@plt+0x13c34>  // b.any
  416bfc:	ldrb	w0, [sp, #45]
  416c00:	cmp	w0, #0x0
  416c04:	b.eq	416c48 <__fxstatat@plt+0x13c58>  // b.none
  416c08:	ldrb	w0, [sp, #47]
  416c0c:	cmp	w0, #0x0
  416c10:	b.ne	416c24 <__fxstatat@plt+0x13c34>  // b.any
  416c14:	bl	402f30 <__errno_location@plt>
  416c18:	ldr	w0, [x0]
  416c1c:	cmp	w0, #0x9
  416c20:	b.eq	416c48 <__fxstatat@plt+0x13c58>  // b.none
  416c24:	ldrb	w0, [sp, #45]
  416c28:	eor	w0, w0, #0x1
  416c2c:	and	w0, w0, #0xff
  416c30:	cmp	w0, #0x0
  416c34:	b.eq	416c40 <__fxstatat@plt+0x13c50>  // b.none
  416c38:	bl	402f30 <__errno_location@plt>
  416c3c:	str	wzr, [x0]
  416c40:	mov	w0, #0xffffffff            	// #-1
  416c44:	b	416c4c <__fxstatat@plt+0x13c5c>
  416c48:	mov	w0, #0x0                   	// #0
  416c4c:	ldp	x29, x30, [sp], #48
  416c50:	ret
  416c54:	stp	x29, x30, [sp, #-64]!
  416c58:	mov	x29, sp
  416c5c:	str	x0, [sp, #24]
  416c60:	ldr	x0, [sp, #24]
  416c64:	bl	402900 <opendir@plt>
  416c68:	str	x0, [sp, #56]
  416c6c:	ldr	x0, [sp, #56]
  416c70:	cmp	x0, #0x0
  416c74:	b.eq	416d1c <__fxstatat@plt+0x13d2c>  // b.none
  416c78:	ldr	x0, [sp, #56]
  416c7c:	bl	402e30 <dirfd@plt>
  416c80:	str	w0, [sp, #40]
  416c84:	ldr	w0, [sp, #40]
  416c88:	cmp	w0, #0x0
  416c8c:	b.lt	416d1c <__fxstatat@plt+0x13d2c>  // b.tstop
  416c90:	ldr	w0, [sp, #40]
  416c94:	cmp	w0, #0x2
  416c98:	b.gt	416d1c <__fxstatat@plt+0x13d2c>
  416c9c:	mov	w2, #0x3                   	// #3
  416ca0:	mov	w1, #0x406                 	// #1030
  416ca4:	ldr	w0, [sp, #40]
  416ca8:	bl	4189b4 <__fxstatat@plt+0x159c4>
  416cac:	str	w0, [sp, #36]
  416cb0:	ldr	w0, [sp, #36]
  416cb4:	cmp	w0, #0x0
  416cb8:	b.ge	416cd0 <__fxstatat@plt+0x13ce0>  // b.tcont
  416cbc:	bl	402f30 <__errno_location@plt>
  416cc0:	ldr	w0, [x0]
  416cc4:	str	w0, [sp, #44]
  416cc8:	str	xzr, [sp, #48]
  416ccc:	b	416cfc <__fxstatat@plt+0x13d0c>
  416cd0:	ldr	w0, [sp, #36]
  416cd4:	bl	402bd0 <fdopendir@plt>
  416cd8:	str	x0, [sp, #48]
  416cdc:	bl	402f30 <__errno_location@plt>
  416ce0:	ldr	w0, [x0]
  416ce4:	str	w0, [sp, #44]
  416ce8:	ldr	x0, [sp, #48]
  416cec:	cmp	x0, #0x0
  416cf0:	b.ne	416cfc <__fxstatat@plt+0x13d0c>  // b.any
  416cf4:	ldr	w0, [sp, #36]
  416cf8:	bl	402ba0 <close@plt>
  416cfc:	ldr	x0, [sp, #56]
  416d00:	bl	402b90 <closedir@plt>
  416d04:	bl	402f30 <__errno_location@plt>
  416d08:	mov	x1, x0
  416d0c:	ldr	w0, [sp, #44]
  416d10:	str	w0, [x1]
  416d14:	ldr	x0, [sp, #48]
  416d18:	str	x0, [sp, #56]
  416d1c:	ldr	x0, [sp, #56]
  416d20:	ldp	x29, x30, [sp], #64
  416d24:	ret
  416d28:	stp	x29, x30, [sp, #-32]!
  416d2c:	mov	x29, sp
  416d30:	str	x0, [sp, #24]
  416d34:	ldr	x1, [sp, #24]
  416d38:	mov	w0, #0x0                   	// #0
  416d3c:	bl	402930 <clock_gettime@plt>
  416d40:	nop
  416d44:	ldp	x29, x30, [sp], #32
  416d48:	ret
  416d4c:	stp	x29, x30, [sp, #-32]!
  416d50:	mov	x29, sp
  416d54:	add	x0, sp, #0x10
  416d58:	bl	416d28 <__fxstatat@plt+0x13d38>
  416d5c:	ldp	x0, x1, [sp, #16]
  416d60:	ldp	x29, x30, [sp], #32
  416d64:	ret
  416d68:	stp	x29, x30, [sp, #-48]!
  416d6c:	mov	x29, sp
  416d70:	str	w0, [sp, #28]
  416d74:	mov	w0, #0x1                   	// #1
  416d78:	strb	w0, [sp, #47]
  416d7c:	mov	x1, #0x0                   	// #0
  416d80:	ldr	w0, [sp, #28]
  416d84:	bl	402fd0 <setlocale@plt>
  416d88:	str	x0, [sp, #32]
  416d8c:	ldr	x0, [sp, #32]
  416d90:	cmp	x0, #0x0
  416d94:	b.eq	416dcc <__fxstatat@plt+0x13ddc>  // b.none
  416d98:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  416d9c:	add	x1, x0, #0xd90
  416da0:	ldr	x0, [sp, #32]
  416da4:	bl	402c80 <strcmp@plt>
  416da8:	cmp	w0, #0x0
  416dac:	b.eq	416dc8 <__fxstatat@plt+0x13dd8>  // b.none
  416db0:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  416db4:	add	x1, x0, #0xd98
  416db8:	ldr	x0, [sp, #32]
  416dbc:	bl	402c80 <strcmp@plt>
  416dc0:	cmp	w0, #0x0
  416dc4:	b.ne	416dcc <__fxstatat@plt+0x13ddc>  // b.any
  416dc8:	strb	wzr, [sp, #47]
  416dcc:	ldrb	w0, [sp, #47]
  416dd0:	ldp	x29, x30, [sp], #48
  416dd4:	ret
  416dd8:	sub	sp, sp, #0x20
  416ddc:	str	x0, [sp, #8]
  416de0:	str	x1, [sp]
  416de4:	str	xzr, [sp, #16]
  416de8:	ldr	x0, [sp, #8]
  416dec:	str	x0, [sp, #24]
  416df0:	b	416e1c <__fxstatat@plt+0x13e2c>
  416df4:	ldr	x0, [sp, #24]
  416df8:	ldrb	w0, [x0]
  416dfc:	and	x1, x0, #0xff
  416e00:	ldr	x0, [sp, #16]
  416e04:	ror	x0, x0, #55
  416e08:	add	x0, x1, x0
  416e0c:	str	x0, [sp, #16]
  416e10:	ldr	x0, [sp, #24]
  416e14:	add	x0, x0, #0x1
  416e18:	str	x0, [sp, #24]
  416e1c:	ldr	x0, [sp, #24]
  416e20:	ldrb	w0, [x0]
  416e24:	cmp	w0, #0x0
  416e28:	b.ne	416df4 <__fxstatat@plt+0x13e04>  // b.any
  416e2c:	ldr	x0, [sp, #16]
  416e30:	ldr	x1, [sp]
  416e34:	udiv	x2, x0, x1
  416e38:	ldr	x1, [sp]
  416e3c:	mul	x1, x2, x1
  416e40:	sub	x0, x0, x1
  416e44:	add	sp, sp, #0x20
  416e48:	ret
  416e4c:	stp	x29, x30, [sp, #-32]!
  416e50:	mov	x29, sp
  416e54:	mov	w0, #0xe                   	// #14
  416e58:	bl	402a10 <nl_langinfo@plt>
  416e5c:	str	x0, [sp, #24]
  416e60:	ldr	x0, [sp, #24]
  416e64:	cmp	x0, #0x0
  416e68:	b.ne	416e78 <__fxstatat@plt+0x13e88>  // b.any
  416e6c:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  416e70:	add	x0, x0, #0xda0
  416e74:	str	x0, [sp, #24]
  416e78:	ldr	x0, [sp, #24]
  416e7c:	ldrb	w0, [x0]
  416e80:	cmp	w0, #0x0
  416e84:	b.ne	416e94 <__fxstatat@plt+0x13ea4>  // b.any
  416e88:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  416e8c:	add	x0, x0, #0xda8
  416e90:	str	x0, [sp, #24]
  416e94:	ldr	x0, [sp, #24]
  416e98:	ldp	x29, x30, [sp], #32
  416e9c:	ret
  416ea0:	stp	x29, x30, [sp, #-256]!
  416ea4:	mov	x29, sp
  416ea8:	str	w0, [sp, #28]
  416eac:	str	x1, [sp, #16]
  416eb0:	str	w2, [sp, #24]
  416eb4:	str	x3, [sp, #216]
  416eb8:	str	x4, [sp, #224]
  416ebc:	str	x5, [sp, #232]
  416ec0:	str	x6, [sp, #240]
  416ec4:	str	x7, [sp, #248]
  416ec8:	str	q0, [sp, #80]
  416ecc:	str	q1, [sp, #96]
  416ed0:	str	q2, [sp, #112]
  416ed4:	str	q3, [sp, #128]
  416ed8:	str	q4, [sp, #144]
  416edc:	str	q5, [sp, #160]
  416ee0:	str	q6, [sp, #176]
  416ee4:	str	q7, [sp, #192]
  416ee8:	str	wzr, [sp, #76]
  416eec:	ldr	w0, [sp, #24]
  416ef0:	and	w0, w0, #0x40
  416ef4:	cmp	w0, #0x0
  416ef8:	b.eq	416f7c <__fxstatat@plt+0x13f8c>  // b.none
  416efc:	add	x0, sp, #0x100
  416f00:	str	x0, [sp, #40]
  416f04:	add	x0, sp, #0x100
  416f08:	str	x0, [sp, #48]
  416f0c:	add	x0, sp, #0xd0
  416f10:	str	x0, [sp, #56]
  416f14:	mov	w0, #0xffffffd8            	// #-40
  416f18:	str	w0, [sp, #64]
  416f1c:	mov	w0, #0xffffff80            	// #-128
  416f20:	str	w0, [sp, #68]
  416f24:	ldr	w1, [sp, #64]
  416f28:	ldr	x0, [sp, #40]
  416f2c:	cmp	w1, #0x0
  416f30:	b.lt	416f44 <__fxstatat@plt+0x13f54>  // b.tstop
  416f34:	add	x1, x0, #0xb
  416f38:	and	x1, x1, #0xfffffffffffffff8
  416f3c:	str	x1, [sp, #40]
  416f40:	b	416f74 <__fxstatat@plt+0x13f84>
  416f44:	add	w2, w1, #0x8
  416f48:	str	w2, [sp, #64]
  416f4c:	ldr	w2, [sp, #64]
  416f50:	cmp	w2, #0x0
  416f54:	b.le	416f68 <__fxstatat@plt+0x13f78>
  416f58:	add	x1, x0, #0xb
  416f5c:	and	x1, x1, #0xfffffffffffffff8
  416f60:	str	x1, [sp, #40]
  416f64:	b	416f74 <__fxstatat@plt+0x13f84>
  416f68:	ldr	x2, [sp, #48]
  416f6c:	sxtw	x0, w1
  416f70:	add	x0, x2, x0
  416f74:	ldr	w0, [x0]
  416f78:	str	w0, [sp, #76]
  416f7c:	ldr	w3, [sp, #76]
  416f80:	ldr	w2, [sp, #24]
  416f84:	ldr	x1, [sp, #16]
  416f88:	ldr	w0, [sp, #28]
  416f8c:	bl	402f00 <openat@plt>
  416f90:	bl	413900 <__fxstatat@plt+0x10910>
  416f94:	ldp	x29, x30, [sp], #256
  416f98:	ret
  416f9c:	stp	x29, x30, [sp, #-48]!
  416fa0:	mov	x29, sp
  416fa4:	str	x0, [sp, #24]
  416fa8:	mov	x0, #0x18                  	// #24
  416fac:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  416fb0:	str	x0, [sp, #40]
  416fb4:	ldr	x0, [sp, #40]
  416fb8:	ldr	x1, [sp, #24]
  416fbc:	str	x1, [x0]
  416fc0:	ldr	x0, [sp, #40]
  416fc4:	str	xzr, [x0, #16]
  416fc8:	ldr	x0, [sp, #40]
  416fcc:	ldr	x1, [x0, #16]
  416fd0:	ldr	x0, [sp, #40]
  416fd4:	str	x1, [x0, #8]
  416fd8:	ldr	x0, [sp, #40]
  416fdc:	ldp	x29, x30, [sp], #48
  416fe0:	ret
  416fe4:	stp	x29, x30, [sp, #-48]!
  416fe8:	mov	x29, sp
  416fec:	str	x0, [sp, #24]
  416ff0:	str	x1, [sp, #16]
  416ff4:	ldr	x1, [sp, #16]
  416ff8:	ldr	x0, [sp, #24]
  416ffc:	bl	4175dc <__fxstatat@plt+0x145ec>
  417000:	str	x0, [sp, #40]
  417004:	ldr	x0, [sp, #40]
  417008:	cmp	x0, #0x0
  41700c:	b.eq	41701c <__fxstatat@plt+0x1402c>  // b.none
  417010:	ldr	x0, [sp, #40]
  417014:	bl	416f9c <__fxstatat@plt+0x13fac>
  417018:	b	417020 <__fxstatat@plt+0x14030>
  41701c:	mov	x0, #0x0                   	// #0
  417020:	ldp	x29, x30, [sp], #48
  417024:	ret
  417028:	sub	sp, sp, #0x10
  41702c:	str	x0, [sp, #8]
  417030:	ldr	x0, [sp, #8]
  417034:	ldr	x0, [x0]
  417038:	add	sp, sp, #0x10
  41703c:	ret
  417040:	sub	sp, sp, #0x10
  417044:	str	x0, [sp, #8]
  417048:	ldr	x0, [sp, #8]
  41704c:	lsl	x0, x0, #8
  417050:	add	sp, sp, #0x10
  417054:	ret
  417058:	stp	x29, x30, [sp, #-128]!
  41705c:	mov	x29, sp
  417060:	str	x0, [sp, #24]
  417064:	str	x1, [sp, #16]
  417068:	ldr	x0, [sp, #24]
  41706c:	ldr	x0, [x0]
  417070:	str	x0, [sp, #88]
  417074:	ldr	x0, [sp, #24]
  417078:	ldr	x0, [x0, #8]
  41707c:	str	x0, [sp, #120]
  417080:	ldr	x0, [sp, #24]
  417084:	ldr	x0, [x0, #16]
  417088:	str	x0, [sp, #112]
  41708c:	ldr	x0, [sp, #16]
  417090:	add	x0, x0, #0x1
  417094:	str	x0, [sp, #80]
  417098:	ldr	x1, [sp, #112]
  41709c:	ldr	x0, [sp, #16]
  4170a0:	cmp	x1, x0
  4170a4:	b.cs	417148 <__fxstatat@plt+0x14158>  // b.hs, b.nlast
  4170a8:	str	xzr, [sp, #104]
  4170ac:	ldr	x0, [sp, #112]
  4170b0:	str	x0, [sp, #96]
  4170b4:	ldr	x0, [sp, #96]
  4170b8:	bl	417040 <__fxstatat@plt+0x14050>
  4170bc:	add	x0, x0, #0xff
  4170c0:	str	x0, [sp, #96]
  4170c4:	ldr	x0, [sp, #104]
  4170c8:	add	x0, x0, #0x1
  4170cc:	str	x0, [sp, #104]
  4170d0:	ldr	x1, [sp, #96]
  4170d4:	ldr	x0, [sp, #16]
  4170d8:	cmp	x1, x0
  4170dc:	b.cc	4170b4 <__fxstatat@plt+0x140c4>  // b.lo, b.ul, b.last
  4170e0:	add	x0, sp, #0x28
  4170e4:	ldr	x2, [sp, #104]
  4170e8:	mov	x1, x0
  4170ec:	ldr	x0, [sp, #88]
  4170f0:	bl	417930 <__fxstatat@plt+0x14940>
  4170f4:	str	xzr, [sp, #104]
  4170f8:	ldr	x0, [sp, #120]
  4170fc:	bl	417040 <__fxstatat@plt+0x14050>
  417100:	mov	x2, x0
  417104:	ldr	x0, [sp, #104]
  417108:	add	x1, sp, #0x28
  41710c:	ldrb	w0, [x1, x0]
  417110:	and	x0, x0, #0xff
  417114:	add	x0, x2, x0
  417118:	str	x0, [sp, #120]
  41711c:	ldr	x0, [sp, #112]
  417120:	bl	417040 <__fxstatat@plt+0x14050>
  417124:	add	x0, x0, #0xff
  417128:	str	x0, [sp, #112]
  41712c:	ldr	x0, [sp, #104]
  417130:	add	x0, x0, #0x1
  417134:	str	x0, [sp, #104]
  417138:	ldr	x1, [sp, #112]
  41713c:	ldr	x0, [sp, #16]
  417140:	cmp	x1, x0
  417144:	b.cc	4170f8 <__fxstatat@plt+0x14108>  // b.lo, b.ul, b.last
  417148:	ldr	x1, [sp, #112]
  41714c:	ldr	x0, [sp, #16]
  417150:	cmp	x1, x0
  417154:	b.ne	417178 <__fxstatat@plt+0x14188>  // b.any
  417158:	ldr	x0, [sp, #24]
  41715c:	str	xzr, [x0, #16]
  417160:	ldr	x0, [sp, #24]
  417164:	ldr	x1, [x0, #16]
  417168:	ldr	x0, [sp, #24]
  41716c:	str	x1, [x0, #8]
  417170:	ldr	x0, [sp, #120]
  417174:	b	417228 <__fxstatat@plt+0x14238>
  417178:	ldr	x1, [sp, #112]
  41717c:	ldr	x0, [sp, #16]
  417180:	sub	x0, x1, x0
  417184:	str	x0, [sp, #72]
  417188:	ldr	x0, [sp, #72]
  41718c:	ldr	x1, [sp, #80]
  417190:	udiv	x2, x0, x1
  417194:	ldr	x1, [sp, #80]
  417198:	mul	x1, x2, x1
  41719c:	sub	x0, x0, x1
  4171a0:	str	x0, [sp, #64]
  4171a4:	ldr	x1, [sp, #112]
  4171a8:	ldr	x0, [sp, #64]
  4171ac:	sub	x0, x1, x0
  4171b0:	str	x0, [sp, #56]
  4171b4:	ldr	x0, [sp, #120]
  4171b8:	ldr	x1, [sp, #80]
  4171bc:	udiv	x2, x0, x1
  4171c0:	ldr	x1, [sp, #80]
  4171c4:	mul	x1, x2, x1
  4171c8:	sub	x0, x0, x1
  4171cc:	str	x0, [sp, #48]
  4171d0:	ldr	x1, [sp, #120]
  4171d4:	ldr	x0, [sp, #56]
  4171d8:	cmp	x1, x0
  4171dc:	b.hi	417210 <__fxstatat@plt+0x14220>  // b.pmore
  4171e0:	ldr	x1, [sp, #120]
  4171e4:	ldr	x0, [sp, #80]
  4171e8:	udiv	x1, x1, x0
  4171ec:	ldr	x0, [sp, #24]
  4171f0:	str	x1, [x0, #8]
  4171f4:	ldr	x1, [sp, #72]
  4171f8:	ldr	x0, [sp, #80]
  4171fc:	udiv	x1, x1, x0
  417200:	ldr	x0, [sp, #24]
  417204:	str	x1, [x0, #16]
  417208:	ldr	x0, [sp, #48]
  41720c:	b	417228 <__fxstatat@plt+0x14238>
  417210:	ldr	x0, [sp, #48]
  417214:	str	x0, [sp, #120]
  417218:	ldr	x0, [sp, #64]
  41721c:	sub	x0, x0, #0x1
  417220:	str	x0, [sp, #112]
  417224:	b	417098 <__fxstatat@plt+0x140a8>
  417228:	ldp	x29, x30, [sp], #128
  41722c:	ret
  417230:	stp	x29, x30, [sp, #-32]!
  417234:	mov	x29, sp
  417238:	str	x0, [sp, #24]
  41723c:	mov	x1, #0x18                  	// #24
  417240:	ldr	x0, [sp, #24]
  417244:	bl	402e80 <explicit_bzero@plt>
  417248:	ldr	x0, [sp, #24]
  41724c:	bl	402d00 <free@plt>
  417250:	nop
  417254:	ldp	x29, x30, [sp], #32
  417258:	ret
  41725c:	stp	x29, x30, [sp, #-48]!
  417260:	mov	x29, sp
  417264:	str	x0, [sp, #24]
  417268:	ldr	x0, [sp, #24]
  41726c:	ldr	x0, [x0]
  417270:	bl	417988 <__fxstatat@plt+0x14998>
  417274:	str	w0, [sp, #44]
  417278:	bl	402f30 <__errno_location@plt>
  41727c:	ldr	w0, [x0]
  417280:	str	w0, [sp, #40]
  417284:	ldr	x0, [sp, #24]
  417288:	bl	417230 <__fxstatat@plt+0x14240>
  41728c:	bl	402f30 <__errno_location@plt>
  417290:	mov	x1, x0
  417294:	ldr	w0, [sp, #40]
  417298:	str	w0, [x1]
  41729c:	ldr	w0, [sp, #44]
  4172a0:	ldp	x29, x30, [sp], #48
  4172a4:	ret
  4172a8:	stp	x29, x30, [sp, #-64]!
  4172ac:	mov	x29, sp
  4172b0:	stp	x19, x20, [sp, #16]
  4172b4:	str	x21, [sp, #32]
  4172b8:	str	x0, [sp, #56]
  4172bc:	ldr	x0, [sp, #56]
  4172c0:	cmp	x0, #0x0
  4172c4:	b.eq	41732c <__fxstatat@plt+0x1433c>  // b.none
  4172c8:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  4172cc:	add	x0, x0, #0x428
  4172d0:	ldr	w20, [x0]
  4172d4:	bl	402f30 <__errno_location@plt>
  4172d8:	ldr	w21, [x0]
  4172dc:	bl	402f30 <__errno_location@plt>
  4172e0:	ldr	w0, [x0]
  4172e4:	cmp	w0, #0x0
  4172e8:	b.ne	417300 <__fxstatat@plt+0x14310>  // b.any
  4172ec:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4172f0:	add	x0, x0, #0xdb0
  4172f4:	bl	402f70 <gettext@plt>
  4172f8:	mov	x19, x0
  4172fc:	b	417310 <__fxstatat@plt+0x14320>
  417300:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  417304:	add	x0, x0, #0xdc0
  417308:	bl	402f70 <gettext@plt>
  41730c:	mov	x19, x0
  417310:	ldr	x0, [sp, #56]
  417314:	bl	412660 <__fxstatat@plt+0xf670>
  417318:	mov	x3, x0
  41731c:	mov	x2, x19
  417320:	mov	w1, w21
  417324:	mov	w0, w20
  417328:	bl	402870 <error@plt>
  41732c:	bl	402bf0 <abort@plt>
  417330:	stp	x29, x30, [sp, #-48]!
  417334:	mov	x29, sp
  417338:	str	x0, [sp, #24]
  41733c:	str	x1, [sp, #16]
  417340:	mov	x0, #0x1038                	// #4152
  417344:	bl	415ab0 <__fxstatat@plt+0x12ac0>
  417348:	str	x0, [sp, #40]
  41734c:	ldr	x0, [sp, #40]
  417350:	ldr	x1, [sp, #24]
  417354:	str	x1, [x0]
  417358:	ldr	x0, [sp, #40]
  41735c:	adrp	x1, 417000 <__fxstatat@plt+0x14010>
  417360:	add	x1, x1, #0x2a8
  417364:	str	x1, [x0, #8]
  417368:	ldr	x0, [sp, #40]
  41736c:	ldr	x1, [sp, #16]
  417370:	str	x1, [x0, #16]
  417374:	ldr	x0, [sp, #40]
  417378:	ldp	x29, x30, [sp], #48
  41737c:	ret
  417380:	stp	x29, x30, [sp, #-144]!
  417384:	mov	x29, sp
  417388:	str	x0, [sp, #40]
  41738c:	str	x1, [sp, #32]
  417390:	str	x2, [sp, #24]
  417394:	ldr	x0, [sp, #40]
  417398:	str	x0, [sp, #128]
  41739c:	str	xzr, [sp, #136]
  4173a0:	mov	w1, #0x0                   	// #0
  4173a4:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  4173a8:	add	x0, x0, #0xdd0
  4173ac:	bl	402a60 <open@plt>
  4173b0:	str	w0, [sp, #124]
  4173b4:	ldr	w0, [sp, #124]
  4173b8:	cmp	w0, #0x0
  4173bc:	b.lt	417400 <__fxstatat@plt+0x14410>  // b.tstop
  4173c0:	ldr	x0, [sp, #32]
  4173c4:	ldr	x2, [sp, #24]
  4173c8:	ldr	x1, [sp, #24]
  4173cc:	cmp	x2, x0
  4173d0:	csel	x0, x1, x0, ls  // ls = plast
  4173d4:	mov	x2, x0
  4173d8:	ldr	x1, [sp, #128]
  4173dc:	ldr	w0, [sp, #124]
  4173e0:	bl	402e50 <read@plt>
  4173e4:	str	x0, [sp, #136]
  4173e8:	ldr	x0, [sp, #136]
  4173ec:	cmp	x0, #0x0
  4173f0:	b.ge	4173f8 <__fxstatat@plt+0x14408>  // b.tcont
  4173f4:	str	xzr, [sp, #136]
  4173f8:	ldr	w0, [sp, #124]
  4173fc:	bl	402ba0 <close@plt>
  417400:	ldr	x0, [sp, #136]
  417404:	ldr	x1, [sp, #32]
  417408:	cmp	x1, x0
  41740c:	b.ls	417460 <__fxstatat@plt+0x14470>  // b.plast
  417410:	ldr	x0, [sp, #136]
  417414:	ldr	x1, [sp, #32]
  417418:	sub	x0, x1, x0
  41741c:	mov	x1, #0x10                  	// #16
  417420:	cmp	x0, #0x10
  417424:	csel	x0, x0, x1, ls  // ls = plast
  417428:	str	x0, [sp, #112]
  41742c:	add	x0, sp, #0x40
  417430:	mov	x1, #0x0                   	// #0
  417434:	bl	402af0 <gettimeofday@plt>
  417438:	ldr	x0, [sp, #136]
  41743c:	ldr	x1, [sp, #128]
  417440:	add	x0, x1, x0
  417444:	add	x1, sp, #0x40
  417448:	ldr	x2, [sp, #112]
  41744c:	bl	402820 <memcpy@plt>
  417450:	ldr	x1, [sp, #136]
  417454:	ldr	x0, [sp, #112]
  417458:	add	x0, x1, x0
  41745c:	str	x0, [sp, #136]
  417460:	ldr	x0, [sp, #136]
  417464:	ldr	x1, [sp, #32]
  417468:	cmp	x1, x0
  41746c:	b.ls	4174bc <__fxstatat@plt+0x144cc>  // b.plast
  417470:	ldr	x0, [sp, #136]
  417474:	ldr	x1, [sp, #32]
  417478:	sub	x0, x1, x0
  41747c:	mov	x1, #0x4                   	// #4
  417480:	cmp	x0, #0x4
  417484:	csel	x0, x0, x1, ls  // ls = plast
  417488:	str	x0, [sp, #104]
  41748c:	bl	402a00 <getpid@plt>
  417490:	str	w0, [sp, #60]
  417494:	ldr	x0, [sp, #136]
  417498:	ldr	x1, [sp, #128]
  41749c:	add	x0, x1, x0
  4174a0:	add	x1, sp, #0x3c
  4174a4:	ldr	x2, [sp, #104]
  4174a8:	bl	402820 <memcpy@plt>
  4174ac:	ldr	x1, [sp, #136]
  4174b0:	ldr	x0, [sp, #104]
  4174b4:	add	x0, x1, x0
  4174b8:	str	x0, [sp, #136]
  4174bc:	ldr	x0, [sp, #136]
  4174c0:	ldr	x1, [sp, #32]
  4174c4:	cmp	x1, x0
  4174c8:	b.ls	417518 <__fxstatat@plt+0x14528>  // b.plast
  4174cc:	ldr	x0, [sp, #136]
  4174d0:	ldr	x1, [sp, #32]
  4174d4:	sub	x0, x1, x0
  4174d8:	mov	x1, #0x4                   	// #4
  4174dc:	cmp	x0, #0x4
  4174e0:	csel	x0, x0, x1, ls  // ls = plast
  4174e4:	str	x0, [sp, #96]
  4174e8:	bl	402a70 <getppid@plt>
  4174ec:	str	w0, [sp, #56]
  4174f0:	ldr	x0, [sp, #136]
  4174f4:	ldr	x1, [sp, #128]
  4174f8:	add	x0, x1, x0
  4174fc:	add	x1, sp, #0x38
  417500:	ldr	x2, [sp, #96]
  417504:	bl	402820 <memcpy@plt>
  417508:	ldr	x1, [sp, #136]
  41750c:	ldr	x0, [sp, #96]
  417510:	add	x0, x1, x0
  417514:	str	x0, [sp, #136]
  417518:	ldr	x0, [sp, #136]
  41751c:	ldr	x1, [sp, #32]
  417520:	cmp	x1, x0
  417524:	b.ls	417574 <__fxstatat@plt+0x14584>  // b.plast
  417528:	ldr	x0, [sp, #136]
  41752c:	ldr	x1, [sp, #32]
  417530:	sub	x0, x1, x0
  417534:	mov	x1, #0x4                   	// #4
  417538:	cmp	x0, #0x4
  41753c:	csel	x0, x0, x1, ls  // ls = plast
  417540:	str	x0, [sp, #88]
  417544:	bl	4028f0 <getuid@plt>
  417548:	str	w0, [sp, #52]
  41754c:	ldr	x0, [sp, #136]
  417550:	ldr	x1, [sp, #128]
  417554:	add	x0, x1, x0
  417558:	add	x1, sp, #0x34
  41755c:	ldr	x2, [sp, #88]
  417560:	bl	402820 <memcpy@plt>
  417564:	ldr	x1, [sp, #136]
  417568:	ldr	x0, [sp, #88]
  41756c:	add	x0, x1, x0
  417570:	str	x0, [sp, #136]
  417574:	ldr	x0, [sp, #136]
  417578:	ldr	x1, [sp, #32]
  41757c:	cmp	x1, x0
  417580:	b.ls	4175d0 <__fxstatat@plt+0x145e0>  // b.plast
  417584:	ldr	x0, [sp, #136]
  417588:	ldr	x1, [sp, #32]
  41758c:	sub	x0, x1, x0
  417590:	mov	x1, #0x4                   	// #4
  417594:	cmp	x0, #0x4
  417598:	csel	x0, x0, x1, ls  // ls = plast
  41759c:	str	x0, [sp, #80]
  4175a0:	bl	402d30 <getgid@plt>
  4175a4:	str	w0, [sp, #48]
  4175a8:	ldr	x0, [sp, #136]
  4175ac:	ldr	x1, [sp, #128]
  4175b0:	add	x0, x1, x0
  4175b4:	add	x1, sp, #0x30
  4175b8:	ldr	x2, [sp, #80]
  4175bc:	bl	402820 <memcpy@plt>
  4175c0:	ldr	x1, [sp, #136]
  4175c4:	ldr	x0, [sp, #80]
  4175c8:	add	x0, x1, x0
  4175cc:	str	x0, [sp, #136]
  4175d0:	nop
  4175d4:	ldp	x29, x30, [sp], #144
  4175d8:	ret
  4175dc:	stp	x29, x30, [sp, #-48]!
  4175e0:	mov	x29, sp
  4175e4:	str	x0, [sp, #24]
  4175e8:	str	x1, [sp, #16]
  4175ec:	ldr	x0, [sp, #16]
  4175f0:	cmp	x0, #0x0
  4175f4:	b.ne	417608 <__fxstatat@plt+0x14618>  // b.any
  4175f8:	mov	x1, #0x0                   	// #0
  4175fc:	mov	x0, #0x0                   	// #0
  417600:	bl	417330 <__fxstatat@plt+0x14340>
  417604:	b	4176bc <__fxstatat@plt+0x146cc>
  417608:	str	xzr, [sp, #40]
  41760c:	ldr	x0, [sp, #24]
  417610:	cmp	x0, #0x0
  417614:	b.eq	417640 <__fxstatat@plt+0x14650>  // b.none
  417618:	adrp	x0, 41c000 <__fxstatat@plt+0x19010>
  41761c:	add	x1, x0, #0xde0
  417620:	ldr	x0, [sp, #24]
  417624:	bl	419284 <__fxstatat@plt+0x16294>
  417628:	str	x0, [sp, #40]
  41762c:	ldr	x0, [sp, #40]
  417630:	cmp	x0, #0x0
  417634:	b.ne	417640 <__fxstatat@plt+0x14650>  // b.any
  417638:	mov	x0, #0x0                   	// #0
  41763c:	b	4176bc <__fxstatat@plt+0x146cc>
  417640:	ldr	x1, [sp, #24]
  417644:	ldr	x0, [sp, #40]
  417648:	bl	417330 <__fxstatat@plt+0x14340>
  41764c:	str	x0, [sp, #32]
  417650:	ldr	x0, [sp, #40]
  417654:	cmp	x0, #0x0
  417658:	b.eq	417690 <__fxstatat@plt+0x146a0>  // b.none
  41765c:	ldr	x0, [sp, #32]
  417660:	add	x4, x0, #0x18
  417664:	ldr	x2, [sp, #16]
  417668:	ldr	x1, [sp, #16]
  41766c:	mov	x0, #0x1000                	// #4096
  417670:	cmp	x2, #0x1, lsl #12
  417674:	csel	x0, x1, x0, ls  // ls = plast
  417678:	mov	x3, x0
  41767c:	mov	w2, #0x0                   	// #0
  417680:	mov	x1, x4
  417684:	ldr	x0, [sp, #40]
  417688:	bl	402950 <setvbuf@plt>
  41768c:	b	4176b8 <__fxstatat@plt+0x146c8>
  417690:	ldr	x0, [sp, #32]
  417694:	str	xzr, [x0, #24]
  417698:	ldr	x0, [sp, #32]
  41769c:	add	x0, x0, #0x20
  4176a0:	ldr	x2, [sp, #16]
  4176a4:	mov	x1, #0x800                 	// #2048
  4176a8:	bl	417380 <__fxstatat@plt+0x14390>
  4176ac:	ldr	x0, [sp, #32]
  4176b0:	add	x0, x0, #0x20
  4176b4:	bl	418020 <__fxstatat@plt+0x15030>
  4176b8:	ldr	x0, [sp, #32]
  4176bc:	ldp	x29, x30, [sp], #48
  4176c0:	ret
  4176c4:	sub	sp, sp, #0x10
  4176c8:	str	x0, [sp, #8]
  4176cc:	str	x1, [sp]
  4176d0:	ldr	x0, [sp, #8]
  4176d4:	ldr	x1, [sp]
  4176d8:	str	x1, [x0, #8]
  4176dc:	nop
  4176e0:	add	sp, sp, #0x10
  4176e4:	ret
  4176e8:	sub	sp, sp, #0x10
  4176ec:	str	x0, [sp, #8]
  4176f0:	str	x1, [sp]
  4176f4:	ldr	x0, [sp, #8]
  4176f8:	ldr	x1, [sp]
  4176fc:	str	x1, [x0, #16]
  417700:	nop
  417704:	add	sp, sp, #0x10
  417708:	ret
  41770c:	stp	x29, x30, [sp, #-80]!
  417710:	mov	x29, sp
  417714:	str	x19, [sp, #16]
  417718:	str	x0, [sp, #56]
  41771c:	str	x1, [sp, #48]
  417720:	str	x2, [sp, #40]
  417724:	ldr	x0, [sp, #56]
  417728:	ldr	x0, [x0]
  41772c:	mov	x3, x0
  417730:	ldr	x2, [sp, #40]
  417734:	mov	x1, #0x1                   	// #1
  417738:	ldr	x0, [sp, #48]
  41773c:	bl	402c30 <fread_unlocked@plt>
  417740:	str	x0, [sp, #72]
  417744:	bl	402f30 <__errno_location@plt>
  417748:	ldr	w0, [x0]
  41774c:	str	w0, [sp, #68]
  417750:	ldr	x1, [sp, #48]
  417754:	ldr	x0, [sp, #72]
  417758:	add	x0, x1, x0
  41775c:	str	x0, [sp, #48]
  417760:	ldr	x1, [sp, #40]
  417764:	ldr	x0, [sp, #72]
  417768:	sub	x0, x1, x0
  41776c:	str	x0, [sp, #40]
  417770:	ldr	x0, [sp, #40]
  417774:	cmp	x0, #0x0
  417778:	b.eq	4177bc <__fxstatat@plt+0x147cc>  // b.none
  41777c:	ldr	x0, [sp, #56]
  417780:	ldr	x0, [x0]
  417784:	bl	4028e0 <ferror_unlocked@plt>
  417788:	cmp	w0, #0x0
  41778c:	b.eq	417798 <__fxstatat@plt+0x147a8>  // b.none
  417790:	ldr	w19, [sp, #68]
  417794:	b	41779c <__fxstatat@plt+0x147ac>
  417798:	mov	w19, #0x0                   	// #0
  41779c:	bl	402f30 <__errno_location@plt>
  4177a0:	str	w19, [x0]
  4177a4:	ldr	x0, [sp, #56]
  4177a8:	ldr	x1, [x0, #8]
  4177ac:	ldr	x0, [sp, #56]
  4177b0:	ldr	x0, [x0, #16]
  4177b4:	blr	x1
  4177b8:	b	417724 <__fxstatat@plt+0x14734>
  4177bc:	nop
  4177c0:	nop
  4177c4:	ldr	x19, [sp, #16]
  4177c8:	ldp	x29, x30, [sp], #80
  4177cc:	ret
  4177d0:	stp	x29, x30, [sp, #-80]!
  4177d4:	mov	x29, sp
  4177d8:	str	x0, [sp, #40]
  4177dc:	str	x1, [sp, #32]
  4177e0:	str	x2, [sp, #24]
  4177e4:	ldr	x0, [sp, #40]
  4177e8:	ldr	x0, [x0]
  4177ec:	str	x0, [sp, #72]
  4177f0:	ldr	x0, [sp, #32]
  4177f4:	str	x0, [sp, #56]
  4177f8:	ldr	x1, [sp, #24]
  4177fc:	ldr	x0, [sp, #72]
  417800:	cmp	x1, x0
  417804:	b.hi	417848 <__fxstatat@plt+0x14858>  // b.pmore
  417808:	ldr	x0, [sp, #40]
  41780c:	add	x1, x0, #0x820
  417810:	mov	x2, #0x800                 	// #2048
  417814:	ldr	x0, [sp, #72]
  417818:	sub	x0, x2, x0
  41781c:	add	x0, x1, x0
  417820:	ldr	x2, [sp, #24]
  417824:	mov	x1, x0
  417828:	ldr	x0, [sp, #32]
  41782c:	bl	402820 <memcpy@plt>
  417830:	ldr	x1, [sp, #72]
  417834:	ldr	x0, [sp, #24]
  417838:	sub	x1, x1, x0
  41783c:	ldr	x0, [sp, #40]
  417840:	str	x1, [x0]
  417844:	b	417928 <__fxstatat@plt+0x14938>
  417848:	ldr	x0, [sp, #40]
  41784c:	add	x1, x0, #0x820
  417850:	mov	x2, #0x800                 	// #2048
  417854:	ldr	x0, [sp, #72]
  417858:	sub	x0, x2, x0
  41785c:	add	x0, x1, x0
  417860:	ldr	x2, [sp, #72]
  417864:	mov	x1, x0
  417868:	ldr	x0, [sp, #32]
  41786c:	bl	402820 <memcpy@plt>
  417870:	ldr	x1, [sp, #56]
  417874:	ldr	x0, [sp, #72]
  417878:	add	x0, x1, x0
  41787c:	str	x0, [sp, #32]
  417880:	ldr	x1, [sp, #24]
  417884:	ldr	x0, [sp, #72]
  417888:	sub	x0, x1, x0
  41788c:	str	x0, [sp, #24]
  417890:	ldr	x0, [sp, #32]
  417894:	and	x0, x0, #0x7
  417898:	cmp	x0, #0x0
  41789c:	b.ne	417900 <__fxstatat@plt+0x14910>  // b.any
  4178a0:	ldr	x0, [sp, #32]
  4178a4:	str	x0, [sp, #64]
  4178a8:	b	4178ec <__fxstatat@plt+0x148fc>
  4178ac:	ldr	x0, [sp, #40]
  4178b0:	add	x0, x0, #0x8
  4178b4:	ldr	x1, [sp, #64]
  4178b8:	bl	417a44 <__fxstatat@plt+0x14a54>
  4178bc:	ldr	x0, [sp, #64]
  4178c0:	add	x0, x0, #0x800
  4178c4:	str	x0, [sp, #64]
  4178c8:	ldr	x0, [sp, #24]
  4178cc:	sub	x0, x0, #0x800
  4178d0:	str	x0, [sp, #24]
  4178d4:	ldr	x0, [sp, #24]
  4178d8:	cmp	x0, #0x0
  4178dc:	b.ne	4178ec <__fxstatat@plt+0x148fc>  // b.any
  4178e0:	ldr	x0, [sp, #40]
  4178e4:	str	xzr, [x0]
  4178e8:	b	417928 <__fxstatat@plt+0x14938>
  4178ec:	ldr	x0, [sp, #24]
  4178f0:	cmp	x0, #0x7ff
  4178f4:	b.hi	4178ac <__fxstatat@plt+0x148bc>  // b.pmore
  4178f8:	ldr	x0, [sp, #64]
  4178fc:	str	x0, [sp, #32]
  417900:	ldr	x0, [sp, #40]
  417904:	add	x2, x0, #0x8
  417908:	ldr	x0, [sp, #40]
  41790c:	add	x0, x0, #0x820
  417910:	mov	x1, x0
  417914:	mov	x0, x2
  417918:	bl	417a44 <__fxstatat@plt+0x14a54>
  41791c:	mov	x0, #0x800                 	// #2048
  417920:	str	x0, [sp, #72]
  417924:	b	4177f0 <__fxstatat@plt+0x14800>
  417928:	ldp	x29, x30, [sp], #80
  41792c:	ret
  417930:	stp	x29, x30, [sp, #-48]!
  417934:	mov	x29, sp
  417938:	str	x0, [sp, #40]
  41793c:	str	x1, [sp, #32]
  417940:	str	x2, [sp, #24]
  417944:	ldr	x0, [sp, #40]
  417948:	ldr	x0, [x0]
  41794c:	cmp	x0, #0x0
  417950:	b.eq	417968 <__fxstatat@plt+0x14978>  // b.none
  417954:	ldr	x2, [sp, #24]
  417958:	ldr	x1, [sp, #32]
  41795c:	ldr	x0, [sp, #40]
  417960:	bl	41770c <__fxstatat@plt+0x1471c>
  417964:	b	41797c <__fxstatat@plt+0x1498c>
  417968:	ldr	x0, [sp, #40]
  41796c:	add	x0, x0, #0x18
  417970:	ldr	x2, [sp, #24]
  417974:	ldr	x1, [sp, #32]
  417978:	bl	4177d0 <__fxstatat@plt+0x147e0>
  41797c:	nop
  417980:	ldp	x29, x30, [sp], #48
  417984:	ret
  417988:	stp	x29, x30, [sp, #-48]!
  41798c:	mov	x29, sp
  417990:	str	x0, [sp, #24]
  417994:	ldr	x0, [sp, #24]
  417998:	ldr	x0, [x0]
  41799c:	str	x0, [sp, #40]
  4179a0:	mov	x1, #0x1038                	// #4152
  4179a4:	ldr	x0, [sp, #24]
  4179a8:	bl	402e80 <explicit_bzero@plt>
  4179ac:	ldr	x0, [sp, #24]
  4179b0:	bl	402d00 <free@plt>
  4179b4:	ldr	x0, [sp, #40]
  4179b8:	cmp	x0, #0x0
  4179bc:	b.eq	4179cc <__fxstatat@plt+0x149dc>  // b.none
  4179c0:	ldr	x0, [sp, #40]
  4179c4:	bl	4188f8 <__fxstatat@plt+0x15908>
  4179c8:	b	4179d0 <__fxstatat@plt+0x149e0>
  4179cc:	mov	w0, #0x0                   	// #0
  4179d0:	ldp	x29, x30, [sp], #48
  4179d4:	ret
  4179d8:	sub	sp, sp, #0x20
  4179dc:	str	x0, [sp, #8]
  4179e0:	mov	x0, #0xffffffffffffffff    	// #-1
  4179e4:	str	x0, [sp, #24]
  4179e8:	ldr	x1, [sp, #8]
  4179ec:	ldr	x0, [sp, #24]
  4179f0:	and	x0, x1, x0
  4179f4:	add	sp, sp, #0x20
  4179f8:	ret
  4179fc:	sub	sp, sp, #0x30
  417a00:	str	x0, [sp, #8]
  417a04:	str	x1, [sp]
  417a08:	ldr	x0, [sp, #8]
  417a0c:	str	x0, [sp, #40]
  417a10:	ldr	x0, [sp, #40]
  417a14:	str	x0, [sp, #32]
  417a18:	ldr	x0, [sp]
  417a1c:	and	x0, x0, #0x7f8
  417a20:	ldr	x1, [sp, #32]
  417a24:	add	x0, x1, x0
  417a28:	str	x0, [sp, #24]
  417a2c:	ldr	x0, [sp, #24]
  417a30:	str	x0, [sp, #16]
  417a34:	ldr	x0, [sp, #16]
  417a38:	ldr	x0, [x0]
  417a3c:	add	sp, sp, #0x30
  417a40:	ret
  417a44:	stp	x29, x30, [sp, #-192]!
  417a48:	mov	x29, sp
  417a4c:	str	x0, [sp, #24]
  417a50:	str	x1, [sp, #16]
  417a54:	ldr	x0, [sp, #24]
  417a58:	ldr	x0, [x0, #2048]
  417a5c:	str	x0, [sp, #184]
  417a60:	ldr	x0, [sp, #24]
  417a64:	ldr	x1, [x0, #2056]
  417a68:	ldr	x0, [sp, #24]
  417a6c:	ldr	x0, [x0, #2064]
  417a70:	add	x2, x0, #0x1
  417a74:	ldr	x0, [sp, #24]
  417a78:	str	x2, [x0, #2064]
  417a7c:	ldr	x0, [sp, #24]
  417a80:	ldr	x0, [x0, #2064]
  417a84:	add	x0, x1, x0
  417a88:	str	x0, [sp, #176]
  417a8c:	ldr	x0, [sp, #24]
  417a90:	str	x0, [sp, #168]
  417a94:	ldr	x0, [sp, #16]
  417a98:	str	x0, [sp, #160]
  417a9c:	ldr	x0, [sp, #168]
  417aa0:	add	x0, x0, #0x400
  417aa4:	ldr	x1, [x0]
  417aa8:	ldr	x0, [sp, #184]
  417aac:	lsl	x2, x0, #21
  417ab0:	ldr	x0, [sp, #184]
  417ab4:	eor	x0, x2, x0
  417ab8:	sub	x0, x1, x0
  417abc:	sub	x0, x0, #0x1
  417ac0:	str	x0, [sp, #184]
  417ac4:	ldr	x0, [sp, #168]
  417ac8:	ldr	x0, [x0]
  417acc:	str	x0, [sp, #152]
  417ad0:	ldr	x0, [sp, #24]
  417ad4:	ldr	x1, [sp, #152]
  417ad8:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417adc:	mov	x1, x0
  417ae0:	ldr	x0, [sp, #184]
  417ae4:	add	x0, x1, x0
  417ae8:	ldr	x1, [sp, #176]
  417aec:	add	x0, x1, x0
  417af0:	str	x0, [sp, #144]
  417af4:	ldr	x0, [sp, #168]
  417af8:	ldr	x1, [sp, #144]
  417afc:	str	x1, [x0]
  417b00:	ldr	x2, [sp, #24]
  417b04:	ldr	x0, [sp, #144]
  417b08:	lsr	x0, x0, #8
  417b0c:	mov	x1, x0
  417b10:	mov	x0, x2
  417b14:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417b18:	mov	x1, x0
  417b1c:	ldr	x0, [sp, #152]
  417b20:	add	x0, x1, x0
  417b24:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417b28:	str	x0, [sp, #176]
  417b2c:	ldr	x0, [sp, #160]
  417b30:	ldr	x1, [sp, #176]
  417b34:	str	x1, [x0]
  417b38:	ldr	x0, [sp, #184]
  417b3c:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417b40:	lsr	x1, x0, #5
  417b44:	ldr	x0, [sp, #184]
  417b48:	eor	x1, x1, x0
  417b4c:	ldr	x0, [sp, #168]
  417b50:	add	x0, x0, #0x408
  417b54:	ldr	x0, [x0]
  417b58:	add	x0, x1, x0
  417b5c:	str	x0, [sp, #184]
  417b60:	ldr	x0, [sp, #168]
  417b64:	ldr	x0, [x0, #8]
  417b68:	str	x0, [sp, #136]
  417b6c:	ldr	x0, [sp, #24]
  417b70:	ldr	x1, [sp, #136]
  417b74:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417b78:	mov	x1, x0
  417b7c:	ldr	x0, [sp, #184]
  417b80:	add	x0, x1, x0
  417b84:	ldr	x1, [sp, #176]
  417b88:	add	x0, x1, x0
  417b8c:	str	x0, [sp, #128]
  417b90:	ldr	x0, [sp, #168]
  417b94:	add	x0, x0, #0x8
  417b98:	ldr	x1, [sp, #128]
  417b9c:	str	x1, [x0]
  417ba0:	ldr	x2, [sp, #24]
  417ba4:	ldr	x0, [sp, #128]
  417ba8:	lsr	x0, x0, #8
  417bac:	mov	x1, x0
  417bb0:	mov	x0, x2
  417bb4:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417bb8:	mov	x1, x0
  417bbc:	ldr	x0, [sp, #136]
  417bc0:	add	x0, x1, x0
  417bc4:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417bc8:	str	x0, [sp, #176]
  417bcc:	ldr	x0, [sp, #160]
  417bd0:	add	x0, x0, #0x8
  417bd4:	ldr	x1, [sp, #176]
  417bd8:	str	x1, [x0]
  417bdc:	ldr	x0, [sp, #184]
  417be0:	lsl	x1, x0, #12
  417be4:	ldr	x0, [sp, #184]
  417be8:	eor	x1, x1, x0
  417bec:	ldr	x0, [sp, #168]
  417bf0:	add	x0, x0, #0x410
  417bf4:	ldr	x0, [x0]
  417bf8:	add	x0, x1, x0
  417bfc:	str	x0, [sp, #184]
  417c00:	ldr	x0, [sp, #168]
  417c04:	ldr	x0, [x0, #16]
  417c08:	str	x0, [sp, #120]
  417c0c:	ldr	x0, [sp, #24]
  417c10:	ldr	x1, [sp, #120]
  417c14:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417c18:	mov	x1, x0
  417c1c:	ldr	x0, [sp, #184]
  417c20:	add	x0, x1, x0
  417c24:	ldr	x1, [sp, #176]
  417c28:	add	x0, x1, x0
  417c2c:	str	x0, [sp, #112]
  417c30:	ldr	x0, [sp, #168]
  417c34:	add	x0, x0, #0x10
  417c38:	ldr	x1, [sp, #112]
  417c3c:	str	x1, [x0]
  417c40:	ldr	x2, [sp, #24]
  417c44:	ldr	x0, [sp, #112]
  417c48:	lsr	x0, x0, #8
  417c4c:	mov	x1, x0
  417c50:	mov	x0, x2
  417c54:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417c58:	mov	x1, x0
  417c5c:	ldr	x0, [sp, #120]
  417c60:	add	x0, x1, x0
  417c64:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417c68:	str	x0, [sp, #176]
  417c6c:	ldr	x0, [sp, #160]
  417c70:	add	x0, x0, #0x10
  417c74:	ldr	x1, [sp, #176]
  417c78:	str	x1, [x0]
  417c7c:	ldr	x0, [sp, #184]
  417c80:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417c84:	lsr	x1, x0, #33
  417c88:	ldr	x0, [sp, #184]
  417c8c:	eor	x1, x1, x0
  417c90:	ldr	x0, [sp, #168]
  417c94:	add	x0, x0, #0x418
  417c98:	ldr	x0, [x0]
  417c9c:	add	x0, x1, x0
  417ca0:	str	x0, [sp, #184]
  417ca4:	ldr	x0, [sp, #168]
  417ca8:	ldr	x0, [x0, #24]
  417cac:	str	x0, [sp, #104]
  417cb0:	ldr	x0, [sp, #24]
  417cb4:	ldr	x1, [sp, #104]
  417cb8:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417cbc:	mov	x1, x0
  417cc0:	ldr	x0, [sp, #184]
  417cc4:	add	x0, x1, x0
  417cc8:	ldr	x1, [sp, #176]
  417ccc:	add	x0, x1, x0
  417cd0:	str	x0, [sp, #96]
  417cd4:	ldr	x0, [sp, #168]
  417cd8:	add	x0, x0, #0x18
  417cdc:	ldr	x1, [sp, #96]
  417ce0:	str	x1, [x0]
  417ce4:	ldr	x2, [sp, #24]
  417ce8:	ldr	x0, [sp, #96]
  417cec:	lsr	x0, x0, #8
  417cf0:	mov	x1, x0
  417cf4:	mov	x0, x2
  417cf8:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417cfc:	mov	x1, x0
  417d00:	ldr	x0, [sp, #104]
  417d04:	add	x0, x1, x0
  417d08:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417d0c:	str	x0, [sp, #176]
  417d10:	ldr	x0, [sp, #160]
  417d14:	add	x0, x0, #0x18
  417d18:	ldr	x1, [sp, #176]
  417d1c:	str	x1, [x0]
  417d20:	ldr	x0, [sp, #160]
  417d24:	add	x0, x0, #0x20
  417d28:	str	x0, [sp, #160]
  417d2c:	ldr	x0, [sp, #168]
  417d30:	add	x0, x0, #0x20
  417d34:	str	x0, [sp, #168]
  417d38:	ldr	x0, [sp, #24]
  417d3c:	add	x0, x0, #0x400
  417d40:	ldr	x1, [sp, #168]
  417d44:	cmp	x1, x0
  417d48:	b.cc	417a9c <__fxstatat@plt+0x14aac>  // b.lo, b.ul, b.last
  417d4c:	ldr	x0, [sp, #168]
  417d50:	sub	x0, x0, #0x400
  417d54:	ldr	x1, [x0]
  417d58:	ldr	x0, [sp, #184]
  417d5c:	lsl	x2, x0, #21
  417d60:	ldr	x0, [sp, #184]
  417d64:	eor	x0, x2, x0
  417d68:	sub	x0, x1, x0
  417d6c:	sub	x0, x0, #0x1
  417d70:	str	x0, [sp, #184]
  417d74:	ldr	x0, [sp, #168]
  417d78:	ldr	x0, [x0]
  417d7c:	str	x0, [sp, #88]
  417d80:	ldr	x0, [sp, #24]
  417d84:	ldr	x1, [sp, #88]
  417d88:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417d8c:	mov	x1, x0
  417d90:	ldr	x0, [sp, #184]
  417d94:	add	x0, x1, x0
  417d98:	ldr	x1, [sp, #176]
  417d9c:	add	x0, x1, x0
  417da0:	str	x0, [sp, #80]
  417da4:	ldr	x0, [sp, #168]
  417da8:	ldr	x1, [sp, #80]
  417dac:	str	x1, [x0]
  417db0:	ldr	x2, [sp, #24]
  417db4:	ldr	x0, [sp, #80]
  417db8:	lsr	x0, x0, #8
  417dbc:	mov	x1, x0
  417dc0:	mov	x0, x2
  417dc4:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417dc8:	mov	x1, x0
  417dcc:	ldr	x0, [sp, #88]
  417dd0:	add	x0, x1, x0
  417dd4:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417dd8:	str	x0, [sp, #176]
  417ddc:	ldr	x0, [sp, #160]
  417de0:	ldr	x1, [sp, #176]
  417de4:	str	x1, [x0]
  417de8:	ldr	x0, [sp, #184]
  417dec:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417df0:	lsr	x1, x0, #5
  417df4:	ldr	x0, [sp, #184]
  417df8:	eor	x1, x1, x0
  417dfc:	ldr	x0, [sp, #168]
  417e00:	sub	x0, x0, #0x3f8
  417e04:	ldr	x0, [x0]
  417e08:	add	x0, x1, x0
  417e0c:	str	x0, [sp, #184]
  417e10:	ldr	x0, [sp, #168]
  417e14:	ldr	x0, [x0, #8]
  417e18:	str	x0, [sp, #72]
  417e1c:	ldr	x0, [sp, #24]
  417e20:	ldr	x1, [sp, #72]
  417e24:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417e28:	mov	x1, x0
  417e2c:	ldr	x0, [sp, #184]
  417e30:	add	x0, x1, x0
  417e34:	ldr	x1, [sp, #176]
  417e38:	add	x0, x1, x0
  417e3c:	str	x0, [sp, #64]
  417e40:	ldr	x0, [sp, #168]
  417e44:	add	x0, x0, #0x8
  417e48:	ldr	x1, [sp, #64]
  417e4c:	str	x1, [x0]
  417e50:	ldr	x2, [sp, #24]
  417e54:	ldr	x0, [sp, #64]
  417e58:	lsr	x0, x0, #8
  417e5c:	mov	x1, x0
  417e60:	mov	x0, x2
  417e64:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417e68:	mov	x1, x0
  417e6c:	ldr	x0, [sp, #72]
  417e70:	add	x0, x1, x0
  417e74:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417e78:	str	x0, [sp, #176]
  417e7c:	ldr	x0, [sp, #160]
  417e80:	add	x0, x0, #0x8
  417e84:	ldr	x1, [sp, #176]
  417e88:	str	x1, [x0]
  417e8c:	ldr	x0, [sp, #184]
  417e90:	lsl	x1, x0, #12
  417e94:	ldr	x0, [sp, #184]
  417e98:	eor	x1, x1, x0
  417e9c:	ldr	x0, [sp, #168]
  417ea0:	sub	x0, x0, #0x3f0
  417ea4:	ldr	x0, [x0]
  417ea8:	add	x0, x1, x0
  417eac:	str	x0, [sp, #184]
  417eb0:	ldr	x0, [sp, #168]
  417eb4:	ldr	x0, [x0, #16]
  417eb8:	str	x0, [sp, #56]
  417ebc:	ldr	x0, [sp, #24]
  417ec0:	ldr	x1, [sp, #56]
  417ec4:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417ec8:	mov	x1, x0
  417ecc:	ldr	x0, [sp, #184]
  417ed0:	add	x0, x1, x0
  417ed4:	ldr	x1, [sp, #176]
  417ed8:	add	x0, x1, x0
  417edc:	str	x0, [sp, #48]
  417ee0:	ldr	x0, [sp, #168]
  417ee4:	add	x0, x0, #0x10
  417ee8:	ldr	x1, [sp, #48]
  417eec:	str	x1, [x0]
  417ef0:	ldr	x2, [sp, #24]
  417ef4:	ldr	x0, [sp, #48]
  417ef8:	lsr	x0, x0, #8
  417efc:	mov	x1, x0
  417f00:	mov	x0, x2
  417f04:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417f08:	mov	x1, x0
  417f0c:	ldr	x0, [sp, #56]
  417f10:	add	x0, x1, x0
  417f14:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417f18:	str	x0, [sp, #176]
  417f1c:	ldr	x0, [sp, #160]
  417f20:	add	x0, x0, #0x10
  417f24:	ldr	x1, [sp, #176]
  417f28:	str	x1, [x0]
  417f2c:	ldr	x0, [sp, #184]
  417f30:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417f34:	lsr	x1, x0, #33
  417f38:	ldr	x0, [sp, #184]
  417f3c:	eor	x1, x1, x0
  417f40:	ldr	x0, [sp, #168]
  417f44:	sub	x0, x0, #0x3e8
  417f48:	ldr	x0, [x0]
  417f4c:	add	x0, x1, x0
  417f50:	str	x0, [sp, #184]
  417f54:	ldr	x0, [sp, #168]
  417f58:	ldr	x0, [x0, #24]
  417f5c:	str	x0, [sp, #40]
  417f60:	ldr	x0, [sp, #24]
  417f64:	ldr	x1, [sp, #40]
  417f68:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417f6c:	mov	x1, x0
  417f70:	ldr	x0, [sp, #184]
  417f74:	add	x0, x1, x0
  417f78:	ldr	x1, [sp, #176]
  417f7c:	add	x0, x1, x0
  417f80:	str	x0, [sp, #32]
  417f84:	ldr	x0, [sp, #168]
  417f88:	add	x0, x0, #0x18
  417f8c:	ldr	x1, [sp, #32]
  417f90:	str	x1, [x0]
  417f94:	ldr	x2, [sp, #24]
  417f98:	ldr	x0, [sp, #32]
  417f9c:	lsr	x0, x0, #8
  417fa0:	mov	x1, x0
  417fa4:	mov	x0, x2
  417fa8:	bl	4179fc <__fxstatat@plt+0x14a0c>
  417fac:	mov	x1, x0
  417fb0:	ldr	x0, [sp, #40]
  417fb4:	add	x0, x1, x0
  417fb8:	bl	4179d8 <__fxstatat@plt+0x149e8>
  417fbc:	str	x0, [sp, #176]
  417fc0:	ldr	x0, [sp, #160]
  417fc4:	add	x0, x0, #0x18
  417fc8:	ldr	x1, [sp, #176]
  417fcc:	str	x1, [x0]
  417fd0:	ldr	x0, [sp, #160]
  417fd4:	add	x0, x0, #0x20
  417fd8:	str	x0, [sp, #160]
  417fdc:	ldr	x0, [sp, #168]
  417fe0:	add	x0, x0, #0x20
  417fe4:	str	x0, [sp, #168]
  417fe8:	ldr	x0, [sp, #24]
  417fec:	add	x0, x0, #0x800
  417ff0:	ldr	x1, [sp, #168]
  417ff4:	cmp	x1, x0
  417ff8:	b.cc	417d4c <__fxstatat@plt+0x14d5c>  // b.lo, b.ul, b.last
  417ffc:	ldr	x0, [sp, #24]
  418000:	ldr	x1, [sp, #184]
  418004:	str	x1, [x0, #2048]
  418008:	ldr	x0, [sp, #24]
  41800c:	ldr	x1, [sp, #176]
  418010:	str	x1, [x0, #2056]
  418014:	nop
  418018:	ldp	x29, x30, [sp], #192
  41801c:	ret
  418020:	stp	x29, x30, [sp, #-112]!
  418024:	mov	x29, sp
  418028:	str	x0, [sp, #24]
  41802c:	mov	x0, #0x4b7c                	// #19324
  418030:	movk	x0, #0xa288, lsl #16
  418034:	movk	x0, #0x4677, lsl #32
  418038:	movk	x0, #0x647c, lsl #48
  41803c:	str	x0, [sp, #104]
  418040:	mov	x0, #0xc862                	// #51298
  418044:	movk	x0, #0xc73a, lsl #16
  418048:	movk	x0, #0xb322, lsl #32
  41804c:	movk	x0, #0xb9f8, lsl #48
  418050:	str	x0, [sp, #96]
  418054:	mov	x0, #0x12a0                	// #4768
  418058:	movk	x0, #0x3d47, lsl #16
  41805c:	movk	x0, #0xa505, lsl #32
  418060:	movk	x0, #0x8c0e, lsl #48
  418064:	str	x0, [sp, #88]
  418068:	mov	x0, #0x5524                	// #21796
  41806c:	movk	x0, #0x4a59, lsl #16
  418070:	movk	x0, #0x2e82, lsl #32
  418074:	movk	x0, #0xb29b, lsl #48
  418078:	str	x0, [sp, #80]
  41807c:	mov	x0, #0xe0ce                	// #57550
  418080:	movk	x0, #0x8355, lsl #16
  418084:	movk	x0, #0x53db, lsl #32
  418088:	movk	x0, #0x82f0, lsl #48
  41808c:	str	x0, [sp, #72]
  418090:	mov	x0, #0x9315                	// #37653
  418094:	movk	x0, #0xa5a0, lsl #16
  418098:	movk	x0, #0x4a0f, lsl #32
  41809c:	movk	x0, #0x48fe, lsl #48
  4180a0:	str	x0, [sp, #64]
  4180a4:	mov	x0, #0x89ed                	// #35309
  4180a8:	movk	x0, #0xcbfc, lsl #16
  4180ac:	movk	x0, #0x5bf2, lsl #32
  4180b0:	movk	x0, #0xae98, lsl #48
  4180b4:	str	x0, [sp, #56]
  4180b8:	mov	x0, #0xc0ab                	// #49323
  4180bc:	movk	x0, #0x6c44, lsl #16
  4180c0:	movk	x0, #0x704f, lsl #32
  4180c4:	movk	x0, #0x98f5, lsl #48
  4180c8:	str	x0, [sp, #48]
  4180cc:	str	wzr, [sp, #44]
  4180d0:	b	418440 <__fxstatat@plt+0x15450>
  4180d4:	ldr	x0, [sp, #24]
  4180d8:	ldrsw	x1, [sp, #44]
  4180dc:	ldr	x0, [x0, x1, lsl #3]
  4180e0:	ldr	x1, [sp, #104]
  4180e4:	add	x0, x1, x0
  4180e8:	str	x0, [sp, #104]
  4180ec:	ldr	w0, [sp, #44]
  4180f0:	add	w1, w0, #0x1
  4180f4:	ldr	x0, [sp, #24]
  4180f8:	sxtw	x1, w1
  4180fc:	ldr	x0, [x0, x1, lsl #3]
  418100:	ldr	x1, [sp, #96]
  418104:	add	x0, x1, x0
  418108:	str	x0, [sp, #96]
  41810c:	ldr	w0, [sp, #44]
  418110:	add	w1, w0, #0x2
  418114:	ldr	x0, [sp, #24]
  418118:	sxtw	x1, w1
  41811c:	ldr	x0, [x0, x1, lsl #3]
  418120:	ldr	x1, [sp, #88]
  418124:	add	x0, x1, x0
  418128:	str	x0, [sp, #88]
  41812c:	ldr	w0, [sp, #44]
  418130:	add	w1, w0, #0x3
  418134:	ldr	x0, [sp, #24]
  418138:	sxtw	x1, w1
  41813c:	ldr	x0, [x0, x1, lsl #3]
  418140:	ldr	x1, [sp, #80]
  418144:	add	x0, x1, x0
  418148:	str	x0, [sp, #80]
  41814c:	ldr	w0, [sp, #44]
  418150:	add	w1, w0, #0x4
  418154:	ldr	x0, [sp, #24]
  418158:	sxtw	x1, w1
  41815c:	ldr	x0, [x0, x1, lsl #3]
  418160:	ldr	x1, [sp, #72]
  418164:	add	x0, x1, x0
  418168:	str	x0, [sp, #72]
  41816c:	ldr	w0, [sp, #44]
  418170:	add	w1, w0, #0x5
  418174:	ldr	x0, [sp, #24]
  418178:	sxtw	x1, w1
  41817c:	ldr	x0, [x0, x1, lsl #3]
  418180:	ldr	x1, [sp, #64]
  418184:	add	x0, x1, x0
  418188:	str	x0, [sp, #64]
  41818c:	ldr	w0, [sp, #44]
  418190:	add	w1, w0, #0x6
  418194:	ldr	x0, [sp, #24]
  418198:	sxtw	x1, w1
  41819c:	ldr	x0, [x0, x1, lsl #3]
  4181a0:	ldr	x1, [sp, #56]
  4181a4:	add	x0, x1, x0
  4181a8:	str	x0, [sp, #56]
  4181ac:	ldr	w0, [sp, #44]
  4181b0:	add	w1, w0, #0x7
  4181b4:	ldr	x0, [sp, #24]
  4181b8:	sxtw	x1, w1
  4181bc:	ldr	x0, [x0, x1, lsl #3]
  4181c0:	ldr	x1, [sp, #48]
  4181c4:	add	x0, x1, x0
  4181c8:	str	x0, [sp, #48]
  4181cc:	ldr	x1, [sp, #104]
  4181d0:	ldr	x0, [sp, #72]
  4181d4:	sub	x0, x1, x0
  4181d8:	str	x0, [sp, #104]
  4181dc:	ldr	x0, [sp, #48]
  4181e0:	bl	4179d8 <__fxstatat@plt+0x149e8>
  4181e4:	lsr	x0, x0, #9
  4181e8:	ldr	x1, [sp, #64]
  4181ec:	eor	x0, x1, x0
  4181f0:	str	x0, [sp, #64]
  4181f4:	ldr	x1, [sp, #48]
  4181f8:	ldr	x0, [sp, #104]
  4181fc:	add	x0, x1, x0
  418200:	str	x0, [sp, #48]
  418204:	ldr	x1, [sp, #96]
  418208:	ldr	x0, [sp, #64]
  41820c:	sub	x0, x1, x0
  418210:	str	x0, [sp, #96]
  418214:	ldr	x0, [sp, #104]
  418218:	lsl	x0, x0, #9
  41821c:	ldr	x1, [sp, #56]
  418220:	eor	x0, x1, x0
  418224:	str	x0, [sp, #56]
  418228:	ldr	x1, [sp, #104]
  41822c:	ldr	x0, [sp, #96]
  418230:	add	x0, x1, x0
  418234:	str	x0, [sp, #104]
  418238:	ldr	x1, [sp, #88]
  41823c:	ldr	x0, [sp, #56]
  418240:	sub	x0, x1, x0
  418244:	str	x0, [sp, #88]
  418248:	ldr	x0, [sp, #96]
  41824c:	bl	4179d8 <__fxstatat@plt+0x149e8>
  418250:	lsr	x0, x0, #23
  418254:	ldr	x1, [sp, #48]
  418258:	eor	x0, x1, x0
  41825c:	str	x0, [sp, #48]
  418260:	ldr	x1, [sp, #96]
  418264:	ldr	x0, [sp, #88]
  418268:	add	x0, x1, x0
  41826c:	str	x0, [sp, #96]
  418270:	ldr	x1, [sp, #80]
  418274:	ldr	x0, [sp, #48]
  418278:	sub	x0, x1, x0
  41827c:	str	x0, [sp, #80]
  418280:	ldr	x0, [sp, #88]
  418284:	lsl	x0, x0, #15
  418288:	ldr	x1, [sp, #104]
  41828c:	eor	x0, x1, x0
  418290:	str	x0, [sp, #104]
  418294:	ldr	x1, [sp, #88]
  418298:	ldr	x0, [sp, #80]
  41829c:	add	x0, x1, x0
  4182a0:	str	x0, [sp, #88]
  4182a4:	ldr	x1, [sp, #72]
  4182a8:	ldr	x0, [sp, #104]
  4182ac:	sub	x0, x1, x0
  4182b0:	str	x0, [sp, #72]
  4182b4:	ldr	x0, [sp, #80]
  4182b8:	bl	4179d8 <__fxstatat@plt+0x149e8>
  4182bc:	lsr	x0, x0, #14
  4182c0:	ldr	x1, [sp, #96]
  4182c4:	eor	x0, x1, x0
  4182c8:	str	x0, [sp, #96]
  4182cc:	ldr	x1, [sp, #80]
  4182d0:	ldr	x0, [sp, #72]
  4182d4:	add	x0, x1, x0
  4182d8:	str	x0, [sp, #80]
  4182dc:	ldr	x1, [sp, #64]
  4182e0:	ldr	x0, [sp, #96]
  4182e4:	sub	x0, x1, x0
  4182e8:	str	x0, [sp, #64]
  4182ec:	ldr	x0, [sp, #72]
  4182f0:	lsl	x0, x0, #20
  4182f4:	ldr	x1, [sp, #88]
  4182f8:	eor	x0, x1, x0
  4182fc:	str	x0, [sp, #88]
  418300:	ldr	x1, [sp, #72]
  418304:	ldr	x0, [sp, #64]
  418308:	add	x0, x1, x0
  41830c:	str	x0, [sp, #72]
  418310:	ldr	x1, [sp, #56]
  418314:	ldr	x0, [sp, #88]
  418318:	sub	x0, x1, x0
  41831c:	str	x0, [sp, #56]
  418320:	ldr	x0, [sp, #64]
  418324:	bl	4179d8 <__fxstatat@plt+0x149e8>
  418328:	lsr	x0, x0, #17
  41832c:	ldr	x1, [sp, #80]
  418330:	eor	x0, x1, x0
  418334:	str	x0, [sp, #80]
  418338:	ldr	x1, [sp, #64]
  41833c:	ldr	x0, [sp, #56]
  418340:	add	x0, x1, x0
  418344:	str	x0, [sp, #64]
  418348:	ldr	x1, [sp, #48]
  41834c:	ldr	x0, [sp, #80]
  418350:	sub	x0, x1, x0
  418354:	str	x0, [sp, #48]
  418358:	ldr	x0, [sp, #56]
  41835c:	lsl	x0, x0, #14
  418360:	ldr	x1, [sp, #72]
  418364:	eor	x0, x1, x0
  418368:	str	x0, [sp, #72]
  41836c:	ldr	x1, [sp, #56]
  418370:	ldr	x0, [sp, #48]
  418374:	add	x0, x1, x0
  418378:	str	x0, [sp, #56]
  41837c:	ldr	x0, [sp, #24]
  418380:	ldrsw	x1, [sp, #44]
  418384:	ldr	x2, [sp, #104]
  418388:	str	x2, [x0, x1, lsl #3]
  41838c:	ldr	w0, [sp, #44]
  418390:	add	w1, w0, #0x1
  418394:	ldr	x0, [sp, #24]
  418398:	sxtw	x1, w1
  41839c:	ldr	x2, [sp, #96]
  4183a0:	str	x2, [x0, x1, lsl #3]
  4183a4:	ldr	w0, [sp, #44]
  4183a8:	add	w1, w0, #0x2
  4183ac:	ldr	x0, [sp, #24]
  4183b0:	sxtw	x1, w1
  4183b4:	ldr	x2, [sp, #88]
  4183b8:	str	x2, [x0, x1, lsl #3]
  4183bc:	ldr	w0, [sp, #44]
  4183c0:	add	w1, w0, #0x3
  4183c4:	ldr	x0, [sp, #24]
  4183c8:	sxtw	x1, w1
  4183cc:	ldr	x2, [sp, #80]
  4183d0:	str	x2, [x0, x1, lsl #3]
  4183d4:	ldr	w0, [sp, #44]
  4183d8:	add	w1, w0, #0x4
  4183dc:	ldr	x0, [sp, #24]
  4183e0:	sxtw	x1, w1
  4183e4:	ldr	x2, [sp, #72]
  4183e8:	str	x2, [x0, x1, lsl #3]
  4183ec:	ldr	w0, [sp, #44]
  4183f0:	add	w1, w0, #0x5
  4183f4:	ldr	x0, [sp, #24]
  4183f8:	sxtw	x1, w1
  4183fc:	ldr	x2, [sp, #64]
  418400:	str	x2, [x0, x1, lsl #3]
  418404:	ldr	w0, [sp, #44]
  418408:	add	w1, w0, #0x6
  41840c:	ldr	x0, [sp, #24]
  418410:	sxtw	x1, w1
  418414:	ldr	x2, [sp, #56]
  418418:	str	x2, [x0, x1, lsl #3]
  41841c:	ldr	w0, [sp, #44]
  418420:	add	w1, w0, #0x7
  418424:	ldr	x0, [sp, #24]
  418428:	sxtw	x1, w1
  41842c:	ldr	x2, [sp, #48]
  418430:	str	x2, [x0, x1, lsl #3]
  418434:	ldr	w0, [sp, #44]
  418438:	add	w0, w0, #0x8
  41843c:	str	w0, [sp, #44]
  418440:	ldr	w0, [sp, #44]
  418444:	cmp	w0, #0xff
  418448:	b.le	4180d4 <__fxstatat@plt+0x150e4>
  41844c:	str	wzr, [sp, #40]
  418450:	b	4187c0 <__fxstatat@plt+0x157d0>
  418454:	ldr	x0, [sp, #24]
  418458:	ldrsw	x1, [sp, #40]
  41845c:	ldr	x0, [x0, x1, lsl #3]
  418460:	ldr	x1, [sp, #104]
  418464:	add	x0, x1, x0
  418468:	str	x0, [sp, #104]
  41846c:	ldr	w0, [sp, #40]
  418470:	add	w1, w0, #0x1
  418474:	ldr	x0, [sp, #24]
  418478:	sxtw	x1, w1
  41847c:	ldr	x0, [x0, x1, lsl #3]
  418480:	ldr	x1, [sp, #96]
  418484:	add	x0, x1, x0
  418488:	str	x0, [sp, #96]
  41848c:	ldr	w0, [sp, #40]
  418490:	add	w1, w0, #0x2
  418494:	ldr	x0, [sp, #24]
  418498:	sxtw	x1, w1
  41849c:	ldr	x0, [x0, x1, lsl #3]
  4184a0:	ldr	x1, [sp, #88]
  4184a4:	add	x0, x1, x0
  4184a8:	str	x0, [sp, #88]
  4184ac:	ldr	w0, [sp, #40]
  4184b0:	add	w1, w0, #0x3
  4184b4:	ldr	x0, [sp, #24]
  4184b8:	sxtw	x1, w1
  4184bc:	ldr	x0, [x0, x1, lsl #3]
  4184c0:	ldr	x1, [sp, #80]
  4184c4:	add	x0, x1, x0
  4184c8:	str	x0, [sp, #80]
  4184cc:	ldr	w0, [sp, #40]
  4184d0:	add	w1, w0, #0x4
  4184d4:	ldr	x0, [sp, #24]
  4184d8:	sxtw	x1, w1
  4184dc:	ldr	x0, [x0, x1, lsl #3]
  4184e0:	ldr	x1, [sp, #72]
  4184e4:	add	x0, x1, x0
  4184e8:	str	x0, [sp, #72]
  4184ec:	ldr	w0, [sp, #40]
  4184f0:	add	w1, w0, #0x5
  4184f4:	ldr	x0, [sp, #24]
  4184f8:	sxtw	x1, w1
  4184fc:	ldr	x0, [x0, x1, lsl #3]
  418500:	ldr	x1, [sp, #64]
  418504:	add	x0, x1, x0
  418508:	str	x0, [sp, #64]
  41850c:	ldr	w0, [sp, #40]
  418510:	add	w1, w0, #0x6
  418514:	ldr	x0, [sp, #24]
  418518:	sxtw	x1, w1
  41851c:	ldr	x0, [x0, x1, lsl #3]
  418520:	ldr	x1, [sp, #56]
  418524:	add	x0, x1, x0
  418528:	str	x0, [sp, #56]
  41852c:	ldr	w0, [sp, #40]
  418530:	add	w1, w0, #0x7
  418534:	ldr	x0, [sp, #24]
  418538:	sxtw	x1, w1
  41853c:	ldr	x0, [x0, x1, lsl #3]
  418540:	ldr	x1, [sp, #48]
  418544:	add	x0, x1, x0
  418548:	str	x0, [sp, #48]
  41854c:	ldr	x1, [sp, #104]
  418550:	ldr	x0, [sp, #72]
  418554:	sub	x0, x1, x0
  418558:	str	x0, [sp, #104]
  41855c:	ldr	x0, [sp, #48]
  418560:	bl	4179d8 <__fxstatat@plt+0x149e8>
  418564:	lsr	x0, x0, #9
  418568:	ldr	x1, [sp, #64]
  41856c:	eor	x0, x1, x0
  418570:	str	x0, [sp, #64]
  418574:	ldr	x1, [sp, #48]
  418578:	ldr	x0, [sp, #104]
  41857c:	add	x0, x1, x0
  418580:	str	x0, [sp, #48]
  418584:	ldr	x1, [sp, #96]
  418588:	ldr	x0, [sp, #64]
  41858c:	sub	x0, x1, x0
  418590:	str	x0, [sp, #96]
  418594:	ldr	x0, [sp, #104]
  418598:	lsl	x0, x0, #9
  41859c:	ldr	x1, [sp, #56]
  4185a0:	eor	x0, x1, x0
  4185a4:	str	x0, [sp, #56]
  4185a8:	ldr	x1, [sp, #104]
  4185ac:	ldr	x0, [sp, #96]
  4185b0:	add	x0, x1, x0
  4185b4:	str	x0, [sp, #104]
  4185b8:	ldr	x1, [sp, #88]
  4185bc:	ldr	x0, [sp, #56]
  4185c0:	sub	x0, x1, x0
  4185c4:	str	x0, [sp, #88]
  4185c8:	ldr	x0, [sp, #96]
  4185cc:	bl	4179d8 <__fxstatat@plt+0x149e8>
  4185d0:	lsr	x0, x0, #23
  4185d4:	ldr	x1, [sp, #48]
  4185d8:	eor	x0, x1, x0
  4185dc:	str	x0, [sp, #48]
  4185e0:	ldr	x1, [sp, #96]
  4185e4:	ldr	x0, [sp, #88]
  4185e8:	add	x0, x1, x0
  4185ec:	str	x0, [sp, #96]
  4185f0:	ldr	x1, [sp, #80]
  4185f4:	ldr	x0, [sp, #48]
  4185f8:	sub	x0, x1, x0
  4185fc:	str	x0, [sp, #80]
  418600:	ldr	x0, [sp, #88]
  418604:	lsl	x0, x0, #15
  418608:	ldr	x1, [sp, #104]
  41860c:	eor	x0, x1, x0
  418610:	str	x0, [sp, #104]
  418614:	ldr	x1, [sp, #88]
  418618:	ldr	x0, [sp, #80]
  41861c:	add	x0, x1, x0
  418620:	str	x0, [sp, #88]
  418624:	ldr	x1, [sp, #72]
  418628:	ldr	x0, [sp, #104]
  41862c:	sub	x0, x1, x0
  418630:	str	x0, [sp, #72]
  418634:	ldr	x0, [sp, #80]
  418638:	bl	4179d8 <__fxstatat@plt+0x149e8>
  41863c:	lsr	x0, x0, #14
  418640:	ldr	x1, [sp, #96]
  418644:	eor	x0, x1, x0
  418648:	str	x0, [sp, #96]
  41864c:	ldr	x1, [sp, #80]
  418650:	ldr	x0, [sp, #72]
  418654:	add	x0, x1, x0
  418658:	str	x0, [sp, #80]
  41865c:	ldr	x1, [sp, #64]
  418660:	ldr	x0, [sp, #96]
  418664:	sub	x0, x1, x0
  418668:	str	x0, [sp, #64]
  41866c:	ldr	x0, [sp, #72]
  418670:	lsl	x0, x0, #20
  418674:	ldr	x1, [sp, #88]
  418678:	eor	x0, x1, x0
  41867c:	str	x0, [sp, #88]
  418680:	ldr	x1, [sp, #72]
  418684:	ldr	x0, [sp, #64]
  418688:	add	x0, x1, x0
  41868c:	str	x0, [sp, #72]
  418690:	ldr	x1, [sp, #56]
  418694:	ldr	x0, [sp, #88]
  418698:	sub	x0, x1, x0
  41869c:	str	x0, [sp, #56]
  4186a0:	ldr	x0, [sp, #64]
  4186a4:	bl	4179d8 <__fxstatat@plt+0x149e8>
  4186a8:	lsr	x0, x0, #17
  4186ac:	ldr	x1, [sp, #80]
  4186b0:	eor	x0, x1, x0
  4186b4:	str	x0, [sp, #80]
  4186b8:	ldr	x1, [sp, #64]
  4186bc:	ldr	x0, [sp, #56]
  4186c0:	add	x0, x1, x0
  4186c4:	str	x0, [sp, #64]
  4186c8:	ldr	x1, [sp, #48]
  4186cc:	ldr	x0, [sp, #80]
  4186d0:	sub	x0, x1, x0
  4186d4:	str	x0, [sp, #48]
  4186d8:	ldr	x0, [sp, #56]
  4186dc:	lsl	x0, x0, #14
  4186e0:	ldr	x1, [sp, #72]
  4186e4:	eor	x0, x1, x0
  4186e8:	str	x0, [sp, #72]
  4186ec:	ldr	x1, [sp, #56]
  4186f0:	ldr	x0, [sp, #48]
  4186f4:	add	x0, x1, x0
  4186f8:	str	x0, [sp, #56]
  4186fc:	ldr	x0, [sp, #24]
  418700:	ldrsw	x1, [sp, #40]
  418704:	ldr	x2, [sp, #104]
  418708:	str	x2, [x0, x1, lsl #3]
  41870c:	ldr	w0, [sp, #40]
  418710:	add	w1, w0, #0x1
  418714:	ldr	x0, [sp, #24]
  418718:	sxtw	x1, w1
  41871c:	ldr	x2, [sp, #96]
  418720:	str	x2, [x0, x1, lsl #3]
  418724:	ldr	w0, [sp, #40]
  418728:	add	w1, w0, #0x2
  41872c:	ldr	x0, [sp, #24]
  418730:	sxtw	x1, w1
  418734:	ldr	x2, [sp, #88]
  418738:	str	x2, [x0, x1, lsl #3]
  41873c:	ldr	w0, [sp, #40]
  418740:	add	w1, w0, #0x3
  418744:	ldr	x0, [sp, #24]
  418748:	sxtw	x1, w1
  41874c:	ldr	x2, [sp, #80]
  418750:	str	x2, [x0, x1, lsl #3]
  418754:	ldr	w0, [sp, #40]
  418758:	add	w1, w0, #0x4
  41875c:	ldr	x0, [sp, #24]
  418760:	sxtw	x1, w1
  418764:	ldr	x2, [sp, #72]
  418768:	str	x2, [x0, x1, lsl #3]
  41876c:	ldr	w0, [sp, #40]
  418770:	add	w1, w0, #0x5
  418774:	ldr	x0, [sp, #24]
  418778:	sxtw	x1, w1
  41877c:	ldr	x2, [sp, #64]
  418780:	str	x2, [x0, x1, lsl #3]
  418784:	ldr	w0, [sp, #40]
  418788:	add	w1, w0, #0x6
  41878c:	ldr	x0, [sp, #24]
  418790:	sxtw	x1, w1
  418794:	ldr	x2, [sp, #56]
  418798:	str	x2, [x0, x1, lsl #3]
  41879c:	ldr	w0, [sp, #40]
  4187a0:	add	w1, w0, #0x7
  4187a4:	ldr	x0, [sp, #24]
  4187a8:	sxtw	x1, w1
  4187ac:	ldr	x2, [sp, #48]
  4187b0:	str	x2, [x0, x1, lsl #3]
  4187b4:	ldr	w0, [sp, #40]
  4187b8:	add	w0, w0, #0x8
  4187bc:	str	w0, [sp, #40]
  4187c0:	ldr	w0, [sp, #40]
  4187c4:	cmp	w0, #0xff
  4187c8:	b.le	418454 <__fxstatat@plt+0x15464>
  4187cc:	ldr	x0, [sp, #24]
  4187d0:	str	xzr, [x0, #2064]
  4187d4:	ldr	x0, [sp, #24]
  4187d8:	ldr	x1, [x0, #2064]
  4187dc:	ldr	x0, [sp, #24]
  4187e0:	str	x1, [x0, #2056]
  4187e4:	ldr	x0, [sp, #24]
  4187e8:	ldr	x1, [x0, #2056]
  4187ec:	ldr	x0, [sp, #24]
  4187f0:	str	x1, [x0, #2048]
  4187f4:	nop
  4187f8:	ldp	x29, x30, [sp], #112
  4187fc:	ret
  418800:	stp	x29, x30, [sp, #-32]!
  418804:	mov	x29, sp
  418808:	str	w0, [sp, #28]
  41880c:	mov	w2, #0x3                   	// #3
  418810:	mov	w1, #0x0                   	// #0
  418814:	ldr	w0, [sp, #28]
  418818:	bl	4189b4 <__fxstatat@plt+0x159c4>
  41881c:	ldp	x29, x30, [sp], #32
  418820:	ret
  418824:	sub	sp, sp, #0x20
  418828:	str	x0, [sp, #8]
  41882c:	str	x1, [sp]
  418830:	ldr	x1, [sp, #8]
  418834:	ldr	x0, [sp]
  418838:	add	x0, x1, x0
  41883c:	str	x0, [sp, #24]
  418840:	ldr	x1, [sp, #24]
  418844:	ldr	x0, [sp, #8]
  418848:	cmp	x1, x0
  41884c:	b.cc	418858 <__fxstatat@plt+0x15868>  // b.lo, b.ul, b.last
  418850:	ldr	x0, [sp, #24]
  418854:	b	41885c <__fxstatat@plt+0x1586c>
  418858:	mov	x0, #0xffffffffffffffff    	// #-1
  41885c:	add	sp, sp, #0x20
  418860:	ret
  418864:	stp	x29, x30, [sp, #-48]!
  418868:	mov	x29, sp
  41886c:	str	x0, [sp, #40]
  418870:	str	x1, [sp, #32]
  418874:	str	x2, [sp, #24]
  418878:	ldr	x1, [sp, #32]
  41887c:	ldr	x0, [sp, #40]
  418880:	bl	418824 <__fxstatat@plt+0x15834>
  418884:	ldr	x1, [sp, #24]
  418888:	bl	418824 <__fxstatat@plt+0x15834>
  41888c:	ldp	x29, x30, [sp], #48
  418890:	ret
  418894:	stp	x29, x30, [sp, #-48]!
  418898:	mov	x29, sp
  41889c:	str	x0, [sp, #40]
  4188a0:	str	x1, [sp, #32]
  4188a4:	str	x2, [sp, #24]
  4188a8:	str	x3, [sp, #16]
  4188ac:	ldr	x1, [sp, #32]
  4188b0:	ldr	x0, [sp, #40]
  4188b4:	bl	418824 <__fxstatat@plt+0x15834>
  4188b8:	ldr	x1, [sp, #24]
  4188bc:	bl	418824 <__fxstatat@plt+0x15834>
  4188c0:	ldr	x1, [sp, #16]
  4188c4:	bl	418824 <__fxstatat@plt+0x15834>
  4188c8:	ldp	x29, x30, [sp], #48
  4188cc:	ret
  4188d0:	sub	sp, sp, #0x10
  4188d4:	str	x0, [sp, #8]
  4188d8:	str	x1, [sp]
  4188dc:	ldr	x0, [sp]
  4188e0:	ldr	x2, [sp, #8]
  4188e4:	ldr	x1, [sp, #8]
  4188e8:	cmp	x2, x0
  4188ec:	csel	x0, x1, x0, cs  // cs = hs, nlast
  4188f0:	add	sp, sp, #0x10
  4188f4:	ret
  4188f8:	stp	x29, x30, [sp, #-48]!
  4188fc:	mov	x29, sp
  418900:	str	x0, [sp, #24]
  418904:	str	wzr, [sp, #44]
  418908:	str	wzr, [sp, #40]
  41890c:	ldr	x0, [sp, #24]
  418910:	bl	4029c0 <fileno@plt>
  418914:	str	w0, [sp, #36]
  418918:	ldr	w0, [sp, #36]
  41891c:	cmp	w0, #0x0
  418920:	b.ge	418930 <__fxstatat@plt+0x15940>  // b.tcont
  418924:	ldr	x0, [sp, #24]
  418928:	bl	4029f0 <fclose@plt>
  41892c:	b	4189ac <__fxstatat@plt+0x159bc>
  418930:	ldr	x0, [sp, #24]
  418934:	bl	402ea0 <__freading@plt>
  418938:	cmp	w0, #0x0
  41893c:	b.eq	41895c <__fxstatat@plt+0x1596c>  // b.none
  418940:	ldr	x0, [sp, #24]
  418944:	bl	4029c0 <fileno@plt>
  418948:	mov	w2, #0x1                   	// #1
  41894c:	mov	x1, #0x0                   	// #0
  418950:	bl	402980 <lseek@plt>
  418954:	cmn	x0, #0x1
  418958:	b.eq	418978 <__fxstatat@plt+0x15988>  // b.none
  41895c:	ldr	x0, [sp, #24]
  418960:	bl	416084 <__fxstatat@plt+0x13094>
  418964:	cmp	w0, #0x0
  418968:	b.eq	418978 <__fxstatat@plt+0x15988>  // b.none
  41896c:	bl	402f30 <__errno_location@plt>
  418970:	ldr	w0, [x0]
  418974:	str	w0, [sp, #44]
  418978:	ldr	x0, [sp, #24]
  41897c:	bl	4029f0 <fclose@plt>
  418980:	str	w0, [sp, #40]
  418984:	ldr	w0, [sp, #44]
  418988:	cmp	w0, #0x0
  41898c:	b.eq	4189a8 <__fxstatat@plt+0x159b8>  // b.none
  418990:	bl	402f30 <__errno_location@plt>
  418994:	mov	x1, x0
  418998:	ldr	w0, [sp, #44]
  41899c:	str	w0, [x1]
  4189a0:	mov	w0, #0xffffffff            	// #-1
  4189a4:	str	w0, [sp, #40]
  4189a8:	ldr	w0, [sp, #40]
  4189ac:	ldp	x29, x30, [sp], #48
  4189b0:	ret
  4189b4:	stp	x29, x30, [sp, #-272]!
  4189b8:	mov	x29, sp
  4189bc:	str	w0, [sp, #28]
  4189c0:	str	w1, [sp, #24]
  4189c4:	str	x2, [sp, #224]
  4189c8:	str	x3, [sp, #232]
  4189cc:	str	x4, [sp, #240]
  4189d0:	str	x5, [sp, #248]
  4189d4:	str	x6, [sp, #256]
  4189d8:	str	x7, [sp, #264]
  4189dc:	str	q0, [sp, #96]
  4189e0:	str	q1, [sp, #112]
  4189e4:	str	q2, [sp, #128]
  4189e8:	str	q3, [sp, #144]
  4189ec:	str	q4, [sp, #160]
  4189f0:	str	q5, [sp, #176]
  4189f4:	str	q6, [sp, #192]
  4189f8:	str	q7, [sp, #208]
  4189fc:	mov	w0, #0xffffffff            	// #-1
  418a00:	str	w0, [sp, #92]
  418a04:	add	x0, sp, #0x110
  418a08:	str	x0, [sp, #40]
  418a0c:	add	x0, sp, #0x110
  418a10:	str	x0, [sp, #48]
  418a14:	add	x0, sp, #0xe0
  418a18:	str	x0, [sp, #56]
  418a1c:	mov	w0, #0xffffffd0            	// #-48
  418a20:	str	w0, [sp, #64]
  418a24:	mov	w0, #0xffffff80            	// #-128
  418a28:	str	w0, [sp, #68]
  418a2c:	ldr	w0, [sp, #24]
  418a30:	cmp	w0, #0x0
  418a34:	b.eq	418a48 <__fxstatat@plt+0x15a58>  // b.none
  418a38:	ldr	w0, [sp, #24]
  418a3c:	cmp	w0, #0x406
  418a40:	b.eq	418ab4 <__fxstatat@plt+0x15ac4>  // b.none
  418a44:	b	418b20 <__fxstatat@plt+0x15b30>
  418a48:	ldr	w1, [sp, #64]
  418a4c:	ldr	x0, [sp, #40]
  418a50:	cmp	w1, #0x0
  418a54:	b.lt	418a68 <__fxstatat@plt+0x15a78>  // b.tstop
  418a58:	add	x1, x0, #0xb
  418a5c:	and	x1, x1, #0xfffffffffffffff8
  418a60:	str	x1, [sp, #40]
  418a64:	b	418a98 <__fxstatat@plt+0x15aa8>
  418a68:	add	w2, w1, #0x8
  418a6c:	str	w2, [sp, #64]
  418a70:	ldr	w2, [sp, #64]
  418a74:	cmp	w2, #0x0
  418a78:	b.le	418a8c <__fxstatat@plt+0x15a9c>
  418a7c:	add	x1, x0, #0xb
  418a80:	and	x1, x1, #0xfffffffffffffff8
  418a84:	str	x1, [sp, #40]
  418a88:	b	418a98 <__fxstatat@plt+0x15aa8>
  418a8c:	ldr	x2, [sp, #48]
  418a90:	sxtw	x0, w1
  418a94:	add	x0, x2, x0
  418a98:	ldr	w0, [x0]
  418a9c:	str	w0, [sp, #84]
  418aa0:	ldr	w1, [sp, #84]
  418aa4:	ldr	w0, [sp, #28]
  418aa8:	bl	418cf0 <__fxstatat@plt+0x15d00>
  418aac:	str	w0, [sp, #92]
  418ab0:	b	418ce4 <__fxstatat@plt+0x15cf4>
  418ab4:	ldr	w1, [sp, #64]
  418ab8:	ldr	x0, [sp, #40]
  418abc:	cmp	w1, #0x0
  418ac0:	b.lt	418ad4 <__fxstatat@plt+0x15ae4>  // b.tstop
  418ac4:	add	x1, x0, #0xb
  418ac8:	and	x1, x1, #0xfffffffffffffff8
  418acc:	str	x1, [sp, #40]
  418ad0:	b	418b04 <__fxstatat@plt+0x15b14>
  418ad4:	add	w2, w1, #0x8
  418ad8:	str	w2, [sp, #64]
  418adc:	ldr	w2, [sp, #64]
  418ae0:	cmp	w2, #0x0
  418ae4:	b.le	418af8 <__fxstatat@plt+0x15b08>
  418ae8:	add	x1, x0, #0xb
  418aec:	and	x1, x1, #0xfffffffffffffff8
  418af0:	str	x1, [sp, #40]
  418af4:	b	418b04 <__fxstatat@plt+0x15b14>
  418af8:	ldr	x2, [sp, #48]
  418afc:	sxtw	x0, w1
  418b00:	add	x0, x2, x0
  418b04:	ldr	w0, [x0]
  418b08:	str	w0, [sp, #88]
  418b0c:	ldr	w1, [sp, #88]
  418b10:	ldr	w0, [sp, #28]
  418b14:	bl	418d20 <__fxstatat@plt+0x15d30>
  418b18:	str	w0, [sp, #92]
  418b1c:	b	418ce4 <__fxstatat@plt+0x15cf4>
  418b20:	ldr	w0, [sp, #24]
  418b24:	cmp	w0, #0xb
  418b28:	b.gt	418bd0 <__fxstatat@plt+0x15be0>
  418b2c:	ldr	w0, [sp, #24]
  418b30:	cmp	w0, #0x0
  418b34:	b.ge	418b88 <__fxstatat@plt+0x15b98>  // b.tcont
  418b38:	b	418c70 <__fxstatat@plt+0x15c80>
  418b3c:	ldr	w0, [sp, #24]
  418b40:	sub	w0, w0, #0x400
  418b44:	mov	x1, #0x1                   	// #1
  418b48:	lsl	x0, x1, x0
  418b4c:	mov	x1, #0x2c5                 	// #709
  418b50:	and	x1, x0, x1
  418b54:	cmp	x1, #0x0
  418b58:	cset	w1, ne  // ne = any
  418b5c:	and	w1, w1, #0xff
  418b60:	cmp	w1, #0x0
  418b64:	b.ne	418c00 <__fxstatat@plt+0x15c10>  // b.any
  418b68:	mov	x1, #0x502                 	// #1282
  418b6c:	and	x0, x0, x1
  418b70:	cmp	x0, #0x0
  418b74:	cset	w0, ne  // ne = any
  418b78:	and	w0, w0, #0xff
  418b7c:	cmp	w0, #0x0
  418b80:	b.ne	418bec <__fxstatat@plt+0x15bfc>  // b.any
  418b84:	b	418c70 <__fxstatat@plt+0x15c80>
  418b88:	ldr	w0, [sp, #24]
  418b8c:	mov	x1, #0x1                   	// #1
  418b90:	lsl	x0, x1, x0
  418b94:	mov	x1, #0x515                 	// #1301
  418b98:	and	x1, x0, x1
  418b9c:	cmp	x1, #0x0
  418ba0:	cset	w1, ne  // ne = any
  418ba4:	and	w1, w1, #0xff
  418ba8:	cmp	w1, #0x0
  418bac:	b.ne	418c00 <__fxstatat@plt+0x15c10>  // b.any
  418bb0:	mov	x1, #0xa0a                 	// #2570
  418bb4:	and	x0, x0, x1
  418bb8:	cmp	x0, #0x0
  418bbc:	cset	w0, ne  // ne = any
  418bc0:	and	w0, w0, #0xff
  418bc4:	cmp	w0, #0x0
  418bc8:	b.ne	418bec <__fxstatat@plt+0x15bfc>  // b.any
  418bcc:	b	418c70 <__fxstatat@plt+0x15c80>
  418bd0:	ldr	w0, [sp, #24]
  418bd4:	cmp	w0, #0x40a
  418bd8:	b.gt	418c70 <__fxstatat@plt+0x15c80>
  418bdc:	ldr	w0, [sp, #24]
  418be0:	cmp	w0, #0x400
  418be4:	b.ge	418b3c <__fxstatat@plt+0x15b4c>  // b.tcont
  418be8:	b	418c70 <__fxstatat@plt+0x15c80>
  418bec:	ldr	w1, [sp, #24]
  418bf0:	ldr	w0, [sp, #28]
  418bf4:	bl	402de0 <fcntl@plt>
  418bf8:	str	w0, [sp, #92]
  418bfc:	b	418ce0 <__fxstatat@plt+0x15cf0>
  418c00:	ldr	w1, [sp, #64]
  418c04:	ldr	x0, [sp, #40]
  418c08:	cmp	w1, #0x0
  418c0c:	b.lt	418c20 <__fxstatat@plt+0x15c30>  // b.tstop
  418c10:	add	x1, x0, #0xb
  418c14:	and	x1, x1, #0xfffffffffffffff8
  418c18:	str	x1, [sp, #40]
  418c1c:	b	418c50 <__fxstatat@plt+0x15c60>
  418c20:	add	w2, w1, #0x8
  418c24:	str	w2, [sp, #64]
  418c28:	ldr	w2, [sp, #64]
  418c2c:	cmp	w2, #0x0
  418c30:	b.le	418c44 <__fxstatat@plt+0x15c54>
  418c34:	add	x1, x0, #0xb
  418c38:	and	x1, x1, #0xfffffffffffffff8
  418c3c:	str	x1, [sp, #40]
  418c40:	b	418c50 <__fxstatat@plt+0x15c60>
  418c44:	ldr	x2, [sp, #48]
  418c48:	sxtw	x0, w1
  418c4c:	add	x0, x2, x0
  418c50:	ldr	w0, [x0]
  418c54:	str	w0, [sp, #80]
  418c58:	ldr	w2, [sp, #80]
  418c5c:	ldr	w1, [sp, #24]
  418c60:	ldr	w0, [sp, #28]
  418c64:	bl	402de0 <fcntl@plt>
  418c68:	str	w0, [sp, #92]
  418c6c:	b	418ce0 <__fxstatat@plt+0x15cf0>
  418c70:	ldr	w1, [sp, #64]
  418c74:	ldr	x0, [sp, #40]
  418c78:	cmp	w1, #0x0
  418c7c:	b.lt	418c90 <__fxstatat@plt+0x15ca0>  // b.tstop
  418c80:	add	x1, x0, #0xf
  418c84:	and	x1, x1, #0xfffffffffffffff8
  418c88:	str	x1, [sp, #40]
  418c8c:	b	418cc0 <__fxstatat@plt+0x15cd0>
  418c90:	add	w2, w1, #0x8
  418c94:	str	w2, [sp, #64]
  418c98:	ldr	w2, [sp, #64]
  418c9c:	cmp	w2, #0x0
  418ca0:	b.le	418cb4 <__fxstatat@plt+0x15cc4>
  418ca4:	add	x1, x0, #0xf
  418ca8:	and	x1, x1, #0xfffffffffffffff8
  418cac:	str	x1, [sp, #40]
  418cb0:	b	418cc0 <__fxstatat@plt+0x15cd0>
  418cb4:	ldr	x2, [sp, #48]
  418cb8:	sxtw	x0, w1
  418cbc:	add	x0, x2, x0
  418cc0:	ldr	x0, [x0]
  418cc4:	str	x0, [sp, #72]
  418cc8:	ldr	x2, [sp, #72]
  418ccc:	ldr	w1, [sp, #24]
  418cd0:	ldr	w0, [sp, #28]
  418cd4:	bl	402de0 <fcntl@plt>
  418cd8:	str	w0, [sp, #92]
  418cdc:	nop
  418ce0:	nop
  418ce4:	ldr	w0, [sp, #92]
  418ce8:	ldp	x29, x30, [sp], #272
  418cec:	ret
  418cf0:	stp	x29, x30, [sp, #-48]!
  418cf4:	mov	x29, sp
  418cf8:	str	w0, [sp, #28]
  418cfc:	str	w1, [sp, #24]
  418d00:	ldr	w2, [sp, #24]
  418d04:	mov	w1, #0x0                   	// #0
  418d08:	ldr	w0, [sp, #28]
  418d0c:	bl	402de0 <fcntl@plt>
  418d10:	str	w0, [sp, #44]
  418d14:	ldr	w0, [sp, #44]
  418d18:	ldp	x29, x30, [sp], #48
  418d1c:	ret
  418d20:	stp	x29, x30, [sp, #-48]!
  418d24:	mov	x29, sp
  418d28:	str	w0, [sp, #28]
  418d2c:	str	w1, [sp, #24]
  418d30:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  418d34:	add	x0, x0, #0xabc
  418d38:	ldr	w0, [x0]
  418d3c:	cmp	w0, #0x0
  418d40:	b.lt	418db8 <__fxstatat@plt+0x15dc8>  // b.tstop
  418d44:	ldr	w2, [sp, #24]
  418d48:	mov	w1, #0x406                 	// #1030
  418d4c:	ldr	w0, [sp, #28]
  418d50:	bl	402de0 <fcntl@plt>
  418d54:	str	w0, [sp, #44]
  418d58:	ldr	w0, [sp, #44]
  418d5c:	cmp	w0, #0x0
  418d60:	b.ge	418d74 <__fxstatat@plt+0x15d84>  // b.tcont
  418d64:	bl	402f30 <__errno_location@plt>
  418d68:	ldr	w0, [x0]
  418d6c:	cmp	w0, #0x16
  418d70:	b.eq	418d88 <__fxstatat@plt+0x15d98>  // b.none
  418d74:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  418d78:	add	x0, x0, #0xabc
  418d7c:	mov	w1, #0x1                   	// #1
  418d80:	str	w1, [x0]
  418d84:	b	418dc8 <__fxstatat@plt+0x15dd8>
  418d88:	ldr	w1, [sp, #24]
  418d8c:	ldr	w0, [sp, #28]
  418d90:	bl	418cf0 <__fxstatat@plt+0x15d00>
  418d94:	str	w0, [sp, #44]
  418d98:	ldr	w0, [sp, #44]
  418d9c:	cmp	w0, #0x0
  418da0:	b.lt	418dc8 <__fxstatat@plt+0x15dd8>  // b.tstop
  418da4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  418da8:	add	x0, x0, #0xabc
  418dac:	mov	w1, #0xffffffff            	// #-1
  418db0:	str	w1, [x0]
  418db4:	b	418dc8 <__fxstatat@plt+0x15dd8>
  418db8:	ldr	w1, [sp, #24]
  418dbc:	ldr	w0, [sp, #28]
  418dc0:	bl	418cf0 <__fxstatat@plt+0x15d00>
  418dc4:	str	w0, [sp, #44]
  418dc8:	ldr	w0, [sp, #44]
  418dcc:	cmp	w0, #0x0
  418dd0:	b.lt	418e50 <__fxstatat@plt+0x15e60>  // b.tstop
  418dd4:	adrp	x0, 431000 <__fxstatat@plt+0x2e010>
  418dd8:	add	x0, x0, #0xabc
  418ddc:	ldr	w0, [x0]
  418de0:	cmn	w0, #0x1
  418de4:	b.ne	418e50 <__fxstatat@plt+0x15e60>  // b.any
  418de8:	mov	w1, #0x1                   	// #1
  418dec:	ldr	w0, [sp, #44]
  418df0:	bl	402de0 <fcntl@plt>
  418df4:	str	w0, [sp, #40]
  418df8:	ldr	w0, [sp, #40]
  418dfc:	cmp	w0, #0x0
  418e00:	b.lt	418e24 <__fxstatat@plt+0x15e34>  // b.tstop
  418e04:	ldr	w0, [sp, #40]
  418e08:	orr	w0, w0, #0x1
  418e0c:	mov	w2, w0
  418e10:	mov	w1, #0x2                   	// #2
  418e14:	ldr	w0, [sp, #44]
  418e18:	bl	402de0 <fcntl@plt>
  418e1c:	cmn	w0, #0x1
  418e20:	b.ne	418e50 <__fxstatat@plt+0x15e60>  // b.any
  418e24:	bl	402f30 <__errno_location@plt>
  418e28:	ldr	w0, [x0]
  418e2c:	str	w0, [sp, #36]
  418e30:	ldr	w0, [sp, #44]
  418e34:	bl	402ba0 <close@plt>
  418e38:	bl	402f30 <__errno_location@plt>
  418e3c:	mov	x1, x0
  418e40:	ldr	w0, [sp, #36]
  418e44:	str	w0, [x1]
  418e48:	mov	w0, #0xffffffff            	// #-1
  418e4c:	str	w0, [sp, #44]
  418e50:	ldr	w0, [sp, #44]
  418e54:	ldp	x29, x30, [sp], #48
  418e58:	ret
  418e5c:	sub	sp, sp, #0x10
  418e60:	str	w0, [sp, #12]
  418e64:	ldr	w0, [sp, #12]
  418e68:	cmp	w0, #0x5f
  418e6c:	b.eq	418ec8 <__fxstatat@plt+0x15ed8>  // b.none
  418e70:	ldr	w0, [sp, #12]
  418e74:	cmp	w0, #0x5f
  418e78:	b.gt	418ed0 <__fxstatat@plt+0x15ee0>
  418e7c:	ldr	w0, [sp, #12]
  418e80:	cmp	w0, #0x26
  418e84:	b.eq	418ec0 <__fxstatat@plt+0x15ed0>  // b.none
  418e88:	ldr	w0, [sp, #12]
  418e8c:	cmp	w0, #0x26
  418e90:	b.gt	418ed0 <__fxstatat@plt+0x15ee0>
  418e94:	ldr	w0, [sp, #12]
  418e98:	cmp	w0, #0x10
  418e9c:	b.eq	418eb0 <__fxstatat@plt+0x15ec0>  // b.none
  418ea0:	ldr	w0, [sp, #12]
  418ea4:	cmp	w0, #0x16
  418ea8:	b.eq	418eb8 <__fxstatat@plt+0x15ec8>  // b.none
  418eac:	b	418ed0 <__fxstatat@plt+0x15ee0>
  418eb0:	mov	w0, #0x0                   	// #0
  418eb4:	b	418ed4 <__fxstatat@plt+0x15ee4>
  418eb8:	mov	w0, #0x0                   	// #0
  418ebc:	b	418ed4 <__fxstatat@plt+0x15ee4>
  418ec0:	mov	w0, #0x0                   	// #0
  418ec4:	b	418ed4 <__fxstatat@plt+0x15ee4>
  418ec8:	mov	w0, #0x0                   	// #0
  418ecc:	b	418ed4 <__fxstatat@plt+0x15ee4>
  418ed0:	mov	w0, #0x1                   	// #1
  418ed4:	add	sp, sp, #0x10
  418ed8:	ret
  418edc:	sub	sp, sp, #0x10
  418ee0:	str	w0, [sp, #12]
  418ee4:	ldr	w0, [sp, #12]
  418ee8:	cmp	w0, #0x7a
  418eec:	b.gt	418f30 <__fxstatat@plt+0x15f40>
  418ef0:	ldr	w0, [sp, #12]
  418ef4:	cmp	w0, #0x61
  418ef8:	b.ge	418f28 <__fxstatat@plt+0x15f38>  // b.tcont
  418efc:	ldr	w0, [sp, #12]
  418f00:	cmp	w0, #0x39
  418f04:	b.gt	418f18 <__fxstatat@plt+0x15f28>
  418f08:	ldr	w0, [sp, #12]
  418f0c:	cmp	w0, #0x30
  418f10:	b.ge	418f28 <__fxstatat@plt+0x15f38>  // b.tcont
  418f14:	b	418f30 <__fxstatat@plt+0x15f40>
  418f18:	ldr	w0, [sp, #12]
  418f1c:	sub	w0, w0, #0x41
  418f20:	cmp	w0, #0x19
  418f24:	b.hi	418f30 <__fxstatat@plt+0x15f40>  // b.pmore
  418f28:	mov	w0, #0x1                   	// #1
  418f2c:	b	418f34 <__fxstatat@plt+0x15f44>
  418f30:	mov	w0, #0x0                   	// #0
  418f34:	add	sp, sp, #0x10
  418f38:	ret
  418f3c:	sub	sp, sp, #0x10
  418f40:	str	w0, [sp, #12]
  418f44:	ldr	w0, [sp, #12]
  418f48:	cmp	w0, #0x5a
  418f4c:	b.gt	418f60 <__fxstatat@plt+0x15f70>
  418f50:	ldr	w0, [sp, #12]
  418f54:	cmp	w0, #0x41
  418f58:	b.ge	418f70 <__fxstatat@plt+0x15f80>  // b.tcont
  418f5c:	b	418f78 <__fxstatat@plt+0x15f88>
  418f60:	ldr	w0, [sp, #12]
  418f64:	sub	w0, w0, #0x61
  418f68:	cmp	w0, #0x19
  418f6c:	b.hi	418f78 <__fxstatat@plt+0x15f88>  // b.pmore
  418f70:	mov	w0, #0x1                   	// #1
  418f74:	b	418f7c <__fxstatat@plt+0x15f8c>
  418f78:	mov	w0, #0x0                   	// #0
  418f7c:	add	sp, sp, #0x10
  418f80:	ret
  418f84:	sub	sp, sp, #0x10
  418f88:	str	w0, [sp, #12]
  418f8c:	ldr	w0, [sp, #12]
  418f90:	cmp	w0, #0x7f
  418f94:	b.hi	418fa0 <__fxstatat@plt+0x15fb0>  // b.pmore
  418f98:	mov	w0, #0x1                   	// #1
  418f9c:	b	418fa4 <__fxstatat@plt+0x15fb4>
  418fa0:	mov	w0, #0x0                   	// #0
  418fa4:	add	sp, sp, #0x10
  418fa8:	ret
  418fac:	sub	sp, sp, #0x10
  418fb0:	str	w0, [sp, #12]
  418fb4:	ldr	w0, [sp, #12]
  418fb8:	cmp	w0, #0x20
  418fbc:	b.eq	418fcc <__fxstatat@plt+0x15fdc>  // b.none
  418fc0:	ldr	w0, [sp, #12]
  418fc4:	cmp	w0, #0x9
  418fc8:	b.ne	418fd4 <__fxstatat@plt+0x15fe4>  // b.any
  418fcc:	mov	w0, #0x1                   	// #1
  418fd0:	b	418fd8 <__fxstatat@plt+0x15fe8>
  418fd4:	mov	w0, #0x0                   	// #0
  418fd8:	and	w0, w0, #0x1
  418fdc:	and	w0, w0, #0xff
  418fe0:	add	sp, sp, #0x10
  418fe4:	ret
  418fe8:	sub	sp, sp, #0x10
  418fec:	str	w0, [sp, #12]
  418ff0:	ldr	w0, [sp, #12]
  418ff4:	cmp	w0, #0x1f
  418ff8:	b.gt	41900c <__fxstatat@plt+0x1601c>
  418ffc:	ldr	w0, [sp, #12]
  419000:	cmp	w0, #0x0
  419004:	b.ge	419018 <__fxstatat@plt+0x16028>  // b.tcont
  419008:	b	419020 <__fxstatat@plt+0x16030>
  41900c:	ldr	w0, [sp, #12]
  419010:	cmp	w0, #0x7f
  419014:	b.ne	419020 <__fxstatat@plt+0x16030>  // b.any
  419018:	mov	w0, #0x1                   	// #1
  41901c:	b	419024 <__fxstatat@plt+0x16034>
  419020:	mov	w0, #0x0                   	// #0
  419024:	add	sp, sp, #0x10
  419028:	ret
  41902c:	sub	sp, sp, #0x10
  419030:	str	w0, [sp, #12]
  419034:	ldr	w0, [sp, #12]
  419038:	sub	w0, w0, #0x30
  41903c:	cmp	w0, #0x9
  419040:	b.hi	41904c <__fxstatat@plt+0x1605c>  // b.pmore
  419044:	mov	w0, #0x1                   	// #1
  419048:	b	419050 <__fxstatat@plt+0x16060>
  41904c:	mov	w0, #0x0                   	// #0
  419050:	add	sp, sp, #0x10
  419054:	ret
  419058:	sub	sp, sp, #0x10
  41905c:	str	w0, [sp, #12]
  419060:	ldr	w0, [sp, #12]
  419064:	sub	w0, w0, #0x21
  419068:	cmp	w0, #0x5d
  41906c:	b.hi	419078 <__fxstatat@plt+0x16088>  // b.pmore
  419070:	mov	w0, #0x1                   	// #1
  419074:	b	41907c <__fxstatat@plt+0x1608c>
  419078:	mov	w0, #0x0                   	// #0
  41907c:	add	sp, sp, #0x10
  419080:	ret
  419084:	sub	sp, sp, #0x10
  419088:	str	w0, [sp, #12]
  41908c:	ldr	w0, [sp, #12]
  419090:	sub	w0, w0, #0x61
  419094:	cmp	w0, #0x19
  419098:	b.hi	4190a4 <__fxstatat@plt+0x160b4>  // b.pmore
  41909c:	mov	w0, #0x1                   	// #1
  4190a0:	b	4190a8 <__fxstatat@plt+0x160b8>
  4190a4:	mov	w0, #0x0                   	// #0
  4190a8:	add	sp, sp, #0x10
  4190ac:	ret
  4190b0:	sub	sp, sp, #0x10
  4190b4:	str	w0, [sp, #12]
  4190b8:	ldr	w0, [sp, #12]
  4190bc:	sub	w0, w0, #0x20
  4190c0:	cmp	w0, #0x5e
  4190c4:	b.hi	4190d0 <__fxstatat@plt+0x160e0>  // b.pmore
  4190c8:	mov	w0, #0x1                   	// #1
  4190cc:	b	4190d4 <__fxstatat@plt+0x160e4>
  4190d0:	mov	w0, #0x0                   	// #0
  4190d4:	add	sp, sp, #0x10
  4190d8:	ret
  4190dc:	sub	sp, sp, #0x10
  4190e0:	str	w0, [sp, #12]
  4190e4:	ldr	w0, [sp, #12]
  4190e8:	cmp	w0, #0x7e
  4190ec:	b.gt	419148 <__fxstatat@plt+0x16158>
  4190f0:	ldr	w0, [sp, #12]
  4190f4:	cmp	w0, #0x7b
  4190f8:	b.ge	419140 <__fxstatat@plt+0x16150>  // b.tcont
  4190fc:	ldr	w0, [sp, #12]
  419100:	cmp	w0, #0x60
  419104:	b.gt	419148 <__fxstatat@plt+0x16158>
  419108:	ldr	w0, [sp, #12]
  41910c:	cmp	w0, #0x5b
  419110:	b.ge	419140 <__fxstatat@plt+0x16150>  // b.tcont
  419114:	ldr	w0, [sp, #12]
  419118:	cmp	w0, #0x2f
  41911c:	b.gt	419130 <__fxstatat@plt+0x16140>
  419120:	ldr	w0, [sp, #12]
  419124:	cmp	w0, #0x21
  419128:	b.ge	419140 <__fxstatat@plt+0x16150>  // b.tcont
  41912c:	b	419148 <__fxstatat@plt+0x16158>
  419130:	ldr	w0, [sp, #12]
  419134:	sub	w0, w0, #0x3a
  419138:	cmp	w0, #0x6
  41913c:	b.hi	419148 <__fxstatat@plt+0x16158>  // b.pmore
  419140:	mov	w0, #0x1                   	// #1
  419144:	b	41914c <__fxstatat@plt+0x1615c>
  419148:	mov	w0, #0x0                   	// #0
  41914c:	add	sp, sp, #0x10
  419150:	ret
  419154:	sub	sp, sp, #0x10
  419158:	str	w0, [sp, #12]
  41915c:	ldr	w0, [sp, #12]
  419160:	cmp	w0, #0xd
  419164:	b.gt	419178 <__fxstatat@plt+0x16188>
  419168:	ldr	w0, [sp, #12]
  41916c:	cmp	w0, #0x9
  419170:	b.ge	419184 <__fxstatat@plt+0x16194>  // b.tcont
  419174:	b	41918c <__fxstatat@plt+0x1619c>
  419178:	ldr	w0, [sp, #12]
  41917c:	cmp	w0, #0x20
  419180:	b.ne	41918c <__fxstatat@plt+0x1619c>  // b.any
  419184:	mov	w0, #0x1                   	// #1
  419188:	b	419190 <__fxstatat@plt+0x161a0>
  41918c:	mov	w0, #0x0                   	// #0
  419190:	add	sp, sp, #0x10
  419194:	ret
  419198:	sub	sp, sp, #0x10
  41919c:	str	w0, [sp, #12]
  4191a0:	ldr	w0, [sp, #12]
  4191a4:	sub	w0, w0, #0x41
  4191a8:	cmp	w0, #0x19
  4191ac:	b.hi	4191b8 <__fxstatat@plt+0x161c8>  // b.pmore
  4191b0:	mov	w0, #0x1                   	// #1
  4191b4:	b	4191bc <__fxstatat@plt+0x161cc>
  4191b8:	mov	w0, #0x0                   	// #0
  4191bc:	add	sp, sp, #0x10
  4191c0:	ret
  4191c4:	sub	sp, sp, #0x10
  4191c8:	str	w0, [sp, #12]
  4191cc:	ldr	w0, [sp, #12]
  4191d0:	sub	w0, w0, #0x30
  4191d4:	cmp	w0, #0x36
  4191d8:	cset	w1, hi  // hi = pmore
  4191dc:	and	w1, w1, #0xff
  4191e0:	cmp	w1, #0x0
  4191e4:	b.ne	419218 <__fxstatat@plt+0x16228>  // b.any
  4191e8:	mov	x1, #0x1                   	// #1
  4191ec:	lsl	x1, x1, x0
  4191f0:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  4191f4:	movk	x0, #0x3ff
  4191f8:	and	x0, x1, x0
  4191fc:	cmp	x0, #0x0
  419200:	cset	w0, ne  // ne = any
  419204:	and	w0, w0, #0xff
  419208:	cmp	w0, #0x0
  41920c:	b.eq	419218 <__fxstatat@plt+0x16228>  // b.none
  419210:	mov	w0, #0x1                   	// #1
  419214:	b	41921c <__fxstatat@plt+0x1622c>
  419218:	mov	w0, #0x0                   	// #0
  41921c:	add	sp, sp, #0x10
  419220:	ret
  419224:	sub	sp, sp, #0x10
  419228:	str	w0, [sp, #12]
  41922c:	ldr	w0, [sp, #12]
  419230:	sub	w0, w0, #0x41
  419234:	cmp	w0, #0x19
  419238:	b.hi	419248 <__fxstatat@plt+0x16258>  // b.pmore
  41923c:	ldr	w0, [sp, #12]
  419240:	add	w0, w0, #0x20
  419244:	b	41924c <__fxstatat@plt+0x1625c>
  419248:	ldr	w0, [sp, #12]
  41924c:	add	sp, sp, #0x10
  419250:	ret
  419254:	sub	sp, sp, #0x10
  419258:	str	w0, [sp, #12]
  41925c:	ldr	w0, [sp, #12]
  419260:	sub	w0, w0, #0x61
  419264:	cmp	w0, #0x19
  419268:	b.hi	419278 <__fxstatat@plt+0x16288>  // b.pmore
  41926c:	ldr	w0, [sp, #12]
  419270:	sub	w0, w0, #0x20
  419274:	b	41927c <__fxstatat@plt+0x1628c>
  419278:	ldr	w0, [sp, #12]
  41927c:	add	sp, sp, #0x10
  419280:	ret
  419284:	stp	x29, x30, [sp, #-64]!
  419288:	mov	x29, sp
  41928c:	str	x0, [sp, #24]
  419290:	str	x1, [sp, #16]
  419294:	ldr	x1, [sp, #16]
  419298:	ldr	x0, [sp, #24]
  41929c:	bl	402a20 <fopen@plt>
  4192a0:	str	x0, [sp, #56]
  4192a4:	ldr	x0, [sp, #56]
  4192a8:	cmp	x0, #0x0
  4192ac:	b.eq	419370 <__fxstatat@plt+0x16380>  // b.none
  4192b0:	ldr	x0, [sp, #56]
  4192b4:	bl	4029c0 <fileno@plt>
  4192b8:	str	w0, [sp, #52]
  4192bc:	ldr	w0, [sp, #52]
  4192c0:	cmp	w0, #0x0
  4192c4:	b.lt	419370 <__fxstatat@plt+0x16380>  // b.tstop
  4192c8:	ldr	w0, [sp, #52]
  4192cc:	cmp	w0, #0x2
  4192d0:	b.gt	419370 <__fxstatat@plt+0x16380>
  4192d4:	ldr	w0, [sp, #52]
  4192d8:	bl	418800 <__fxstatat@plt+0x15810>
  4192dc:	str	w0, [sp, #48]
  4192e0:	ldr	w0, [sp, #48]
  4192e4:	cmp	w0, #0x0
  4192e8:	b.ge	419318 <__fxstatat@plt+0x16328>  // b.tcont
  4192ec:	bl	402f30 <__errno_location@plt>
  4192f0:	ldr	w0, [x0]
  4192f4:	str	w0, [sp, #40]
  4192f8:	ldr	x0, [sp, #56]
  4192fc:	bl	4188f8 <__fxstatat@plt+0x15908>
  419300:	bl	402f30 <__errno_location@plt>
  419304:	mov	x1, x0
  419308:	ldr	w0, [sp, #40]
  41930c:	str	w0, [x1]
  419310:	mov	x0, #0x0                   	// #0
  419314:	b	419374 <__fxstatat@plt+0x16384>
  419318:	ldr	x0, [sp, #56]
  41931c:	bl	4188f8 <__fxstatat@plt+0x15908>
  419320:	cmp	w0, #0x0
  419324:	b.ne	419344 <__fxstatat@plt+0x16354>  // b.any
  419328:	ldr	x1, [sp, #16]
  41932c:	ldr	w0, [sp, #48]
  419330:	bl	402ae0 <fdopen@plt>
  419334:	str	x0, [sp, #56]
  419338:	ldr	x0, [sp, #56]
  41933c:	cmp	x0, #0x0
  419340:	b.ne	419370 <__fxstatat@plt+0x16380>  // b.any
  419344:	bl	402f30 <__errno_location@plt>
  419348:	ldr	w0, [x0]
  41934c:	str	w0, [sp, #44]
  419350:	ldr	w0, [sp, #48]
  419354:	bl	402ba0 <close@plt>
  419358:	bl	402f30 <__errno_location@plt>
  41935c:	mov	x1, x0
  419360:	ldr	w0, [sp, #44]
  419364:	str	w0, [x1]
  419368:	mov	x0, #0x0                   	// #0
  41936c:	b	419374 <__fxstatat@plt+0x16384>
  419370:	ldr	x0, [sp, #56]
  419374:	ldp	x29, x30, [sp], #64
  419378:	ret
  41937c:	nop
  419380:	stp	x29, x30, [sp, #-64]!
  419384:	mov	x29, sp
  419388:	stp	x19, x20, [sp, #16]
  41938c:	adrp	x20, 430000 <__fxstatat@plt+0x2d010>
  419390:	add	x20, x20, #0xdd0
  419394:	stp	x21, x22, [sp, #32]
  419398:	adrp	x21, 430000 <__fxstatat@plt+0x2d010>
  41939c:	add	x21, x21, #0xdc8
  4193a0:	sub	x20, x20, x21
  4193a4:	mov	w22, w0
  4193a8:	stp	x23, x24, [sp, #48]
  4193ac:	mov	x23, x1
  4193b0:	mov	x24, x2
  4193b4:	bl	4027d8 <mbrtowc@plt-0x38>
  4193b8:	cmp	xzr, x20, asr #3
  4193bc:	b.eq	4193e8 <__fxstatat@plt+0x163f8>  // b.none
  4193c0:	asr	x20, x20, #3
  4193c4:	mov	x19, #0x0                   	// #0
  4193c8:	ldr	x3, [x21, x19, lsl #3]
  4193cc:	mov	x2, x24
  4193d0:	add	x19, x19, #0x1
  4193d4:	mov	x1, x23
  4193d8:	mov	w0, w22
  4193dc:	blr	x3
  4193e0:	cmp	x20, x19
  4193e4:	b.ne	4193c8 <__fxstatat@plt+0x163d8>  // b.any
  4193e8:	ldp	x19, x20, [sp, #16]
  4193ec:	ldp	x21, x22, [sp, #32]
  4193f0:	ldp	x23, x24, [sp, #48]
  4193f4:	ldp	x29, x30, [sp], #64
  4193f8:	ret
  4193fc:	nop
  419400:	ret
  419404:	nop
  419408:	adrp	x2, 431000 <__fxstatat@plt+0x2e010>
  41940c:	mov	x1, #0x0                   	// #0
  419410:	ldr	x2, [x2, #1024]
  419414:	b	402910 <__cxa_atexit@plt>
  419418:	mov	x2, x1
  41941c:	mov	x1, x0
  419420:	mov	w0, #0x0                   	// #0
  419424:	b	402f50 <__xstat@plt>
  419428:	mov	x2, x1
  41942c:	mov	w1, w0
  419430:	mov	w0, #0x0                   	// #0
  419434:	b	402e70 <__fxstat@plt>
  419438:	mov	x2, x1
  41943c:	mov	x1, x0
  419440:	mov	w0, #0x0                   	// #0
  419444:	b	402e40 <__lxstat@plt>
  419448:	mov	x4, x1
  41944c:	mov	x5, x2
  419450:	mov	w1, w0
  419454:	mov	x2, x4
  419458:	mov	w0, #0x0                   	// #0
  41945c:	mov	w4, w3
  419460:	mov	x3, x5
  419464:	b	402ff0 <__fxstatat@plt>
  419468:	stp	x29, x30, [sp, #-32]!
  41946c:	mov	w4, w1
  419470:	mov	x1, x0
  419474:	mov	x29, sp
  419478:	add	x3, sp, #0x18
  41947c:	mov	w0, #0x0                   	// #0
  419480:	str	x2, [sp, #24]
  419484:	mov	w2, w4
  419488:	bl	4028b0 <__xmknod@plt>
  41948c:	ldp	x29, x30, [sp], #32
  419490:	ret

Disassembly of section .fini:

0000000000419494 <.fini>:
  419494:	stp	x29, x30, [sp, #-16]!
  419498:	mov	x29, sp
  41949c:	ldp	x29, x30, [sp], #16
  4194a0:	ret
