{
  "name": "core::core_arch::arm_shared::neon::generated::vld4_lane_f32",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:26394:1: 26394:95",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vld4_lane_f32(_1: *const f32, _2: core_arch::arm_shared::neon::float32x2x4_t) -> core_arch::arm_shared::neon::float32x2x4_t {\n    let mut _0: core_arch::arm_shared::neon::float32x2x4_t;\n    let mut _3: core_arch::arm_shared::neon::float32x2_t;\n    let mut _4: core_arch::arm_shared::neon::float32x2_t;\n    let mut _5: core_arch::arm_shared::neon::float32x2_t;\n    let mut _6: core_arch::arm_shared::neon::float32x2_t;\n    let mut _7: i64;\n    let mut _8: *const i8;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = (_2.0: core_arch::arm_shared::neon::float32x2_t);\n        StorageLive(_4);\n        _4 = (_2.1: core_arch::arm_shared::neon::float32x2_t);\n        StorageLive(_5);\n        _5 = (_2.2: core_arch::arm_shared::neon::float32x2_t);\n        StorageLive(_6);\n        _6 = (_2.3: core_arch::arm_shared::neon::float32x2_t);\n        StorageLive(_7);\n        _7 = LANE as i64;\n        _8 = _1 as *const i8;\n        _0 = core_arch::arm_shared::neon::generated::vld4_lane_f32::_vld4_lane_f32(move _3, move _4, move _5, move _6, move _7, _8) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_4);\n        StorageDead(_3);\n        return;\n    }\n}\n"
}